#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12ce71780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ce70990 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x12cec6530_0 .net "active", 0 0, L_0x12cecf8b0;  1 drivers
v0x12cec65e0_0 .var "clk", 0 0;
v0x12cec66f0_0 .var "clk_enable", 0 0;
v0x12cec6780_0 .net "data_address", 31 0, v0x12cec4310_0;  1 drivers
v0x12cec6810_0 .net "data_read", 0 0, L_0x12cecf010;  1 drivers
v0x12cec68a0_0 .var "data_readdata", 31 0;
v0x12cec6930_0 .net "data_write", 0 0, L_0x12cece9c0;  1 drivers
v0x12cec69c0_0 .net "data_writedata", 31 0, v0x12cebcfb0_0;  1 drivers
v0x12cec6a90_0 .net "instr_address", 31 0, L_0x12cecf9e0;  1 drivers
v0x12cec6ba0_0 .var "instr_readdata", 31 0;
v0x12cec6c30_0 .net "register_v0", 31 0, L_0x12cecd430;  1 drivers
v0x12cec6d00_0 .var "reset", 0 0;
S_0x12ce73690 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12ce70990;
 .timescale 0 0;
v0x12ceafe70_0 .var "imm", 15 0;
v0x12ceba020_0 .var "imm_instr", 31 0;
v0x12ceba0c0_0 .var "opcode", 5 0;
v0x12ceba170_0 .var "rs", 4 0;
v0x12ceba220_0 .var "rt", 4 0;
E_0x12cea3e10 .event posedge, v0x12cebd320_0;
S_0x12ceba310 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x12ce70990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12cec83a0 .functor OR 1, L_0x12cec8050, L_0x12cec8260, C4<0>, C4<0>;
L_0x12cec8490 .functor BUFZ 1, L_0x12cec7b40, C4<0>, C4<0>, C4<0>;
L_0x12cec8820 .functor BUFZ 1, L_0x12cec7c60, C4<0>, C4<0>, C4<0>;
L_0x12cec8970 .functor AND 1, L_0x12cec7b40, L_0x12cec8ac0, C4<1>, C4<1>;
L_0x12cec8c60 .functor OR 1, L_0x12cec8970, L_0x12cec89e0, C4<0>, C4<0>;
L_0x12cec8da0 .functor OR 1, L_0x12cec8c60, L_0x12cec8740, C4<0>, C4<0>;
L_0x12cec8e90 .functor OR 1, L_0x12cec8da0, L_0x12ceca130, C4<0>, C4<0>;
L_0x12cec8f80 .functor OR 1, L_0x12cec8e90, L_0x12cec9c10, C4<0>, C4<0>;
L_0x12cec9ad0 .functor AND 1, L_0x12cec95e0, L_0x12cec9700, C4<1>, C4<1>;
L_0x12cec9c10 .functor OR 1, L_0x12cec9380, L_0x12cec9ad0, C4<0>, C4<0>;
L_0x12ceca130 .functor AND 1, L_0x12cec98b0, L_0x12cec9da0, C4<1>, C4<1>;
L_0x12ceca6b0 .functor OR 1, L_0x12cec9fd0, L_0x12ceca360, C4<0>, C4<0>;
L_0x12cec78f0 .functor OR 1, L_0x12cecaa40, L_0x12cecacf0, C4<0>, C4<0>;
L_0x12cecb0d0 .functor AND 1, L_0x12cec8640, L_0x12cec78f0, C4<1>, C4<1>;
L_0x12cecb260 .functor OR 1, L_0x12cecaeb0, L_0x12cecb3a0, C4<0>, C4<0>;
L_0x12cecb060 .functor OR 1, L_0x12cecb260, L_0x12cecb650, C4<0>, C4<0>;
L_0x12cecb7b0 .functor AND 1, L_0x12cec7b40, L_0x12cecb060, C4<1>, C4<1>;
L_0x12cecb480 .functor AND 1, L_0x12cec7b40, L_0x12cecb970, C4<1>, C4<1>;
L_0x12cec99f0 .functor AND 1, L_0x12cec7b40, L_0x12cecb4f0, C4<1>, C4<1>;
L_0x12cecc3c0 .functor AND 1, v0x12cec41f0_0, v0x12cec6230_0, C4<1>, C4<1>;
L_0x12cecc430 .functor AND 1, L_0x12cecc3c0, L_0x12cec8f80, C4<1>, C4<1>;
L_0x12cecc730 .functor OR 1, L_0x12cec9c10, L_0x12ceca130, C4<0>, C4<0>;
L_0x12cecd4a0 .functor BUFZ 32, L_0x12cecd0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12cecd650 .functor BUFZ 32, L_0x12cecd380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12cece2f0 .functor AND 1, v0x12cec66f0_0, L_0x12cecb7b0, C4<1>, C4<1>;
L_0x12cece430 .functor AND 1, L_0x12cece2f0, v0x12cec41f0_0, C4<1>, C4<1>;
L_0x12ceccdf0 .functor AND 1, L_0x12cece430, L_0x12cece580, C4<1>, C4<1>;
L_0x12cece950 .functor AND 1, v0x12cec41f0_0, v0x12cec6230_0, C4<1>, C4<1>;
L_0x12cece9c0 .functor AND 1, L_0x12cece950, L_0x12cec9110, C4<1>, C4<1>;
L_0x12cece6a0 .functor OR 1, L_0x12cece870, L_0x12ceceb60, C4<0>, C4<0>;
L_0x12ceceea0 .functor AND 1, L_0x12cece6a0, L_0x12cece790, C4<1>, C4<1>;
L_0x12cecf010 .functor OR 1, L_0x12cec8740, L_0x12ceceea0, C4<0>, C4<0>;
L_0x12cecf8b0 .functor BUFZ 1, v0x12cec41f0_0, C4<0>, C4<0>, C4<0>;
L_0x12cecf9e0 .functor BUFZ 32, v0x12cec4280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12cebf360_0 .net *"_ivl_102", 31 0, L_0x12cec9d00;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebf3f0_0 .net *"_ivl_105", 25 0, L_0x1300884d8;  1 drivers
L_0x130088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebf480_0 .net/2u *"_ivl_106", 31 0, L_0x130088520;  1 drivers
v0x12cebf510_0 .net *"_ivl_108", 0 0, L_0x12cec98b0;  1 drivers
v0x12cebf5a0_0 .net *"_ivl_111", 5 0, L_0x12cec9f30;  1 drivers
L_0x130088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12cebf640_0 .net/2u *"_ivl_112", 5 0, L_0x130088568;  1 drivers
v0x12cebf6f0_0 .net *"_ivl_114", 0 0, L_0x12cec9da0;  1 drivers
v0x12cebf790_0 .net *"_ivl_118", 31 0, L_0x12ceca2c0;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12cebf840_0 .net/2u *"_ivl_12", 5 0, L_0x1300880a0;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebf950_0 .net *"_ivl_121", 25 0, L_0x1300885b0;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12cebfa00_0 .net/2u *"_ivl_122", 31 0, L_0x1300885f8;  1 drivers
v0x12cebfab0_0 .net *"_ivl_124", 0 0, L_0x12cec9fd0;  1 drivers
v0x12cebfb50_0 .net *"_ivl_126", 31 0, L_0x12ceca490;  1 drivers
L_0x130088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebfc00_0 .net *"_ivl_129", 25 0, L_0x130088640;  1 drivers
L_0x130088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12cebfcb0_0 .net/2u *"_ivl_130", 31 0, L_0x130088688;  1 drivers
v0x12cebfd60_0 .net *"_ivl_132", 0 0, L_0x12ceca360;  1 drivers
v0x12cebfe00_0 .net *"_ivl_136", 31 0, L_0x12ceca7a0;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebff90_0 .net *"_ivl_139", 25 0, L_0x1300886d0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec0020_0 .net/2u *"_ivl_140", 31 0, L_0x130088718;  1 drivers
v0x12cec00d0_0 .net *"_ivl_142", 0 0, L_0x12cec8640;  1 drivers
v0x12cec0170_0 .net *"_ivl_145", 5 0, L_0x12cecab50;  1 drivers
L_0x130088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12cec0220_0 .net/2u *"_ivl_146", 5 0, L_0x130088760;  1 drivers
v0x12cec02d0_0 .net *"_ivl_148", 0 0, L_0x12cecaa40;  1 drivers
v0x12cec0370_0 .net *"_ivl_151", 5 0, L_0x12cecae10;  1 drivers
L_0x1300887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12cec0420_0 .net/2u *"_ivl_152", 5 0, L_0x1300887a8;  1 drivers
v0x12cec04d0_0 .net *"_ivl_154", 0 0, L_0x12cecacf0;  1 drivers
v0x12cec0570_0 .net *"_ivl_157", 0 0, L_0x12cec78f0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12cec0610_0 .net/2u *"_ivl_16", 5 0, L_0x1300880e8;  1 drivers
v0x12cec06c0_0 .net *"_ivl_161", 1 0, L_0x12cecb180;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12cec0770_0 .net/2u *"_ivl_162", 1 0, L_0x1300887f0;  1 drivers
v0x12cec0820_0 .net *"_ivl_164", 0 0, L_0x12cecaeb0;  1 drivers
L_0x130088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12cec08c0_0 .net/2u *"_ivl_166", 5 0, L_0x130088838;  1 drivers
v0x12cec0970_0 .net *"_ivl_168", 0 0, L_0x12cecb3a0;  1 drivers
v0x12cebfea0_0 .net *"_ivl_171", 0 0, L_0x12cecb260;  1 drivers
L_0x130088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12cec0c00_0 .net/2u *"_ivl_172", 5 0, L_0x130088880;  1 drivers
v0x12cec0c90_0 .net *"_ivl_174", 0 0, L_0x12cecb650;  1 drivers
v0x12cec0d20_0 .net *"_ivl_177", 0 0, L_0x12cecb060;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12cec0db0_0 .net/2u *"_ivl_180", 5 0, L_0x1300888c8;  1 drivers
v0x12cec0e50_0 .net *"_ivl_182", 0 0, L_0x12cecb970;  1 drivers
L_0x130088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12cec0ef0_0 .net/2u *"_ivl_186", 5 0, L_0x130088910;  1 drivers
v0x12cec0fa0_0 .net *"_ivl_188", 0 0, L_0x12cecb4f0;  1 drivers
L_0x130088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12cec1040_0 .net/2u *"_ivl_196", 4 0, L_0x130088958;  1 drivers
v0x12cec10f0_0 .net *"_ivl_199", 4 0, L_0x12cecbab0;  1 drivers
v0x12cec11a0_0 .net *"_ivl_20", 31 0, L_0x12cec7eb0;  1 drivers
v0x12cec1250_0 .net *"_ivl_201", 4 0, L_0x12cecc070;  1 drivers
v0x12cec1300_0 .net *"_ivl_202", 4 0, L_0x12cecc110;  1 drivers
v0x12cec13b0_0 .net *"_ivl_207", 0 0, L_0x12cecc3c0;  1 drivers
v0x12cec1450_0 .net *"_ivl_211", 0 0, L_0x12cecc730;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12cec14f0_0 .net/2u *"_ivl_212", 31 0, L_0x1300889a0;  1 drivers
v0x12cec15a0_0 .net *"_ivl_214", 31 0, L_0x12cecc820;  1 drivers
v0x12cec1650_0 .net *"_ivl_216", 31 0, L_0x12cecc1b0;  1 drivers
v0x12cec1700_0 .net *"_ivl_218", 31 0, L_0x12ceccac0;  1 drivers
v0x12cec17b0_0 .net *"_ivl_220", 31 0, L_0x12cecc980;  1 drivers
v0x12cec1860_0 .net *"_ivl_229", 0 0, L_0x12cece2f0;  1 drivers
L_0x130088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec1900_0 .net *"_ivl_23", 25 0, L_0x130088130;  1 drivers
v0x12cec19b0_0 .net *"_ivl_231", 0 0, L_0x12cece430;  1 drivers
v0x12cec1a50_0 .net *"_ivl_232", 31 0, L_0x12cece4a0;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec1b00_0 .net *"_ivl_235", 30 0, L_0x130088ac0;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12cec1bb0_0 .net/2u *"_ivl_236", 31 0, L_0x130088b08;  1 drivers
v0x12cec1c60_0 .net *"_ivl_238", 0 0, L_0x12cece580;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12cec1d00_0 .net/2u *"_ivl_24", 31 0, L_0x130088178;  1 drivers
v0x12cec1db0_0 .net *"_ivl_243", 0 0, L_0x12cece950;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12cec1e50_0 .net/2u *"_ivl_246", 5 0, L_0x130088b50;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12cec1f00_0 .net/2u *"_ivl_250", 5 0, L_0x130088b98;  1 drivers
v0x12cec1fb0_0 .net *"_ivl_257", 0 0, L_0x12cece790;  1 drivers
v0x12cec0a10_0 .net *"_ivl_259", 0 0, L_0x12ceceea0;  1 drivers
v0x12cec0ab0_0 .net *"_ivl_26", 0 0, L_0x12cec8050;  1 drivers
L_0x130088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x12cec0b50_0 .net/2u *"_ivl_262", 5 0, L_0x130088be0;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x12cec2040_0 .net/2u *"_ivl_266", 5 0, L_0x130088c28;  1 drivers
v0x12cec20f0_0 .net *"_ivl_271", 15 0, L_0x12cecf550;  1 drivers
v0x12cec21a0_0 .net *"_ivl_272", 17 0, L_0x12cecf100;  1 drivers
L_0x130088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cec2250_0 .net *"_ivl_275", 1 0, L_0x130088cb8;  1 drivers
v0x12cec2300_0 .net *"_ivl_278", 15 0, L_0x12cecf810;  1 drivers
v0x12cec23b0_0 .net *"_ivl_28", 31 0, L_0x12cec8170;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cec2460_0 .net *"_ivl_280", 1 0, L_0x130088d00;  1 drivers
v0x12cec2510_0 .net *"_ivl_283", 0 0, L_0x12cecf730;  1 drivers
L_0x130088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12cec25c0_0 .net/2u *"_ivl_284", 13 0, L_0x130088d48;  1 drivers
L_0x130088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec2670_0 .net/2u *"_ivl_286", 13 0, L_0x130088d90;  1 drivers
v0x12cec2720_0 .net *"_ivl_288", 13 0, L_0x12cecfad0;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec27d0_0 .net *"_ivl_31", 25 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12cec2880_0 .net/2u *"_ivl_32", 31 0, L_0x130088208;  1 drivers
v0x12cec2930_0 .net *"_ivl_34", 0 0, L_0x12cec8260;  1 drivers
v0x12cec29d0_0 .net *"_ivl_4", 31 0, L_0x12cec7a10;  1 drivers
v0x12cec2a80_0 .net *"_ivl_41", 2 0, L_0x12cec8540;  1 drivers
L_0x130088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12cec2b30_0 .net/2u *"_ivl_42", 2 0, L_0x130088250;  1 drivers
v0x12cec2be0_0 .net *"_ivl_49", 2 0, L_0x12cec88d0;  1 drivers
L_0x130088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12cec2c90_0 .net/2u *"_ivl_50", 2 0, L_0x130088298;  1 drivers
v0x12cec2d40_0 .net *"_ivl_55", 0 0, L_0x12cec8ac0;  1 drivers
v0x12cec2de0_0 .net *"_ivl_57", 0 0, L_0x12cec8970;  1 drivers
v0x12cec2e80_0 .net *"_ivl_59", 0 0, L_0x12cec8c60;  1 drivers
v0x12cec2f20_0 .net *"_ivl_61", 0 0, L_0x12cec8da0;  1 drivers
v0x12cec2fc0_0 .net *"_ivl_63", 0 0, L_0x12cec8e90;  1 drivers
v0x12cec3060_0 .net *"_ivl_67", 2 0, L_0x12cec9050;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12cec3110_0 .net/2u *"_ivl_68", 2 0, L_0x1300882e0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec31c0_0 .net *"_ivl_7", 25 0, L_0x130088010;  1 drivers
v0x12cec3270_0 .net *"_ivl_72", 31 0, L_0x12cec92e0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec3320_0 .net *"_ivl_75", 25 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12cec33d0_0 .net/2u *"_ivl_76", 31 0, L_0x130088370;  1 drivers
v0x12cec3480_0 .net *"_ivl_78", 0 0, L_0x12cec9380;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec3520_0 .net/2u *"_ivl_8", 31 0, L_0x130088058;  1 drivers
v0x12cec35d0_0 .net *"_ivl_80", 31 0, L_0x12cec9540;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec3680_0 .net *"_ivl_83", 25 0, L_0x1300883b8;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12cec3730_0 .net/2u *"_ivl_84", 31 0, L_0x130088400;  1 drivers
v0x12cec37e0_0 .net *"_ivl_86", 0 0, L_0x12cec95e0;  1 drivers
v0x12cec3880_0 .net *"_ivl_89", 0 0, L_0x12cec94a0;  1 drivers
v0x12cec3930_0 .net *"_ivl_90", 31 0, L_0x12cec97b0;  1 drivers
L_0x130088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cec39e0_0 .net *"_ivl_93", 30 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12cec3a90_0 .net/2u *"_ivl_94", 31 0, L_0x130088490;  1 drivers
v0x12cec3b40_0 .net *"_ivl_96", 0 0, L_0x12cec9700;  1 drivers
v0x12cec3be0_0 .net *"_ivl_99", 0 0, L_0x12cec9ad0;  1 drivers
v0x12cec3c80_0 .net "active", 0 0, L_0x12cecf8b0;  alias, 1 drivers
v0x12cec3d20_0 .net "alu_op1", 31 0, L_0x12cecd4a0;  1 drivers
v0x12cec3dc0_0 .net "alu_op2", 31 0, L_0x12cecd650;  1 drivers
v0x12cec3e60_0 .net "alui_instr", 0 0, L_0x12cec89e0;  1 drivers
v0x12cec3f00_0 .net "b_flag", 0 0, v0x12cebaf90_0;  1 drivers
v0x12cec3fb0_0 .net "b_imm", 17 0, L_0x12cecf610;  1 drivers
v0x12cec4040_0 .net "b_offset", 31 0, L_0x12cecfc50;  1 drivers
v0x12cec40d0_0 .net "clk", 0 0, v0x12cec65e0_0;  1 drivers
v0x12cec4160_0 .net "clk_enable", 0 0, v0x12cec66f0_0;  1 drivers
v0x12cec41f0_0 .var "cpu_active", 0 0;
v0x12cec4280_0 .var "curr_addr", 31 0;
v0x12cec4310_0 .var "data_address", 31 0;
v0x12cec43b0_0 .net "data_read", 0 0, L_0x12cecf010;  alias, 1 drivers
v0x12cec4450_0 .net "data_readdata", 31 0, v0x12cec68a0_0;  1 drivers
v0x12cec4530_0 .net "data_write", 0 0, L_0x12cece9c0;  alias, 1 drivers
v0x12cec45d0_0 .net "data_writedata", 31 0, v0x12cebcfb0_0;  alias, 1 drivers
v0x12cec4670_0 .var "delay_slot", 31 0;
v0x12cec4710_0 .net "effective_addr", 31 0, v0x12cebb350_0;  1 drivers
v0x12cec47b0_0 .net "funct_code", 5 0, L_0x12cec7970;  1 drivers
v0x12cec4860_0 .net "hi_out", 31 0, v0x12cebd3b0_0;  1 drivers
v0x12cec4920_0 .net "hl_reg_enable", 0 0, L_0x12ceccdf0;  1 drivers
v0x12cec49f0_0 .net "instr_address", 31 0, L_0x12cecf9e0;  alias, 1 drivers
v0x12cec4a90_0 .net "instr_opcode", 5 0, L_0x12cec7810;  1 drivers
v0x12cec4b30_0 .net "instr_readdata", 31 0, v0x12cec6ba0_0;  1 drivers
v0x12cec4c00_0 .net "j_imm", 0 0, L_0x12ceca6b0;  1 drivers
v0x12cec4ca0_0 .net "j_reg", 0 0, L_0x12cecb0d0;  1 drivers
v0x12cec4d40_0 .net "link_const", 0 0, L_0x12cec9c10;  1 drivers
v0x12cec4de0_0 .net "link_reg", 0 0, L_0x12ceca130;  1 drivers
v0x12cec4e80_0 .net "lo_out", 31 0, v0x12cebdac0_0;  1 drivers
v0x12cec4f20_0 .net "load_data", 31 0, v0x12cebc400_0;  1 drivers
v0x12cec4fd0_0 .net "load_instr", 0 0, L_0x12cec8740;  1 drivers
v0x12cec5060_0 .net "lw", 0 0, L_0x12cec7c60;  1 drivers
v0x12cec5100_0 .net "lwl", 0 0, L_0x12ceceab0;  1 drivers
v0x12cec51a0_0 .net "lwr", 0 0, L_0x12cecec40;  1 drivers
v0x12cec5240_0 .net "mem_to_reg", 0 0, L_0x12cec8820;  1 drivers
v0x12cec52e0_0 .net "mfhi", 0 0, L_0x12cecb480;  1 drivers
v0x12cec5380_0 .net "mflo", 0 0, L_0x12cec99f0;  1 drivers
v0x12cec5420_0 .net "movefrom", 0 0, L_0x12cec83a0;  1 drivers
v0x12cec54c0_0 .net "muldiv", 0 0, L_0x12cecb7b0;  1 drivers
v0x12cec5560_0 .var "next_delay_slot", 31 0;
v0x12cec5610_0 .net "partial_store", 0 0, L_0x12cece6a0;  1 drivers
v0x12cec56b0_0 .net "r_format", 0 0, L_0x12cec7b40;  1 drivers
v0x12cec5750_0 .net "reg_a_read_data", 31 0, L_0x12cecd0d0;  1 drivers
v0x12cec5810_0 .net "reg_a_read_index", 4 0, L_0x12cecbe10;  1 drivers
v0x12cec58c0_0 .net "reg_b_read_data", 31 0, L_0x12cecd380;  1 drivers
v0x12cec5990_0 .net "reg_b_read_index", 4 0, L_0x12cecba10;  1 drivers
v0x12cec5a30_0 .net "reg_dst", 0 0, L_0x12cec8490;  1 drivers
v0x12cec5ac0_0 .net "reg_write", 0 0, L_0x12cec8f80;  1 drivers
v0x12cec5b60_0 .net "reg_write_data", 31 0, L_0x12ceccd50;  1 drivers
v0x12cec5c20_0 .net "reg_write_enable", 0 0, L_0x12cecc430;  1 drivers
v0x12cec5cd0_0 .net "reg_write_index", 4 0, L_0x12cecbf70;  1 drivers
v0x12cec5d80_0 .net "register_v0", 31 0, L_0x12cecd430;  alias, 1 drivers
v0x12cec5e30_0 .net "reset", 0 0, v0x12cec6d00_0;  1 drivers
v0x12cec5ec0_0 .net "result", 31 0, v0x12cebb7a0_0;  1 drivers
v0x12cec5f70_0 .net "result_hi", 31 0, v0x12cebb140_0;  1 drivers
v0x12cec6040_0 .net "result_lo", 31 0, v0x12cebb2a0_0;  1 drivers
v0x12cec6110_0 .net "sb", 0 0, L_0x12cece870;  1 drivers
v0x12cec61a0_0 .net "sh", 0 0, L_0x12ceceb60;  1 drivers
v0x12cec6230_0 .var "state", 0 0;
v0x12cec62d0_0 .net "store_instr", 0 0, L_0x12cec9110;  1 drivers
v0x12cec6370_0 .net "sw", 0 0, L_0x12cec7dd0;  1 drivers
E_0x12ceba660/0 .event edge, v0x12cebaf90_0, v0x12cec4670_0, v0x12cec4040_0, v0x12cec4c00_0;
E_0x12ceba660/1 .event edge, v0x12cebb1f0_0, v0x12cec4ca0_0, v0x12cebe780_0, v0x12cec4280_0;
E_0x12ceba660 .event/or E_0x12ceba660/0, E_0x12ceba660/1;
E_0x12ceba6d0 .event edge, v0x12cec5100_0, v0x12cec51a0_0, v0x12cebccb0_0, v0x12cebb350_0;
L_0x12cec7810 .part v0x12cec6ba0_0, 26, 6;
L_0x12cec7970 .part v0x12cec6ba0_0, 0, 6;
L_0x12cec7a10 .concat [ 6 26 0 0], L_0x12cec7810, L_0x130088010;
L_0x12cec7b40 .cmp/eq 32, L_0x12cec7a10, L_0x130088058;
L_0x12cec7c60 .cmp/eq 6, L_0x12cec7810, L_0x1300880a0;
L_0x12cec7dd0 .cmp/eq 6, L_0x12cec7810, L_0x1300880e8;
L_0x12cec7eb0 .concat [ 6 26 0 0], L_0x12cec7810, L_0x130088130;
L_0x12cec8050 .cmp/eq 32, L_0x12cec7eb0, L_0x130088178;
L_0x12cec8170 .concat [ 6 26 0 0], L_0x12cec7810, L_0x1300881c0;
L_0x12cec8260 .cmp/eq 32, L_0x12cec8170, L_0x130088208;
L_0x12cec8540 .part L_0x12cec7810, 3, 3;
L_0x12cec8740 .cmp/eq 3, L_0x12cec8540, L_0x130088250;
L_0x12cec88d0 .part L_0x12cec7810, 3, 3;
L_0x12cec89e0 .cmp/eq 3, L_0x12cec88d0, L_0x130088298;
L_0x12cec8ac0 .reduce/nor L_0x12cecb7b0;
L_0x12cec9050 .part L_0x12cec7810, 3, 3;
L_0x12cec9110 .cmp/eq 3, L_0x12cec9050, L_0x1300882e0;
L_0x12cec92e0 .concat [ 6 26 0 0], L_0x12cec7810, L_0x130088328;
L_0x12cec9380 .cmp/eq 32, L_0x12cec92e0, L_0x130088370;
L_0x12cec9540 .concat [ 6 26 0 0], L_0x12cec7810, L_0x1300883b8;
L_0x12cec95e0 .cmp/eq 32, L_0x12cec9540, L_0x130088400;
L_0x12cec94a0 .part v0x12cec6ba0_0, 20, 1;
L_0x12cec97b0 .concat [ 1 31 0 0], L_0x12cec94a0, L_0x130088448;
L_0x12cec9700 .cmp/eq 32, L_0x12cec97b0, L_0x130088490;
L_0x12cec9d00 .concat [ 6 26 0 0], L_0x12cec7810, L_0x1300884d8;
L_0x12cec98b0 .cmp/eq 32, L_0x12cec9d00, L_0x130088520;
L_0x12cec9f30 .part v0x12cec6ba0_0, 0, 6;
L_0x12cec9da0 .cmp/eq 6, L_0x12cec9f30, L_0x130088568;
L_0x12ceca2c0 .concat [ 6 26 0 0], L_0x12cec7810, L_0x1300885b0;
L_0x12cec9fd0 .cmp/eq 32, L_0x12ceca2c0, L_0x1300885f8;
L_0x12ceca490 .concat [ 6 26 0 0], L_0x12cec7810, L_0x130088640;
L_0x12ceca360 .cmp/eq 32, L_0x12ceca490, L_0x130088688;
L_0x12ceca7a0 .concat [ 6 26 0 0], L_0x12cec7810, L_0x1300886d0;
L_0x12cec8640 .cmp/eq 32, L_0x12ceca7a0, L_0x130088718;
L_0x12cecab50 .part v0x12cec6ba0_0, 0, 6;
L_0x12cecaa40 .cmp/eq 6, L_0x12cecab50, L_0x130088760;
L_0x12cecae10 .part v0x12cec6ba0_0, 0, 6;
L_0x12cecacf0 .cmp/eq 6, L_0x12cecae10, L_0x1300887a8;
L_0x12cecb180 .part L_0x12cec7970, 3, 2;
L_0x12cecaeb0 .cmp/eq 2, L_0x12cecb180, L_0x1300887f0;
L_0x12cecb3a0 .cmp/eq 6, L_0x12cec7970, L_0x130088838;
L_0x12cecb650 .cmp/eq 6, L_0x12cec7970, L_0x130088880;
L_0x12cecb970 .cmp/eq 6, L_0x12cec7970, L_0x1300888c8;
L_0x12cecb4f0 .cmp/eq 6, L_0x12cec7970, L_0x130088910;
L_0x12cecbe10 .part v0x12cec6ba0_0, 21, 5;
L_0x12cecba10 .part v0x12cec6ba0_0, 16, 5;
L_0x12cecbab0 .part v0x12cec6ba0_0, 11, 5;
L_0x12cecc070 .part v0x12cec6ba0_0, 16, 5;
L_0x12cecc110 .functor MUXZ 5, L_0x12cecc070, L_0x12cecbab0, L_0x12cec8490, C4<>;
L_0x12cecbf70 .functor MUXZ 5, L_0x12cecc110, L_0x130088958, L_0x12cec9c10, C4<>;
L_0x12cecc820 .arith/sum 32, v0x12cec4670_0, L_0x1300889a0;
L_0x12cecc1b0 .functor MUXZ 32, v0x12cebb7a0_0, v0x12cebc400_0, L_0x12cec8820, C4<>;
L_0x12ceccac0 .functor MUXZ 32, L_0x12cecc1b0, v0x12cebdac0_0, L_0x12cec99f0, C4<>;
L_0x12cecc980 .functor MUXZ 32, L_0x12ceccac0, v0x12cebd3b0_0, L_0x12cecb480, C4<>;
L_0x12ceccd50 .functor MUXZ 32, L_0x12cecc980, L_0x12cecc820, L_0x12cecc730, C4<>;
L_0x12cece4a0 .concat [ 1 31 0 0], v0x12cec6230_0, L_0x130088ac0;
L_0x12cece580 .cmp/eq 32, L_0x12cece4a0, L_0x130088b08;
L_0x12cece870 .cmp/eq 6, L_0x12cec7810, L_0x130088b50;
L_0x12ceceb60 .cmp/eq 6, L_0x12cec7810, L_0x130088b98;
L_0x12cece790 .reduce/nor v0x12cec6230_0;
L_0x12ceceab0 .cmp/eq 6, L_0x12cec7810, L_0x130088be0;
L_0x12cecec40 .cmp/eq 6, L_0x12cec7810, L_0x130088c28;
L_0x12cecf550 .part v0x12cec6ba0_0, 0, 16;
L_0x12cecf100 .concat [ 16 2 0 0], L_0x12cecf550, L_0x130088cb8;
L_0x12cecf810 .part L_0x12cecf100, 0, 16;
L_0x12cecf610 .concat [ 2 16 0 0], L_0x130088d00, L_0x12cecf810;
L_0x12cecf730 .part L_0x12cecf610, 17, 1;
L_0x12cecfad0 .functor MUXZ 14, L_0x130088d90, L_0x130088d48, L_0x12cecf730, C4<>;
L_0x12cecfc50 .concat [ 18 14 0 0], L_0x12cecf610, L_0x12cecfad0;
S_0x12ceba700 .scope module, "cpu_alu" "alu" 4 149, 5 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12cebaa60_0 .net *"_ivl_10", 15 0, L_0x12cecdf30;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12cebab20_0 .net/2u *"_ivl_14", 15 0, L_0x130088a78;  1 drivers
v0x12cebabd0_0 .net *"_ivl_17", 15 0, L_0x12cece070;  1 drivers
v0x12cebac90_0 .net *"_ivl_5", 0 0, L_0x12cecabf0;  1 drivers
v0x12cebad40_0 .net *"_ivl_6", 15 0, L_0x12cecda80;  1 drivers
v0x12cebae30_0 .net *"_ivl_9", 15 0, L_0x12cecdc30;  1 drivers
v0x12cebaee0_0 .net "addr_rt", 4 0, L_0x12cece250;  1 drivers
v0x12cebaf90_0 .var "b_flag", 0 0;
v0x12cebb030_0 .net "funct", 5 0, L_0x12cecd7e0;  1 drivers
v0x12cebb140_0 .var "hi", 31 0;
v0x12cebb1f0_0 .net "instructionword", 31 0, v0x12cec6ba0_0;  alias, 1 drivers
v0x12cebb2a0_0 .var "lo", 31 0;
v0x12cebb350_0 .var "memaddroffset", 31 0;
v0x12cebb400_0 .var "multresult", 63 0;
v0x12cebb4b0_0 .net "op1", 31 0, L_0x12cecd4a0;  alias, 1 drivers
v0x12cebb560_0 .net "op2", 31 0, L_0x12cecd650;  alias, 1 drivers
v0x12cebb610_0 .net "opcode", 5 0, L_0x12cecd740;  1 drivers
v0x12cebb7a0_0 .var "result", 31 0;
v0x12cebb830_0 .net "shamt", 4 0, L_0x12cece1b0;  1 drivers
v0x12cebb8e0_0 .net/s "sign_op1", 31 0, L_0x12cecd4a0;  alias, 1 drivers
v0x12cebb9a0_0 .net/s "sign_op2", 31 0, L_0x12cecd650;  alias, 1 drivers
v0x12cebba30_0 .net "simmediatedata", 31 0, L_0x12cecdfd0;  1 drivers
v0x12cebbac0_0 .net "simmediatedatas", 31 0, L_0x12cecdfd0;  alias, 1 drivers
v0x12cebbb50_0 .net "uimmediatedata", 31 0, L_0x12cece110;  1 drivers
v0x12cebbbe0_0 .net "unsign_op1", 31 0, L_0x12cecd4a0;  alias, 1 drivers
v0x12cebbcb0_0 .net "unsign_op2", 31 0, L_0x12cecd650;  alias, 1 drivers
v0x12cebbd90_0 .var "unsigned_result", 31 0;
E_0x12ceba9d0/0 .event edge, v0x12cebb610_0, v0x12cebb030_0, v0x12cebb560_0, v0x12cebb830_0;
E_0x12ceba9d0/1 .event edge, v0x12cebb4b0_0, v0x12cebb400_0, v0x12cebaee0_0, v0x12cebba30_0;
E_0x12ceba9d0/2 .event edge, v0x12cebbb50_0, v0x12cebbd90_0;
E_0x12ceba9d0 .event/or E_0x12ceba9d0/0, E_0x12ceba9d0/1, E_0x12ceba9d0/2;
L_0x12cecd740 .part v0x12cec6ba0_0, 26, 6;
L_0x12cecd7e0 .part v0x12cec6ba0_0, 0, 6;
L_0x12cecabf0 .part v0x12cec6ba0_0, 15, 1;
LS_0x12cecda80_0_0 .concat [ 1 1 1 1], L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0;
LS_0x12cecda80_0_4 .concat [ 1 1 1 1], L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0;
LS_0x12cecda80_0_8 .concat [ 1 1 1 1], L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0;
LS_0x12cecda80_0_12 .concat [ 1 1 1 1], L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0, L_0x12cecabf0;
L_0x12cecda80 .concat [ 4 4 4 4], LS_0x12cecda80_0_0, LS_0x12cecda80_0_4, LS_0x12cecda80_0_8, LS_0x12cecda80_0_12;
L_0x12cecdc30 .part v0x12cec6ba0_0, 0, 16;
L_0x12cecdf30 .concat [ 16 0 0 0], L_0x12cecdc30;
L_0x12cecdfd0 .concat [ 16 16 0 0], L_0x12cecdf30, L_0x12cecda80;
L_0x12cece070 .part v0x12cec6ba0_0, 0, 16;
L_0x12cece110 .concat [ 16 16 0 0], L_0x12cece070, L_0x130088a78;
L_0x12cece1b0 .part v0x12cec6ba0_0, 6, 5;
L_0x12cece250 .part v0x12cec6ba0_0, 16, 5;
S_0x12cebbee0 .scope module, "cpu_load_block" "load_block" 4 107, 6 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x12cebc130_0 .net "address", 31 0, v0x12cebb350_0;  alias, 1 drivers
v0x12cebc1f0_0 .net "datafromMem", 31 0, v0x12cec68a0_0;  alias, 1 drivers
v0x12cebc290_0 .net "instr_word", 31 0, v0x12cec6ba0_0;  alias, 1 drivers
v0x12cebc360_0 .net "opcode", 5 0, L_0x12cecbd70;  1 drivers
v0x12cebc400_0 .var "out_transformed", 31 0;
v0x12cebc4f0_0 .net "whichbyte", 1 0, L_0x12cecc610;  1 drivers
E_0x12cebc100 .event edge, v0x12cebc360_0, v0x12cebc1f0_0, v0x12cebc4f0_0, v0x12cebb1f0_0;
L_0x12cecbd70 .part v0x12cec6ba0_0, 26, 6;
L_0x12cecc610 .part v0x12cebb350_0, 0, 2;
S_0x12cebc5e0 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12cebc8b0_0 .net *"_ivl_1", 1 0, L_0x12ceced20;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12cebc970_0 .net *"_ivl_5", 0 0, L_0x130088c70;  1 drivers
v0x12cebca20_0 .net "bytenum", 2 0, L_0x12cecf2f0;  1 drivers
v0x12cebcae0_0 .net "dataword", 31 0, v0x12cec68a0_0;  alias, 1 drivers
v0x12cebcba0_0 .net "eff_addr", 31 0, v0x12cebb350_0;  alias, 1 drivers
v0x12cebccb0_0 .net "opcode", 5 0, L_0x12cec7810;  alias, 1 drivers
v0x12cebcd40_0 .net "regbyte", 7 0, L_0x12cecf3d0;  1 drivers
v0x12cebcdf0_0 .net "reghalfword", 15 0, L_0x12cecf490;  1 drivers
v0x12cebcea0_0 .net "regword", 31 0, L_0x12cecd380;  alias, 1 drivers
v0x12cebcfb0_0 .var "storedata", 31 0;
E_0x12cebc850/0 .event edge, v0x12cebccb0_0, v0x12cebcea0_0, v0x12cebca20_0, v0x12cebcd40_0;
E_0x12cebc850/1 .event edge, v0x12cebc1f0_0, v0x12cebcdf0_0;
E_0x12cebc850 .event/or E_0x12cebc850/0, E_0x12cebc850/1;
L_0x12ceced20 .part v0x12cebb350_0, 0, 2;
L_0x12cecf2f0 .concat [ 2 1 0 0], L_0x12ceced20, L_0x130088c70;
L_0x12cecf3d0 .part L_0x12cecd380, 0, 8;
L_0x12cecf490 .part L_0x12cecd380, 0, 16;
S_0x12cebd0e0 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12cebd320_0 .net "clk", 0 0, v0x12cec65e0_0;  alias, 1 drivers
v0x12cebd3b0_0 .var "data", 31 0;
v0x12cebd440_0 .net "data_in", 31 0, v0x12cebb140_0;  alias, 1 drivers
v0x12cebd510_0 .net "data_out", 31 0, v0x12cebd3b0_0;  alias, 1 drivers
v0x12cebd5b0_0 .net "enable", 0 0, L_0x12ceccdf0;  alias, 1 drivers
v0x12cebd690_0 .net "reset", 0 0, v0x12cec6d00_0;  alias, 1 drivers
S_0x12cebd7b0 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12cebda30_0 .net "clk", 0 0, v0x12cec65e0_0;  alias, 1 drivers
v0x12cebdac0_0 .var "data", 31 0;
v0x12cebdb50_0 .net "data_in", 31 0, v0x12cebb2a0_0;  alias, 1 drivers
v0x12cebdc20_0 .net "data_out", 31 0, v0x12cebdac0_0;  alias, 1 drivers
v0x12cebdcc0_0 .net "enable", 0 0, L_0x12ceccdf0;  alias, 1 drivers
v0x12cebdd90_0 .net "reset", 0 0, v0x12cec6d00_0;  alias, 1 drivers
S_0x12cebdea0 .scope module, "register" "regfile" 4 120, 9 1 0, S_0x12ceba310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12cecd0d0 .functor BUFZ 32, L_0x12ceccc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12cecd380 .functor BUFZ 32, L_0x12cecd1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12cebeb00_2 .array/port v0x12cebeb00, 2;
L_0x12cecd430 .functor BUFZ 32, v0x12cebeb00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12cebe1d0_0 .net *"_ivl_0", 31 0, L_0x12ceccc60;  1 drivers
v0x12cebe290_0 .net *"_ivl_10", 6 0, L_0x12cecd260;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cebe330_0 .net *"_ivl_13", 1 0, L_0x130088a30;  1 drivers
v0x12cebe3d0_0 .net *"_ivl_2", 6 0, L_0x12ceccfb0;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cebe480_0 .net *"_ivl_5", 1 0, L_0x1300889e8;  1 drivers
v0x12cebe570_0 .net *"_ivl_8", 31 0, L_0x12cecd1c0;  1 drivers
v0x12cebe620_0 .net "r_clk", 0 0, v0x12cec65e0_0;  alias, 1 drivers
v0x12cebe6f0_0 .net "r_clk_enable", 0 0, v0x12cec66f0_0;  alias, 1 drivers
v0x12cebe780_0 .net "read_data1", 31 0, L_0x12cecd0d0;  alias, 1 drivers
v0x12cebe890_0 .net "read_data2", 31 0, L_0x12cecd380;  alias, 1 drivers
v0x12cebe940_0 .net "read_reg1", 4 0, L_0x12cecbe10;  alias, 1 drivers
v0x12cebe9d0_0 .net "read_reg2", 4 0, L_0x12cecba10;  alias, 1 drivers
v0x12cebea60_0 .net "register_v0", 31 0, L_0x12cecd430;  alias, 1 drivers
v0x12cebeb00 .array "registers", 0 31, 31 0;
v0x12cebeea0_0 .net "reset", 0 0, v0x12cec6d00_0;  alias, 1 drivers
v0x12cebef70_0 .net "write_control", 0 0, L_0x12cecc430;  alias, 1 drivers
v0x12cebf010_0 .net "write_data", 31 0, L_0x12ceccd50;  alias, 1 drivers
v0x12cebf1a0_0 .net "write_reg", 4 0, L_0x12cecbf70;  alias, 1 drivers
L_0x12ceccc60 .array/port v0x12cebeb00, L_0x12ceccfb0;
L_0x12ceccfb0 .concat [ 5 2 0 0], L_0x12cecbe10, L_0x1300889e8;
L_0x12cecd1c0 .array/port v0x12cebeb00, L_0x12cecd260;
L_0x12cecd260 .concat [ 5 2 0 0], L_0x12cecba10, L_0x130088a30;
S_0x12cea5bf0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x12cea4980 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1300535e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cec6e10_0 .net "in", 31 0, o0x1300535e0;  0 drivers
v0x12cec6ea0_0 .var "out", 31 0;
S_0x12ce96550 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300536a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec6f30_0 .net "clk", 0 0, o0x1300536a0;  0 drivers
o0x1300536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cec6fc0_0 .net "data_address", 31 0, o0x1300536d0;  0 drivers
o0x130053700 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec7070_0 .net "data_read", 0 0, o0x130053700;  0 drivers
v0x12cec7120_0 .var "data_readdata", 31 0;
o0x130053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec71d0_0 .net "data_write", 0 0, o0x130053760;  0 drivers
o0x130053790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cec72b0_0 .net "data_writedata", 31 0, o0x130053790;  0 drivers
S_0x12cea3c30 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1300538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec73f0_0 .net "clk", 0 0, o0x1300538e0;  0 drivers
v0x12cec74a0_0 .var "curr_addr", 31 0;
o0x130053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec7550_0 .net "enable", 0 0, o0x130053940;  0 drivers
o0x130053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cec7600_0 .net "next_addr", 31 0, o0x130053970;  0 drivers
o0x1300539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cec76b0_0 .net "reset", 0 0, o0x1300539a0;  0 drivers
E_0x12ce90a00 .event posedge, v0x12cec73f0_0;
    .scope S_0x12cebbee0;
T_0 ;
    %wait E_0x12cebc100;
    %load/vec4 v0x12cebc360_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x12cebc4f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x12cebc4f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x12cebc4f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x12cebc4f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12cebc1f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x12cebc290_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12cebc400_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12cebdea0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12cebeb00, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x12cebdea0;
T_2 ;
    %wait E_0x12cea3e10;
    %load/vec4 v0x12cebeea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12cebe6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12cebef70_0;
    %load/vec4 v0x12cebf1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12cebf010_0;
    %load/vec4 v0x12cebf1a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cebeb00, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ceba700;
T_3 ;
    %wait E_0x12ceba9d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %load/vec4 v0x12cebb610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x12cebb030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x12cebb9a0_0;
    %ix/getv 4, v0x12cebb830_0;
    %shiftl 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x12cebb9a0_0;
    %ix/getv 4, v0x12cebb830_0;
    %shiftr 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x12cebb9a0_0;
    %ix/getv 4, v0x12cebb830_0;
    %shiftr/s 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x12cebb9a0_0;
    %load/vec4 v0x12cebbbe0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x12cebb9a0_0;
    %load/vec4 v0x12cebbbe0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x12cebb9a0_0;
    %load/vec4 v0x12cebbbe0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x12cebb8e0_0;
    %pad/s 64;
    %load/vec4 v0x12cebb9a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12cebb400_0, 0, 64;
    %load/vec4 v0x12cebb400_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12cebb140_0, 0, 32;
    %load/vec4 v0x12cebb400_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12cebb2a0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x12cebbbe0_0;
    %pad/u 64;
    %load/vec4 v0x12cebbcb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12cebb400_0, 0, 64;
    %load/vec4 v0x12cebb400_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12cebb140_0, 0, 32;
    %load/vec4 v0x12cebb400_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12cebb2a0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb9a0_0;
    %mod/s;
    %store/vec4 v0x12cebb140_0, 0, 32;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb9a0_0;
    %div/s;
    %store/vec4 v0x12cebb2a0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %mod;
    %store/vec4 v0x12cebb140_0, 0, 32;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %div;
    %store/vec4 v0x12cebb2a0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x12cebb4b0_0;
    %store/vec4 v0x12cebb140_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x12cebb4b0_0;
    %store/vec4 v0x12cebb2a0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb9a0_0;
    %add;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %add;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %sub;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %and;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %or;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %xor;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %or;
    %inv;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb9a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbcb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x12cebaee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb9a0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebb560_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x12cebb8e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cebaf90_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbac0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbb50_0;
    %and;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbb50_0;
    %or;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x12cebbbe0_0;
    %load/vec4 v0x12cebbb50_0;
    %xor;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x12cebbb50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12cebbd90_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x12cebb8e0_0;
    %load/vec4 v0x12cebba30_0;
    %add;
    %store/vec4 v0x12cebb350_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x12cebbd90_0;
    %store/vec4 v0x12cebb7a0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12cebd7b0;
T_4 ;
    %wait E_0x12cea3e10;
    %load/vec4 v0x12cebdd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12cebdac0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12cebdcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12cebdb50_0;
    %assign/vec4 v0x12cebdac0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12cebd0e0;
T_5 ;
    %wait E_0x12cea3e10;
    %load/vec4 v0x12cebd690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12cebd3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12cebd5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12cebd440_0;
    %assign/vec4 v0x12cebd3b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12cebc5e0;
T_6 ;
    %wait E_0x12cebc850;
    %load/vec4 v0x12cebccb0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12cebcea0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cebcfb0_0, 4, 8;
    %load/vec4 v0x12cebcea0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cebcfb0_0, 4, 8;
    %load/vec4 v0x12cebcea0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cebcfb0_0, 4, 8;
    %load/vec4 v0x12cebcea0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cebcfb0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12cebccb0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12cebca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12cebcd40_0;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12cebcd40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12cebcae0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12cebcd40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12cebcae0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12cebcd40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12cebccb0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12cebca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12cebcdf0_0;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12cebcae0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12cebcdf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12cebcfb0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12ceba310;
T_7 ;
    %wait E_0x12ceba6d0;
    %load/vec4 v0x12cec5100_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12cec51a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12cec4a90_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12cec4710_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12cec4310_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12ceba310;
T_8 ;
    %wait E_0x12ceba660;
    %load/vec4 v0x12cec3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12cec4670_0;
    %load/vec4 v0x12cec4040_0;
    %add;
    %store/vec4 v0x12cec5560_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12cec4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12cec4670_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12cec4b30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12cec5560_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12cec4ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12cec5750_0;
    %store/vec4 v0x12cec5560_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12cec4280_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12cec5560_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12ceba310;
T_9 ;
    %wait E_0x12cea3e10;
    %load/vec4 v0x12cec4160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12cec5e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12cec4280_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12cec4670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12cec41f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12cec6230_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12cec41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12cec6230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12cec6230_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12cec6230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12cec6230_0, 0;
    %load/vec4 v0x12cec4670_0;
    %assign/vec4 v0x12cec4280_0, 0;
    %load/vec4 v0x12cec5560_0;
    %assign/vec4 v0x12cec4670_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x12cec4670_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12cec41f0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ce70990;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cec65e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12cec65e0_0;
    %inv;
    %store/vec4 v0x12cec65e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x12ce70990;
T_11 ;
    %fork t_1, S_0x12ce73690;
    %jmp t_0;
    .scope S_0x12ce73690;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cec6d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cec66f0_0, 0, 1;
    %wait E_0x12cea3e10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12cec6d00_0, 0, 1;
    %wait E_0x12cea3e10;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12ceba0c0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ceba170_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ceba220_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x12ceafe70_0, 0, 16;
    %load/vec4 v0x12ceba0c0_0;
    %load/vec4 v0x12ceba170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceba220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceafe70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ceba020_0, 0, 32;
    %load/vec4 v0x12ceba020_0;
    %store/vec4 v0x12cec6ba0_0, 0, 32;
    %wait E_0x12cea3e10;
    %delay 2, 0;
    %load/vec4 v0x12cec6930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12cec6810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x12cec6c30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x12cec6c30_0 {0 0 0};
T_11.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12ceba0c0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ceba170_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ceba220_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ceafe70_0, 0, 16;
    %load/vec4 v0x12ceba0c0_0;
    %load/vec4 v0x12ceba170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceba220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceafe70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ceba020_0, 0, 32;
    %load/vec4 v0x12ceba020_0;
    %store/vec4 v0x12cec6ba0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12cec68a0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12cea3e10;
    %delay 2, 0;
    %load/vec4 v0x12cec6930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.7 ;
    %load/vec4 v0x12cec6810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.9 ;
    %load/vec4 v0x12cec6780_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x12cec6780_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x12cec6c30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12ceba0c0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ceba170_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ceba220_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x12ceafe70_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x12ceafe70_0 {0 0 0};
    %load/vec4 v0x12ceba0c0_0;
    %load/vec4 v0x12ceba170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceba220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ceafe70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ceba020_0, 0, 32;
    %load/vec4 v0x12ceba020_0;
    %store/vec4 v0x12cec6ba0_0, 0, 32;
    %wait E_0x12cea3e10;
    %delay 2, 0;
    %load/vec4 v0x12cec6930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.15 ;
    %load/vec4 v0x12cec6810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.17 ;
    %load/vec4 v0x12cec6c30_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x12cec6c30_0 {0 0 0};
T_11.19 ;
    %end;
    .scope S_0x12ce70990;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x12cea3c30;
T_12 ;
    %wait E_0x12ce90a00;
    %load/vec4 v0x12cec76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12cec74a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12cec7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12cec7600_0;
    %assign/vec4 v0x12cec74a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
