// Seed: 1416836775
macromodule module_0 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output uwire id_4
);
  assign id_3 = id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  tri1 id_2,
    input  wand id_3,
    input  tri  id_4
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2;
  wire id_2;
  id_3 :
  assert property (@(posedge ~id_3) 1 - -1);
  generate
    parameter id_4 = -1;
  endgenerate
  assign id_1 = -1'd0;
  wire id_5;
  assign module_0.id_0 = 0;
  wire id_6;
  if (-1'b0) wire id_7, id_8, id_9;
  else wire id_10;
  wire id_11;
  localparam id_12 = (id_11);
  localparam id_13 = 1'b0;
  wire id_14;
endmodule
