// Seed: 2001733440
module module_0;
  wire id_1;
  logic [1 : 1 'b0] id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd45,
    parameter id_8 = 32'd83
) (
    input wand id_0,
    input uwire id_1,
    input supply1 _id_2,
    input wire id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
  logic _id_8;
  bufif0 primCall (id_4, id_5, id_7);
  wire [id_8 : id_2] id_9;
  assign id_8 = id_3;
  localparam id_10 = 1'b0;
endmodule
module module_2 #(
    parameter id_13 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire _id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : (  id_13  )] id_16;
  ;
  wire id_17;
endmodule
