setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/ramadugu/.synopsys_dv_prefs.tcl
dc_shell> set top_design adder_1a
adder_1a
dc_shell> source ../scripts/dc.tcl
Error: could not open script file "../../adder_1a.design_config.tcl" (CMD-015)
Warning: No designs to list. (UID-275)
Error: can't read "lib_types": no such variable
        Use error_info for more info. (CMD-013)
Error: can't read "lib_types_target": no such variable
        Use error_info for more info. (CMD-013)
Error: can't read "rtl_list": no such variable
        Use error_info for more info. (CMD-013)
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Error: Cannot find the design 'adder_1a' in the library 'WORK'. (LBR-0)
Error: Current design is not defined. (UID-4)
Error: could not open script file "../../constraints/adder_1a.sdc" (CMD-015)
Error: Current design is not defined. (UID-4)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Can't find lib_cells matching '*/DELLN*'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: No files or designs were specified. (UID-22)
Error: No files or designs were specified. (UID-22)
Error: Current design is not defined. (UID-4)
0
dc_shell> gui_start
4.1
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Presto compilation completed successfully.
Current design is now '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.db:adder_1a'
Loaded 1 design.
Current design is 'adder_1a'.
dc_shell> 
Current design is 'adder_1a'.
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/generic.sdb'
dc_shell> pwd
/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/work
dc_shell> set top_design adder_1a
adder_1a
dc_shell> gui_start
dc_shell> gui_start
Current design is 'adder_1a'.
Current design is 'adder_1a'.
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:21: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> remove_design -designs
Removing design 'adder_1a'
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:21: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:33: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:26: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:9: Type query about dimensions or access by indexing requires an array reference as the first argument. (ELAB-400)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv:12: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv:11: Syntax error at or near token 'module'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'. (UID-59)
No designs were read
dc_shell> set top_design adder_1a
adder_1a
dc_shell> gui_start
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:24: Syntax error at or near token 'assign'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:9: Type query about dimensions or access by indexing requires an array reference as the first argument. (ELAB-400)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv:9: Type query about dimensions or access by indexing requires an array reference as the first argument. (ELAB-400)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/adder_1a.sv'. (UID-59)
No designs were read
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/simple_adder.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/simple_adder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/simple_adder.sv

Inferred memory devices in process
        in routine dff line 73 in file
                '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/simple_adder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/simple_adder.db:simple_adder'
Loaded 2 designs.
Current design is 'simple_adder'.
dc_shell> 
Current design is 'simple_adder'.
dc_shell> analyze {}
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
dc_shell> read_file -format sverilog {/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv}
Loading sverilog file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv
Error:  /home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv:8: Syntax error at or near token 'assign'. (VER-294)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/ramadugu/common/Downloads/lab3-sairamadugu-master/syn/rtl/1bitadder.sv'. (UID-59)
No designs were read
dc_shell> gui_start
Current design is 'simple_adder'.
Current design is 'simple_adder'.
dc_shell> remove_design -designs
Removing design 'simple_adder'
Removing design 'dff'
dc_shell> 