

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Nov  3 02:32:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  94863146|  94887626|  0.949 sec|  0.949 sec|  94863146|  94887626|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c2_fu_388           |load_input_buffer_c2           |    49163|    49163|  0.492 ms|  0.492 ms|   49163|   49163|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_456  |conv2_Pipeline_LOAD_WEIGHTS_L  |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_465     |conv2_Pipeline_OUT_ROW_COL     |   117517|   117517|  1.175 ms|  1.175 ms|  117517|  117517|       no|
        |grp_conv2_Pipeline_RELU_fu_561            |conv2_Pipeline_RELU            |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_4_fu_598               |conv2_Pipeline_4               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU4_fu_636           |conv2_Pipeline_RELU4           |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv2_Pipeline_6_fu_673               |conv2_Pipeline_6               |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_711              |conv2_Pipeline_BW              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW5_fu_747             |conv2_Pipeline_BW5             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW6_fu_782             |conv2_Pipeline_BW6             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  94863145|  94887625|  1116037 ~ 1116325|          -|          -|    85|        no|
        | + TILE_OUT  |   1066864|   1067152|    133358 ~ 133394|          -|          -|     8|        no|
        |  ++ EXPORT  |     12468|     12504|        3117 ~ 3126|          -|          -|     4|        no|
        |   +++ BH    |      3114|      3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |      3108|      3108|                777|          -|          -|     4|        no|
        +-------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 41 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %conv2_biases, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_32, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_28, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_25, void @empty_33, void @empty_2, i32 16, i32 16, i32 256, i32 256, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 46 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 47 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 48 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 49 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 50 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 51 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 52 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 53 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 54 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 55 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 56 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 57 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 58 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 59 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 60 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 61 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 62 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 63 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 64 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 65 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 66 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 67 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 68 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 69 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 70 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 71 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 72 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 73 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 74 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i64 666, i64 23, i64 18446744073709551615" [src/conv2.cpp:21]   --->   Operation 75 'specmemcore' 'specmemcore_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:33]   --->   Operation 76 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:33]   --->   Operation 77 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:33]   --->   Operation 78 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:33]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln" [src/conv2.cpp:33]   --->   Operation 80 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln33" [src/conv2.cpp:33]   --->   Operation 81 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 0, i8 %h" [src/conv2.cpp:29]   --->   Operation 82 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv2.cpp:29]   --->   Operation 83 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:29]   --->   Operation 84 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %TILE_OUT.split, void %for.end134" [src/conv2.cpp:29]   --->   Operation 86 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.69ns)   --->   "%call_ln31 = call void @load_input_buffer_c2, i32 %i2, i64 %input_ftmap_read, i8 %h_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13" [src/conv2.cpp:31]   --->   Operation 87 'call' 'call_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [src/conv2.cpp:54]   --->   Operation 88 'ret' 'ret_ln54' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln31 = call void @load_input_buffer_c2, i32 %i2, i64 %input_ftmap_read, i8 %h_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13" [src/conv2.cpp:31]   --->   Operation 89 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 91 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 93 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 94 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 95 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 96 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %h_3" [src/conv2.cpp:101->src/conv2.cpp:51]   --->   Operation 97 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:29]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:29]   --->   Operation 99 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:33]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln33 = br void %OUT" [src/conv2.cpp:33]   --->   Operation 101 'br' 'br_ln33' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln33_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:33]   --->   Operation 102 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln33, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:33]   --->   Operation 103 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:33]   --->   Operation 104 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.79ns)   --->   "%add_ln33_1 = add i4 %indvar, i4 1" [src/conv2.cpp:33]   --->   Operation 105 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %OUT.split, void %for.inc129" [src/conv2.cpp:33]   --->   Operation 106 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln33 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:33]   --->   Operation 107 'call' 'call_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln29 = add i8 %h_3, i8 3" [src/conv2.cpp:29]   --->   Operation 108 'add' 'add_ln29' <Predicate = (icmp_ln33)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %h" [src/conv2.cpp:29]   --->   Operation 109 'store' 'store_ln29' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln29 = br void %TILE_OUT" [src/conv2.cpp:29]   --->   Operation 110 'br' 'br_ln29' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln33 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:33]   --->   Operation 111 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i6 %out" [src/conv2.cpp:100->src/conv2.cpp:51]   --->   Operation 113 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:33]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:33]   --->   Operation 115 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln104 = br void %BH.i" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 117 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln104, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 118 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.67ns)   --->   "%icmp_ln104 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 119 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.67ns)   --->   "%add_ln104 = add i3 %bout, i3 1" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 120 'add' 'add_ln104' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %BH.i.split, void %BW.i.i.preheader" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 121 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %bout" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 122 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.78ns)   --->   "%empty_228 = add i5 %zext_ln104, i5 %trunc_ln100" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 123 'add' 'empty_228' <Predicate = (!icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast12 = zext i5 %empty_228" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 124 'zext' 'p_cast12' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_228" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 125 'zext' 'p_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i10 %conv2_biases, i64 0, i64 %p_cast12" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 126 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 127 [2/2] (0.67ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 127 'load' 'conv2_biases_load' <Predicate = (!icmp_ln104)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 32> <RAM>
ST_15 : Operation 128 [1/1] (2.49ns)   --->   "%mul_ln108 = mul i23 %p_cast, i23 260100" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 128 'mul' 'mul_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i23 %mul_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 129 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln108, i64 %output_ftmap_read" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 130 'add' 'add_ln108' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.42ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 131 'br' 'br_ln58' <Predicate = (icmp_ln104)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 0.78>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %bout" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 132 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 133 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i5 %tmp_s" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 134 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %zext_ln111_1, i6 %zext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 135 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i6 %sub_ln111" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 136 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 138 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/2] (0.67ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 139 'load' 'conv2_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 32> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %conv2_biases_load, i20 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 140 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 141 'br' 'br_ln105' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 3.54>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln105, void %for.body8.1.i.preheader, i3 0, void %BH.i.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 142 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.67ns)   --->   "%icmp_ln105 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 143 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 144 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i3 %bh" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 145 'zext' 'zext_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln111_2 = add i7 %sext_ln104, i7 %zext_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 146 'add' 'add_ln111_2' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i7 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 147 'sext' 'sext_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i7 %add_ln111_2" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 148 'trunc' 'trunc_ln111' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln111, i4 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 149 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.76ns)   --->   "%add_ln111 = add i8 %p_shl, i8 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 150 'add' 'add_ln111' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 151 'trunc' 'trunc_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %bh" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 152 'zext' 'zext_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 153 [2/2] (2.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i8 %add_ln111, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 153 'call' 'call_ln111' <Predicate = (icmp_ln105)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 154 [1/1] (0.76ns)   --->   "%add_ln108_1 = add i9 %zext_ln105, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 154 'add' 'add_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_1, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 155 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i19 %shl_ln3" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 156 'zext' 'zext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_1, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 157 'bitconcatenate' 'shl_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i11 %shl_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 158 'zext' 'zext_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.88ns)   --->   "%sub_ln108 = sub i20 %zext_ln108_1, i20 %zext_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 159 'sub' 'sub_ln108' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i20 %sub_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 160 'sext' 'sext_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (1.08ns)   --->   "%add_ln108_2 = add i64 %sext_ln108, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 161 'add' 'add_ln108_2' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 162 'partselect' 'trunc_ln2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln108 = or i2 %trunc_ln105, i2 1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 163 'or' 'or_ln108' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %or_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 164 'zext' 'zext_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.76ns)   --->   "%add_ln108_3 = add i9 %zext_ln108_3, i9 %zext_ln101" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 165 'add' 'add_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln108_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln108_3, i10 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 166 'bitconcatenate' 'shl_ln108_2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i19 %shl_ln108_2" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 167 'zext' 'zext_ln108_4' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln108_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln108_3, i2 0" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 168 'bitconcatenate' 'shl_ln108_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i11 %shl_ln108_3" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 169 'zext' 'zext_ln108_5' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.88ns)   --->   "%sub_ln108_1 = sub i20 %zext_ln108_4, i20 %zext_ln108_5" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 170 'sub' 'sub_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i20 %sub_ln108_1" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 171 'sext' 'sext_ln108_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %sext_ln108_1, i64 %add_ln108" [src/conv2.cpp:108->src/conv2.cpp:51]   --->   Operation 172 'add' 'add_ln108_4' <Predicate = (icmp_ln105)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU, i8 %add_ln111, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 173 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln2" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 174 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln118" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 175 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (7.30ns)   --->   "%empty_229 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 176 'writereq' 'empty_229' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.00>
ST_19 : Operation 177 [2/2] (2.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i8 %add_ln111, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 177 'call' 'call_ln118' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i8 %add_ln111, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 178 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 179 [5/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 179 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 180 [4/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 180 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 181 [3/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 181 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 182 [2/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 182 'writeresp' 'empty_230' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 184 'specloopname' 'specloopname_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 185 [1/5] (7.30ns)   --->   "%empty_230 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 185 'writeresp' 'empty_230' <Predicate = (icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i2 %or_ln108" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 186 'zext' 'zext_ln111_3' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.78ns)   --->   "%add_ln111_3 = add i7 %sext_ln104, i7 %zext_ln111_3" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 187 'add' 'add_ln111_3' <Predicate = (icmp_ln105)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i7 %add_ln111_3" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 188 'sext' 'sext_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = trunc i7 %add_ln111_3" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 189 'trunc' 'trunc_ln111_1' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln111_1, i4 0" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 190 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.76ns)   --->   "%add_ln111_4 = add i8 %p_shl2, i8 %sext_ln111_1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 191 'add' 'add_ln111_4' <Predicate = (icmp_ln105)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.54ns)   --->   "%icmp_ln105_1 = icmp_eq  i2 %or_ln108, i2 3" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 192 'icmp' 'icmp_ln105_1' <Predicate = (icmp_ln105)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 193 'br' 'br_ln105' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_25 : Operation 194 [2/2] (2.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i8 %add_ln111_4, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 194 'call' 'call_ln111' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_4, i32 2, i32 63" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 195 'partselect' 'trunc_ln118_1' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.67ns)   --->   "%add_ln105 = add i3 %bh, i3 2" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 196 'add' 'add_ln105' <Predicate = (icmp_ln105 & !icmp_ln105_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln104 = br void %BH.i" [src/conv2.cpp:104->src/conv2.cpp:51]   --->   Operation 197 'br' 'br_ln104' <Predicate = (icmp_ln105_1) | (!icmp_ln105)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln111 = call void @conv2_Pipeline_RELU4, i8 %add_ln111_4, i30 %shl_ln, i30 %shl_ln, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:111->src/conv2.cpp:51]   --->   Operation 198 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i62 %trunc_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 199 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 200 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (7.30ns)   --->   "%empty_231 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 201 'writereq' 'empty_231' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.00>
ST_27 : Operation 202 [2/2] (2.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln118_1, i8 %add_ln111_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 202 'call' 'call_ln118' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln118_1, i8 %add_ln111_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 203 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 204 [5/5] (7.30ns)   --->   "%empty_232 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 204 'writeresp' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 205 [4/5] (7.30ns)   --->   "%empty_232 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 205 'writeresp' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 206 [3/5] (7.30ns)   --->   "%empty_232 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 206 'writeresp' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 207 [2/5] (7.30ns)   --->   "%empty_232 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 207 'writeresp' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 208 [1/5] (7.30ns)   --->   "%empty_232 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 208 'writeresp' 'empty_232' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln105 = br void %RELU.0.i" [src/conv2.cpp:105->src/conv2.cpp:51]   --->   Operation 209 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 0.78>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln58, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 210 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%phi_mul4933 = phi i8 %add_ln58_15, void %BW.i.i.split, i8 0, void %BW.i.i.preheader" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 211 'phi' 'phi_mul4933' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.76ns)   --->   "%add_ln58_15 = add i8 %phi_mul4933, i8 51" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 212 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 213 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 214 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %o_1, i3 1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 214 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 215 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i8 %phi_mul4933, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 216 'call' 'call_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 217 [1/1] (0.78ns)   --->   "%add_ln33 = add i6 %out, i6 4" [src/conv2.cpp:33]   --->   Operation 217 'add' 'add_ln33' <Predicate = (icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln33 = br void %OUT" [src/conv2.cpp:33]   --->   Operation 218 'br' 'br_ln33' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln58 = call void @conv2_Pipeline_BW, i8 %phi_mul4933, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 219 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.76>
ST_36 : Operation 220 [1/1] (0.76ns)   --->   "%add_ln63 = add i8 %phi_mul4933, i8 17" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 220 'add' 'add_ln63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i8 %add_ln63, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 221 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW5, i8 %add_ln63, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 222 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 0.76>
ST_38 : Operation 223 [1/1] (0.76ns)   --->   "%add_ln63_1 = add i8 %phi_mul4933, i8 34" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 223 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 224 [2/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i8 %add_ln63_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 224 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 226 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_BW6, i8 %add_ln63_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:63->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 227 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln58 = br void %BW.i.i" [src/conv2.cpp:58->src/conv2.cpp:121->src/conv2.cpp:51]   --->   Operation 228 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                          (alloca                ) [ 0111111111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
specmemcore_ln21           (specmemcore           ) [ 0000000000000000000000000000000000000000]
output_ftmap_read          (read                  ) [ 0011111111111111111111111111111111111111]
conv2_weights_read         (read                  ) [ 0000000000000000000000000000000000000000]
input_ftmap_read           (read                  ) [ 0011111111111111111111111111111111111111]
trunc_ln                   (partselect            ) [ 0011111111111111111111111111111111111111]
sext_ln33                  (sext                  ) [ 0000000000000000000000000000000000000000]
w2_addr                    (getelementptr         ) [ 0011111111111111111111111111111111111111]
store_ln29                 (store                 ) [ 0000000000000000000000000000000000000000]
br_ln29                    (br                    ) [ 0000000000000000000000000000000000000000]
h_3                        (load                  ) [ 0001111111111111111111111111111111111111]
icmp_ln29                  (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln29                    (br                    ) [ 0000000000000000000000000000000000000000]
ret_ln54                   (ret                   ) [ 0000000000000000000000000000000000000000]
call_ln31                  (call                  ) [ 0000000000000000000000000000000000000000]
zext_ln101                 (zext                  ) [ 0000000000011111111111111111111111111111]
speclooptripcount_ln29     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln29          (specloopname          ) [ 0000000000000000000000000000000000000000]
empty                      (readreq               ) [ 0000000000000000000000000000000000000000]
br_ln33                    (br                    ) [ 0011111111111111111111111111111111111111]
indvar                     (phi                   ) [ 0000000000010000000000000000000000000000]
out                        (phi                   ) [ 0000000000011111111111111111111111111111]
icmp_ln33                  (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln33_1                 (add                   ) [ 0011111111111111111111111111111111111111]
br_ln33                    (br                    ) [ 0000000000000000000000000000000000000000]
add_ln29                   (add                   ) [ 0000000000000000000000000000000000000000]
store_ln29                 (store                 ) [ 0000000000000000000000000000000000000000]
br_ln29                    (br                    ) [ 0000000000000000000000000000000000000000]
call_ln33                  (call                  ) [ 0000000000000000000000000000000000000000]
trunc_ln100                (trunc                 ) [ 0000000000000001111111111111111111000000]
speclooptripcount_ln33     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln33          (specloopname          ) [ 0000000000000000000000000000000000000000]
call_ln0                   (call                  ) [ 0000000000000000000000000000000000000000]
br_ln104                   (br                    ) [ 0011111111111111111111111111111111111111]
bout                       (phi                   ) [ 0000000000000001100000000000000000000000]
icmp_ln104                 (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln104                  (add                   ) [ 0011111111111111111111111111111111111111]
br_ln104                   (br                    ) [ 0000000000000000000000000000000000000000]
zext_ln104                 (zext                  ) [ 0000000000000000000000000000000000000000]
empty_228                  (add                   ) [ 0000000000000000000000000000000000000000]
p_cast12                   (zext                  ) [ 0000000000000000000000000000000000000000]
p_cast                     (zext                  ) [ 0000000000000000000000000000000000000000]
conv2_biases_addr          (getelementptr         ) [ 0000000000000000100000000000000000000000]
mul_ln108                  (mul                   ) [ 0000000000000000000000000000000000000000]
zext_ln108                 (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108                  (add                   ) [ 0000000000000000111111111111111111000000]
br_ln58                    (br                    ) [ 0011111111111111111111111111111111111111]
zext_ln111                 (zext                  ) [ 0000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln111_1               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln111                  (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln104                 (sext                  ) [ 0000000000000000011111111111111111000000]
speclooptripcount_ln104    (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln104         (specloopname          ) [ 0000000000000000000000000000000000000000]
conv2_biases_load          (load                  ) [ 0000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000000000011111111111111111000000]
br_ln105                   (br                    ) [ 0011111111111111111111111111111111111111]
bh                         (phi                   ) [ 0000000000000000011111111100000000000000]
icmp_ln105                 (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln105                   (br                    ) [ 0000000000000000000000000000000000000000]
zext_ln111_2               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln111_2                (add                   ) [ 0000000000000000000000000000000000000000]
sext_ln111                 (sext                  ) [ 0000000000000000000000000000000000000000]
trunc_ln111                (trunc                 ) [ 0000000000000000000000000000000000000000]
p_shl                      (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
add_ln111                  (add                   ) [ 0000000000000000001110000000000000000000]
trunc_ln105                (trunc                 ) [ 0000000000000000000000000000000000000000]
zext_ln105                 (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_1                (add                   ) [ 0000000000000000000000000000000000000000]
shl_ln3                    (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_1               (zext                  ) [ 0000000000000000000000000000000000000000]
shl_ln108_1                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_2               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln108                  (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln108                 (sext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_2                (add                   ) [ 0000000000000000000000000000000000000000]
trunc_ln2                  (partselect            ) [ 0000000000000000001110000000000000000000]
or_ln108                   (or                    ) [ 0000000000000000001111111100000000000000]
zext_ln108_3               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_3                (add                   ) [ 0000000000000000000000000000000000000000]
shl_ln108_2                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_4               (zext                  ) [ 0000000000000000000000000000000000000000]
shl_ln108_3                (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
zext_ln108_5               (zext                  ) [ 0000000000000000000000000000000000000000]
sub_ln108_1                (sub                   ) [ 0000000000000000000000000000000000000000]
sext_ln108_1               (sext                  ) [ 0000000000000000000000000000000000000000]
add_ln108_4                (add                   ) [ 0000000000000000001111111100000000000000]
call_ln111                 (call                  ) [ 0000000000000000000000000000000000000000]
sext_ln118                 (sext                  ) [ 0000000000000000000000000000000000000000]
i3_addr                    (getelementptr         ) [ 0011111111111111110111111111111111111111]
empty_229                  (writereq              ) [ 0000000000000000000000000000000000000000]
call_ln118                 (call                  ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln105    (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln105         (specloopname          ) [ 0000000000000000000000000000000000000000]
empty_230                  (writeresp             ) [ 0000000000000000000000000000000000000000]
zext_ln111_3               (zext                  ) [ 0000000000000000000000000000000000000000]
add_ln111_3                (add                   ) [ 0000000000000000000000000000000000000000]
sext_ln111_1               (sext                  ) [ 0000000000000000000000000000000000000000]
trunc_ln111_1              (trunc                 ) [ 0000000000000000000000000000000000000000]
p_shl2                     (bitconcatenate        ) [ 0000000000000000000000000000000000000000]
add_ln111_4                (add                   ) [ 0000000000000000000000000011100000000000]
icmp_ln105_1               (icmp                  ) [ 0011111111111111111111111111111111111111]
br_ln105                   (br                    ) [ 0000000000000000000000000000000000000000]
trunc_ln118_1              (partselect            ) [ 0000000000000000000000000011100000000000]
add_ln105                  (add                   ) [ 0011111111111111110000000011111111111111]
br_ln104                   (br                    ) [ 0011111111111111111111111111111111111111]
call_ln111                 (call                  ) [ 0000000000000000000000000000000000000000]
sext_ln118_1               (sext                  ) [ 0000000000000000000000000000000000000000]
i3_addr_1                  (getelementptr         ) [ 0000000000000000000000000001111111000000]
empty_231                  (writereq              ) [ 0000000000000000000000000000000000000000]
call_ln118                 (call                  ) [ 0000000000000000000000000000000000000000]
empty_232                  (writeresp             ) [ 0000000000000000000000000000000000000000]
br_ln105                   (br                    ) [ 0011111111111111111111111111111111111111]
o_1                        (phi                   ) [ 0000000000000000000000000000000000100000]
phi_mul4933                (phi                   ) [ 0000000000000000000000000000000000111110]
add_ln58_15                (add                   ) [ 0011111111111111111111111111111111111111]
icmp_ln58                  (icmp                  ) [ 0011111111111111111111111111111111111111]
add_ln58                   (add                   ) [ 0011111111111111111111111111111111111111]
br_ln58                    (br                    ) [ 0000000000000000000000000000000000000000]
add_ln33                   (add                   ) [ 0011111111111111111111111111111111111111]
br_ln33                    (br                    ) [ 0011111111111111111111111111111111111111]
call_ln58                  (call                  ) [ 0000000000000000000000000000000000000000]
add_ln63                   (add                   ) [ 0000000000000000000000000000000000000100]
call_ln63                  (call                  ) [ 0000000000000000000000000000000000000000]
add_ln63_1                 (add                   ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln58     (speclooptripcount     ) [ 0000000000000000000000000000000000000000]
specloopname_ln58          (specloopname          ) [ 0000000000000000000000000000000000000000]
call_ln63                  (call                  ) [ 0000000000000000000000000000000000000000]
br_ln58                    (br                    ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="weight_buffer">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i20"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="260" class="1004" name="h_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="output_ftmap_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv2_weights_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_ftmap_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_readreq_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2"/>
<pin id="285" dir="0" index="2" bw="13" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_writeresp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_229/18 empty_230/21 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_writeresp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_231/26 empty_232/29 "/>
</bind>
</comp>

<comp id="305" class="1004" name="conv2_biases_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/15 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/15 "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvar_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="329" class="1005" name="out_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="out_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="bout_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="bout_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout/15 "/>
</bind>
</comp>

<comp id="353" class="1005" name="bh_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="bh_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/17 "/>
</bind>
</comp>

<comp id="365" class="1005" name="o_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="o_1_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/34 "/>
</bind>
</comp>

<comp id="376" class="1005" name="phi_mul4933_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4933 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="phi_mul4933_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4933/34 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_input_buffer_c2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="64" slack="1"/>
<pin id="392" dir="0" index="3" bw="8" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="0" index="5" bw="32" slack="0"/>
<pin id="395" dir="0" index="6" bw="32" slack="0"/>
<pin id="396" dir="0" index="7" bw="32" slack="0"/>
<pin id="397" dir="0" index="8" bw="32" slack="0"/>
<pin id="398" dir="0" index="9" bw="32" slack="0"/>
<pin id="399" dir="0" index="10" bw="32" slack="0"/>
<pin id="400" dir="0" index="11" bw="32" slack="0"/>
<pin id="401" dir="0" index="12" bw="32" slack="0"/>
<pin id="402" dir="0" index="13" bw="32" slack="0"/>
<pin id="403" dir="0" index="14" bw="32" slack="0"/>
<pin id="404" dir="0" index="15" bw="32" slack="0"/>
<pin id="405" dir="0" index="16" bw="32" slack="0"/>
<pin id="406" dir="0" index="17" bw="32" slack="0"/>
<pin id="407" dir="0" index="18" bw="32" slack="0"/>
<pin id="408" dir="0" index="19" bw="32" slack="0"/>
<pin id="409" dir="0" index="20" bw="32" slack="0"/>
<pin id="410" dir="0" index="21" bw="32" slack="0"/>
<pin id="411" dir="0" index="22" bw="32" slack="0"/>
<pin id="412" dir="0" index="23" bw="32" slack="0"/>
<pin id="413" dir="0" index="24" bw="32" slack="0"/>
<pin id="414" dir="0" index="25" bw="32" slack="0"/>
<pin id="415" dir="0" index="26" bw="32" slack="0"/>
<pin id="416" dir="0" index="27" bw="32" slack="0"/>
<pin id="417" dir="0" index="28" bw="32" slack="0"/>
<pin id="418" dir="0" index="29" bw="32" slack="0"/>
<pin id="419" dir="0" index="30" bw="32" slack="0"/>
<pin id="420" dir="0" index="31" bw="32" slack="0"/>
<pin id="421" dir="0" index="32" bw="32" slack="0"/>
<pin id="422" dir="0" index="33" bw="32" slack="0"/>
<pin id="423" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="62" slack="10"/>
<pin id="460" dir="0" index="3" bw="32" slack="0"/>
<pin id="461" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="0" index="3" bw="32" slack="0"/>
<pin id="470" dir="0" index="4" bw="32" slack="0"/>
<pin id="471" dir="0" index="5" bw="32" slack="0"/>
<pin id="472" dir="0" index="6" bw="32" slack="0"/>
<pin id="473" dir="0" index="7" bw="32" slack="0"/>
<pin id="474" dir="0" index="8" bw="32" slack="0"/>
<pin id="475" dir="0" index="9" bw="32" slack="0"/>
<pin id="476" dir="0" index="10" bw="32" slack="0"/>
<pin id="477" dir="0" index="11" bw="32" slack="0"/>
<pin id="478" dir="0" index="12" bw="32" slack="0"/>
<pin id="479" dir="0" index="13" bw="32" slack="0"/>
<pin id="480" dir="0" index="14" bw="32" slack="0"/>
<pin id="481" dir="0" index="15" bw="32" slack="0"/>
<pin id="482" dir="0" index="16" bw="32" slack="0"/>
<pin id="483" dir="0" index="17" bw="32" slack="0"/>
<pin id="484" dir="0" index="18" bw="32" slack="0"/>
<pin id="485" dir="0" index="19" bw="32" slack="0"/>
<pin id="486" dir="0" index="20" bw="32" slack="0"/>
<pin id="487" dir="0" index="21" bw="32" slack="0"/>
<pin id="488" dir="0" index="22" bw="32" slack="0"/>
<pin id="489" dir="0" index="23" bw="32" slack="0"/>
<pin id="490" dir="0" index="24" bw="32" slack="0"/>
<pin id="491" dir="0" index="25" bw="32" slack="0"/>
<pin id="492" dir="0" index="26" bw="32" slack="0"/>
<pin id="493" dir="0" index="27" bw="32" slack="0"/>
<pin id="494" dir="0" index="28" bw="32" slack="0"/>
<pin id="495" dir="0" index="29" bw="32" slack="0"/>
<pin id="496" dir="0" index="30" bw="32" slack="0"/>
<pin id="497" dir="0" index="31" bw="32" slack="0"/>
<pin id="498" dir="0" index="32" bw="32" slack="0"/>
<pin id="499" dir="0" index="33" bw="32" slack="0"/>
<pin id="500" dir="0" index="34" bw="32" slack="0"/>
<pin id="501" dir="0" index="35" bw="32" slack="0"/>
<pin id="502" dir="0" index="36" bw="32" slack="0"/>
<pin id="503" dir="0" index="37" bw="32" slack="0"/>
<pin id="504" dir="0" index="38" bw="32" slack="0"/>
<pin id="505" dir="0" index="39" bw="32" slack="0"/>
<pin id="506" dir="0" index="40" bw="32" slack="0"/>
<pin id="507" dir="0" index="41" bw="32" slack="0"/>
<pin id="508" dir="0" index="42" bw="32" slack="0"/>
<pin id="509" dir="0" index="43" bw="32" slack="0"/>
<pin id="510" dir="0" index="44" bw="32" slack="0"/>
<pin id="511" dir="0" index="45" bw="32" slack="0"/>
<pin id="512" dir="0" index="46" bw="32" slack="0"/>
<pin id="513" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_conv2_Pipeline_RELU_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="0" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="30" slack="1"/>
<pin id="565" dir="0" index="3" bw="30" slack="1"/>
<pin id="566" dir="0" index="4" bw="32" slack="0"/>
<pin id="567" dir="0" index="5" bw="32" slack="0"/>
<pin id="568" dir="0" index="6" bw="32" slack="0"/>
<pin id="569" dir="0" index="7" bw="32" slack="0"/>
<pin id="570" dir="0" index="8" bw="32" slack="0"/>
<pin id="571" dir="0" index="9" bw="32" slack="0"/>
<pin id="572" dir="0" index="10" bw="32" slack="0"/>
<pin id="573" dir="0" index="11" bw="32" slack="0"/>
<pin id="574" dir="0" index="12" bw="32" slack="0"/>
<pin id="575" dir="0" index="13" bw="32" slack="0"/>
<pin id="576" dir="0" index="14" bw="32" slack="0"/>
<pin id="577" dir="0" index="15" bw="32" slack="0"/>
<pin id="578" dir="0" index="16" bw="32" slack="0"/>
<pin id="579" dir="0" index="17" bw="32" slack="0"/>
<pin id="580" dir="0" index="18" bw="32" slack="0"/>
<pin id="581" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/17 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_conv2_Pipeline_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="62" slack="2"/>
<pin id="602" dir="0" index="3" bw="8" slack="2"/>
<pin id="603" dir="0" index="4" bw="32" slack="0"/>
<pin id="604" dir="0" index="5" bw="32" slack="0"/>
<pin id="605" dir="0" index="6" bw="32" slack="0"/>
<pin id="606" dir="0" index="7" bw="32" slack="0"/>
<pin id="607" dir="0" index="8" bw="32" slack="0"/>
<pin id="608" dir="0" index="9" bw="32" slack="0"/>
<pin id="609" dir="0" index="10" bw="32" slack="0"/>
<pin id="610" dir="0" index="11" bw="32" slack="0"/>
<pin id="611" dir="0" index="12" bw="32" slack="0"/>
<pin id="612" dir="0" index="13" bw="32" slack="0"/>
<pin id="613" dir="0" index="14" bw="32" slack="0"/>
<pin id="614" dir="0" index="15" bw="32" slack="0"/>
<pin id="615" dir="0" index="16" bw="32" slack="0"/>
<pin id="616" dir="0" index="17" bw="32" slack="0"/>
<pin id="617" dir="0" index="18" bw="32" slack="0"/>
<pin id="618" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/19 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_conv2_Pipeline_RELU4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="0" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="0" index="2" bw="30" slack="9"/>
<pin id="640" dir="0" index="3" bw="30" slack="9"/>
<pin id="641" dir="0" index="4" bw="32" slack="0"/>
<pin id="642" dir="0" index="5" bw="32" slack="0"/>
<pin id="643" dir="0" index="6" bw="32" slack="0"/>
<pin id="644" dir="0" index="7" bw="32" slack="0"/>
<pin id="645" dir="0" index="8" bw="32" slack="0"/>
<pin id="646" dir="0" index="9" bw="32" slack="0"/>
<pin id="647" dir="0" index="10" bw="32" slack="0"/>
<pin id="648" dir="0" index="11" bw="32" slack="0"/>
<pin id="649" dir="0" index="12" bw="32" slack="0"/>
<pin id="650" dir="0" index="13" bw="32" slack="0"/>
<pin id="651" dir="0" index="14" bw="32" slack="0"/>
<pin id="652" dir="0" index="15" bw="32" slack="0"/>
<pin id="653" dir="0" index="16" bw="32" slack="0"/>
<pin id="654" dir="0" index="17" bw="32" slack="0"/>
<pin id="655" dir="0" index="18" bw="32" slack="0"/>
<pin id="656" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/25 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_conv2_Pipeline_6_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="0" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="62" slack="2"/>
<pin id="677" dir="0" index="3" bw="8" slack="2"/>
<pin id="678" dir="0" index="4" bw="32" slack="0"/>
<pin id="679" dir="0" index="5" bw="32" slack="0"/>
<pin id="680" dir="0" index="6" bw="32" slack="0"/>
<pin id="681" dir="0" index="7" bw="32" slack="0"/>
<pin id="682" dir="0" index="8" bw="32" slack="0"/>
<pin id="683" dir="0" index="9" bw="32" slack="0"/>
<pin id="684" dir="0" index="10" bw="32" slack="0"/>
<pin id="685" dir="0" index="11" bw="32" slack="0"/>
<pin id="686" dir="0" index="12" bw="32" slack="0"/>
<pin id="687" dir="0" index="13" bw="32" slack="0"/>
<pin id="688" dir="0" index="14" bw="32" slack="0"/>
<pin id="689" dir="0" index="15" bw="32" slack="0"/>
<pin id="690" dir="0" index="16" bw="32" slack="0"/>
<pin id="691" dir="0" index="17" bw="32" slack="0"/>
<pin id="692" dir="0" index="18" bw="32" slack="0"/>
<pin id="693" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/27 "/>
</bind>
</comp>

<comp id="711" class="1004" name="grp_conv2_Pipeline_BW_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="0" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="32" slack="0"/>
<pin id="715" dir="0" index="3" bw="32" slack="0"/>
<pin id="716" dir="0" index="4" bw="32" slack="0"/>
<pin id="717" dir="0" index="5" bw="32" slack="0"/>
<pin id="718" dir="0" index="6" bw="32" slack="0"/>
<pin id="719" dir="0" index="7" bw="32" slack="0"/>
<pin id="720" dir="0" index="8" bw="32" slack="0"/>
<pin id="721" dir="0" index="9" bw="32" slack="0"/>
<pin id="722" dir="0" index="10" bw="32" slack="0"/>
<pin id="723" dir="0" index="11" bw="32" slack="0"/>
<pin id="724" dir="0" index="12" bw="32" slack="0"/>
<pin id="725" dir="0" index="13" bw="32" slack="0"/>
<pin id="726" dir="0" index="14" bw="32" slack="0"/>
<pin id="727" dir="0" index="15" bw="32" slack="0"/>
<pin id="728" dir="0" index="16" bw="32" slack="0"/>
<pin id="729" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/34 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_conv2_Pipeline_BW5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="0" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="0" index="2" bw="32" slack="0"/>
<pin id="751" dir="0" index="3" bw="32" slack="0"/>
<pin id="752" dir="0" index="4" bw="32" slack="0"/>
<pin id="753" dir="0" index="5" bw="32" slack="0"/>
<pin id="754" dir="0" index="6" bw="32" slack="0"/>
<pin id="755" dir="0" index="7" bw="32" slack="0"/>
<pin id="756" dir="0" index="8" bw="32" slack="0"/>
<pin id="757" dir="0" index="9" bw="32" slack="0"/>
<pin id="758" dir="0" index="10" bw="32" slack="0"/>
<pin id="759" dir="0" index="11" bw="32" slack="0"/>
<pin id="760" dir="0" index="12" bw="32" slack="0"/>
<pin id="761" dir="0" index="13" bw="32" slack="0"/>
<pin id="762" dir="0" index="14" bw="32" slack="0"/>
<pin id="763" dir="0" index="15" bw="32" slack="0"/>
<pin id="764" dir="0" index="16" bw="32" slack="0"/>
<pin id="765" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/36 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_conv2_Pipeline_BW6_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="0" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="0" index="3" bw="32" slack="0"/>
<pin id="787" dir="0" index="4" bw="32" slack="0"/>
<pin id="788" dir="0" index="5" bw="32" slack="0"/>
<pin id="789" dir="0" index="6" bw="32" slack="0"/>
<pin id="790" dir="0" index="7" bw="32" slack="0"/>
<pin id="791" dir="0" index="8" bw="32" slack="0"/>
<pin id="792" dir="0" index="9" bw="32" slack="0"/>
<pin id="793" dir="0" index="10" bw="32" slack="0"/>
<pin id="794" dir="0" index="11" bw="32" slack="0"/>
<pin id="795" dir="0" index="12" bw="32" slack="0"/>
<pin id="796" dir="0" index="13" bw="32" slack="0"/>
<pin id="797" dir="0" index="14" bw="32" slack="0"/>
<pin id="798" dir="0" index="15" bw="32" slack="0"/>
<pin id="799" dir="0" index="16" bw="32" slack="0"/>
<pin id="800" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/38 "/>
</bind>
</comp>

<comp id="817" class="1004" name="trunc_ln_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="62" slack="0"/>
<pin id="819" dir="0" index="1" bw="64" slack="0"/>
<pin id="820" dir="0" index="2" bw="3" slack="0"/>
<pin id="821" dir="0" index="3" bw="7" slack="0"/>
<pin id="822" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln33_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="62" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="w2_addr_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="62" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="store_ln29_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="h_3_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln29_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln101_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="854" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln33_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="0" index="1" bw="4" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln33_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln29_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="869" dir="0" index="1" bw="3" slack="0"/>
<pin id="870" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/11 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln29_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="10"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln100_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="3"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln104_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="0" index="1" bw="3" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln104_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln104_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="0"/>
<pin id="895" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/15 "/>
</bind>
</comp>

<comp id="897" class="1004" name="empty_228_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="0"/>
<pin id="899" dir="0" index="1" bw="5" slack="1"/>
<pin id="900" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_228/15 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_cast12_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast12/15 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="0"/>
<pin id="909" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/15 "/>
</bind>
</comp>

<comp id="911" class="1004" name="mul_ln108_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="5" slack="0"/>
<pin id="913" dir="0" index="1" bw="19" slack="0"/>
<pin id="914" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln108_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="23" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln108_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="23" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="14"/>
<pin id="924" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/15 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln111_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="1"/>
<pin id="928" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/16 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_s_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="0" index="1" bw="3" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln111_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="5" slack="0"/>
<pin id="940" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/16 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sub_ln111_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="0"/>
<pin id="944" dir="0" index="1" bw="3" slack="0"/>
<pin id="945" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/16 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln104_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="0"/>
<pin id="950" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/16 "/>
</bind>
</comp>

<comp id="952" class="1004" name="shl_ln_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="30" slack="0"/>
<pin id="954" dir="0" index="1" bw="10" slack="0"/>
<pin id="955" dir="0" index="2" bw="1" slack="0"/>
<pin id="956" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln105_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="0"/>
<pin id="962" dir="0" index="1" bw="3" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/17 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln111_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln111_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="1"/>
<pin id="972" dir="0" index="1" bw="3" slack="0"/>
<pin id="973" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/17 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln111_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="7" slack="0"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/17 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln111_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="0"/>
<pin id="981" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/17 "/>
</bind>
</comp>

<comp id="983" class="1004" name="p_shl_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="0" index="1" bw="4" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/17 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln111_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="0"/>
<pin id="993" dir="0" index="1" bw="7" slack="0"/>
<pin id="994" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/17 "/>
</bind>
</comp>

<comp id="998" class="1004" name="trunc_ln105_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="0"/>
<pin id="1000" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/17 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="zext_ln105_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="0"/>
<pin id="1004" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/17 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln108_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="3" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="7"/>
<pin id="1009" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/17 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="shl_ln3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="19" slack="0"/>
<pin id="1013" dir="0" index="1" bw="9" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/17 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln108_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="19" slack="0"/>
<pin id="1021" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_1/17 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="shl_ln108_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="0"/>
<pin id="1025" dir="0" index="1" bw="9" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_1/17 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln108_2_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="0"/>
<pin id="1033" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_2/17 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sub_ln108_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="19" slack="0"/>
<pin id="1037" dir="0" index="1" bw="11" slack="0"/>
<pin id="1038" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108/17 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sext_ln108_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="20" slack="0"/>
<pin id="1043" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/17 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="add_ln108_2_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="20" slack="0"/>
<pin id="1047" dir="0" index="1" bw="64" slack="2"/>
<pin id="1048" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/17 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="trunc_ln2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="62" slack="0"/>
<pin id="1052" dir="0" index="1" bw="64" slack="0"/>
<pin id="1053" dir="0" index="2" bw="3" slack="0"/>
<pin id="1054" dir="0" index="3" bw="7" slack="0"/>
<pin id="1055" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/17 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="or_ln108_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="2" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/17 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln108_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="2" slack="0"/>
<pin id="1068" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_3/17 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="add_ln108_3_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="2" slack="0"/>
<pin id="1072" dir="0" index="1" bw="8" slack="7"/>
<pin id="1073" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_3/17 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="shl_ln108_2_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="19" slack="0"/>
<pin id="1077" dir="0" index="1" bw="9" slack="0"/>
<pin id="1078" dir="0" index="2" bw="1" slack="0"/>
<pin id="1079" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_2/17 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="zext_ln108_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="19" slack="0"/>
<pin id="1085" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_4/17 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="shl_ln108_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="11" slack="0"/>
<pin id="1089" dir="0" index="1" bw="9" slack="0"/>
<pin id="1090" dir="0" index="2" bw="1" slack="0"/>
<pin id="1091" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_3/17 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln108_5_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="0"/>
<pin id="1097" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_5/17 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sub_ln108_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="19" slack="0"/>
<pin id="1101" dir="0" index="1" bw="11" slack="0"/>
<pin id="1102" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln108_1/17 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln108_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="20" slack="0"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/17 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="add_ln108_4_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="20" slack="0"/>
<pin id="1111" dir="0" index="1" bw="64" slack="2"/>
<pin id="1112" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_4/17 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln118_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="62" slack="1"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/18 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="i3_addr_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="0" index="1" bw="62" slack="0"/>
<pin id="1120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/18 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln111_3_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="2" slack="8"/>
<pin id="1126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/25 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="add_ln111_3_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="6" slack="9"/>
<pin id="1129" dir="0" index="1" bw="2" slack="0"/>
<pin id="1130" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_3/25 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="sext_ln111_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="7" slack="0"/>
<pin id="1134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/25 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="trunc_ln111_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="7" slack="0"/>
<pin id="1138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111_1/25 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="p_shl2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="0"/>
<pin id="1142" dir="0" index="1" bw="4" slack="0"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/25 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="add_ln111_4_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="0"/>
<pin id="1150" dir="0" index="1" bw="7" slack="0"/>
<pin id="1151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_4/25 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="icmp_ln105_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="2" slack="8"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/25 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="trunc_ln118_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="62" slack="0"/>
<pin id="1162" dir="0" index="1" bw="64" slack="8"/>
<pin id="1163" dir="0" index="2" bw="3" slack="0"/>
<pin id="1164" dir="0" index="3" bw="7" slack="0"/>
<pin id="1165" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln118_1/25 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln105_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="3" slack="8"/>
<pin id="1171" dir="0" index="1" bw="3" slack="0"/>
<pin id="1172" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/25 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sext_ln118_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="62" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1/26 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="i3_addr_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="0" index="1" bw="62" slack="0"/>
<pin id="1181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/26 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln58_15_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="0"/>
<pin id="1187" dir="0" index="1" bw="7" slack="0"/>
<pin id="1188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_15/34 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="icmp_ln58_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="3" slack="0"/>
<pin id="1193" dir="0" index="1" bw="3" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/34 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln58_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="3" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/34 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="add_ln33_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="6" slack="5"/>
<pin id="1205" dir="0" index="1" bw="4" slack="0"/>
<pin id="1206" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/34 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="add_ln63_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="2"/>
<pin id="1211" dir="0" index="1" bw="6" slack="0"/>
<pin id="1212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/36 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="add_ln63_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="4"/>
<pin id="1218" dir="0" index="1" bw="7" slack="0"/>
<pin id="1219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/38 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="h_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1230" class="1005" name="output_ftmap_read_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="64" slack="14"/>
<pin id="1232" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1235" class="1005" name="input_ftmap_read_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="64" slack="1"/>
<pin id="1237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1240" class="1005" name="trunc_ln_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="62" slack="10"/>
<pin id="1242" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1245" class="1005" name="w2_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1256" class="1005" name="zext_ln101_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="9" slack="7"/>
<pin id="1258" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="add_ln33_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="0"/>
<pin id="1267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="trunc_ln100_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="5" slack="1"/>
<pin id="1272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="add_ln104_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="3" slack="0"/>
<pin id="1280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="conv2_biases_addr_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="5" slack="1"/>
<pin id="1285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="add_ln108_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="64" slack="2"/>
<pin id="1290" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="sext_ln104_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="7" slack="1"/>
<pin id="1296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="shl_ln_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="30" slack="1"/>
<pin id="1302" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1308" class="1005" name="icmp_ln105_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="8"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln111_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="1"/>
<pin id="1314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="trunc_ln2_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="62" slack="1"/>
<pin id="1320" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="or_ln108_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="2" slack="8"/>
<pin id="1326" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="or_ln108 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="add_ln108_4_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="64" slack="8"/>
<pin id="1332" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln108_4 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="i3_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="3"/>
<pin id="1337" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="add_ln111_4_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="1"/>
<pin id="1342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln111_4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln118_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="62" slack="1"/>
<pin id="1351" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln118_1 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="add_ln105_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="3" slack="1"/>
<pin id="1357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="i3_addr_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="3"/>
<pin id="1362" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln58_15_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="0"/>
<pin id="1367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58_15 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="add_ln58_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="3" slack="0"/>
<pin id="1375" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="add_ln33_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="1"/>
<pin id="1380" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="add_ln63_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="1"/>
<pin id="1385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="add_ln63_1_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="1"/>
<pin id="1390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="263"><net_src comp="106" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="144" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="144" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="144" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="158" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="160" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="224" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="226" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="230" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="224" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="226" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="230" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="8" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="194" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="170" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="172" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="188" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="188" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="188" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="152" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="424"><net_src comp="156" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="425"><net_src comp="0" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="388" pin=5"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="388" pin=6"/></net>

<net id="429"><net_src comp="20" pin="0"/><net_sink comp="388" pin=7"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="388" pin=8"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="388" pin=9"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="388" pin=10"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="388" pin=11"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="388" pin=12"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="388" pin=13"/></net>

<net id="436"><net_src comp="34" pin="0"/><net_sink comp="388" pin=14"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="388" pin=15"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="388" pin=16"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="388" pin=17"/></net>

<net id="440"><net_src comp="42" pin="0"/><net_sink comp="388" pin=18"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="388" pin=19"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="388" pin=20"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="388" pin=21"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="388" pin=22"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="388" pin=23"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="388" pin=24"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="388" pin=25"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="388" pin=26"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="388" pin=27"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="388" pin=28"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="388" pin=29"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="388" pin=30"/></net>

<net id="453"><net_src comp="68" pin="0"/><net_sink comp="388" pin=31"/></net>

<net id="454"><net_src comp="70" pin="0"/><net_sink comp="388" pin=32"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="388" pin=33"/></net>

<net id="462"><net_src comp="178" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="4" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="514"><net_src comp="182" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="518"><net_src comp="16" pin="0"/><net_sink comp="465" pin=4"/></net>

<net id="519"><net_src comp="18" pin="0"/><net_sink comp="465" pin=5"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="465" pin=6"/></net>

<net id="521"><net_src comp="22" pin="0"/><net_sink comp="465" pin=7"/></net>

<net id="522"><net_src comp="24" pin="0"/><net_sink comp="465" pin=8"/></net>

<net id="523"><net_src comp="26" pin="0"/><net_sink comp="465" pin=9"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="465" pin=10"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="465" pin=11"/></net>

<net id="526"><net_src comp="32" pin="0"/><net_sink comp="465" pin=12"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="465" pin=13"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="465" pin=14"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="465" pin=15"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="465" pin=16"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="465" pin=17"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="465" pin=18"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="465" pin=19"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="465" pin=20"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="465" pin=21"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="465" pin=22"/></net>

<net id="537"><net_src comp="54" pin="0"/><net_sink comp="465" pin=23"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="465" pin=24"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="465" pin=25"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="465" pin=26"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="465" pin=27"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="465" pin=28"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="465" pin=29"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="465" pin=30"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="465" pin=31"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="465" pin=32"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="465" pin=33"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="465" pin=34"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="465" pin=35"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="465" pin=36"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="465" pin=37"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="465" pin=38"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="465" pin=39"/></net>

<net id="554"><net_src comp="92" pin="0"/><net_sink comp="465" pin=40"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="465" pin=41"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="465" pin=42"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="465" pin=43"/></net>

<net id="558"><net_src comp="100" pin="0"/><net_sink comp="465" pin=44"/></net>

<net id="559"><net_src comp="102" pin="0"/><net_sink comp="465" pin=45"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="465" pin=46"/></net>

<net id="582"><net_src comp="214" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="561" pin=4"/></net>

<net id="584"><net_src comp="78" pin="0"/><net_sink comp="561" pin=5"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="561" pin=6"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="561" pin=7"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="561" pin=8"/></net>

<net id="588"><net_src comp="86" pin="0"/><net_sink comp="561" pin=9"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="561" pin=10"/></net>

<net id="590"><net_src comp="90" pin="0"/><net_sink comp="561" pin=11"/></net>

<net id="591"><net_src comp="92" pin="0"/><net_sink comp="561" pin=12"/></net>

<net id="592"><net_src comp="94" pin="0"/><net_sink comp="561" pin=13"/></net>

<net id="593"><net_src comp="96" pin="0"/><net_sink comp="561" pin=14"/></net>

<net id="594"><net_src comp="98" pin="0"/><net_sink comp="561" pin=15"/></net>

<net id="595"><net_src comp="100" pin="0"/><net_sink comp="561" pin=16"/></net>

<net id="596"><net_src comp="102" pin="0"/><net_sink comp="561" pin=17"/></net>

<net id="597"><net_src comp="104" pin="0"/><net_sink comp="561" pin=18"/></net>

<net id="619"><net_src comp="228" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="620"><net_src comp="10" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="621"><net_src comp="76" pin="0"/><net_sink comp="598" pin=4"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="598" pin=5"/></net>

<net id="623"><net_src comp="80" pin="0"/><net_sink comp="598" pin=6"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="598" pin=7"/></net>

<net id="625"><net_src comp="84" pin="0"/><net_sink comp="598" pin=8"/></net>

<net id="626"><net_src comp="86" pin="0"/><net_sink comp="598" pin=9"/></net>

<net id="627"><net_src comp="88" pin="0"/><net_sink comp="598" pin=10"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="598" pin=11"/></net>

<net id="629"><net_src comp="92" pin="0"/><net_sink comp="598" pin=12"/></net>

<net id="630"><net_src comp="94" pin="0"/><net_sink comp="598" pin=13"/></net>

<net id="631"><net_src comp="96" pin="0"/><net_sink comp="598" pin=14"/></net>

<net id="632"><net_src comp="98" pin="0"/><net_sink comp="598" pin=15"/></net>

<net id="633"><net_src comp="100" pin="0"/><net_sink comp="598" pin=16"/></net>

<net id="634"><net_src comp="102" pin="0"/><net_sink comp="598" pin=17"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="598" pin=18"/></net>

<net id="657"><net_src comp="238" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="658"><net_src comp="76" pin="0"/><net_sink comp="636" pin=4"/></net>

<net id="659"><net_src comp="78" pin="0"/><net_sink comp="636" pin=5"/></net>

<net id="660"><net_src comp="80" pin="0"/><net_sink comp="636" pin=6"/></net>

<net id="661"><net_src comp="82" pin="0"/><net_sink comp="636" pin=7"/></net>

<net id="662"><net_src comp="84" pin="0"/><net_sink comp="636" pin=8"/></net>

<net id="663"><net_src comp="86" pin="0"/><net_sink comp="636" pin=9"/></net>

<net id="664"><net_src comp="88" pin="0"/><net_sink comp="636" pin=10"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="636" pin=11"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="636" pin=12"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="636" pin=13"/></net>

<net id="668"><net_src comp="96" pin="0"/><net_sink comp="636" pin=14"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="636" pin=15"/></net>

<net id="670"><net_src comp="100" pin="0"/><net_sink comp="636" pin=16"/></net>

<net id="671"><net_src comp="102" pin="0"/><net_sink comp="636" pin=17"/></net>

<net id="672"><net_src comp="104" pin="0"/><net_sink comp="636" pin=18"/></net>

<net id="694"><net_src comp="242" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="695"><net_src comp="10" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="696"><net_src comp="76" pin="0"/><net_sink comp="673" pin=4"/></net>

<net id="697"><net_src comp="78" pin="0"/><net_sink comp="673" pin=5"/></net>

<net id="698"><net_src comp="80" pin="0"/><net_sink comp="673" pin=6"/></net>

<net id="699"><net_src comp="82" pin="0"/><net_sink comp="673" pin=7"/></net>

<net id="700"><net_src comp="84" pin="0"/><net_sink comp="673" pin=8"/></net>

<net id="701"><net_src comp="86" pin="0"/><net_sink comp="673" pin=9"/></net>

<net id="702"><net_src comp="88" pin="0"/><net_sink comp="673" pin=10"/></net>

<net id="703"><net_src comp="90" pin="0"/><net_sink comp="673" pin=11"/></net>

<net id="704"><net_src comp="92" pin="0"/><net_sink comp="673" pin=12"/></net>

<net id="705"><net_src comp="94" pin="0"/><net_sink comp="673" pin=13"/></net>

<net id="706"><net_src comp="96" pin="0"/><net_sink comp="673" pin=14"/></net>

<net id="707"><net_src comp="98" pin="0"/><net_sink comp="673" pin=15"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="673" pin=16"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="673" pin=17"/></net>

<net id="710"><net_src comp="104" pin="0"/><net_sink comp="673" pin=18"/></net>

<net id="730"><net_src comp="246" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="731"><net_src comp="380" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="732"><net_src comp="76" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="733"><net_src comp="78" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="734"><net_src comp="80" pin="0"/><net_sink comp="711" pin=4"/></net>

<net id="735"><net_src comp="82" pin="0"/><net_sink comp="711" pin=5"/></net>

<net id="736"><net_src comp="84" pin="0"/><net_sink comp="711" pin=6"/></net>

<net id="737"><net_src comp="86" pin="0"/><net_sink comp="711" pin=7"/></net>

<net id="738"><net_src comp="88" pin="0"/><net_sink comp="711" pin=8"/></net>

<net id="739"><net_src comp="90" pin="0"/><net_sink comp="711" pin=9"/></net>

<net id="740"><net_src comp="92" pin="0"/><net_sink comp="711" pin=10"/></net>

<net id="741"><net_src comp="94" pin="0"/><net_sink comp="711" pin=11"/></net>

<net id="742"><net_src comp="96" pin="0"/><net_sink comp="711" pin=12"/></net>

<net id="743"><net_src comp="98" pin="0"/><net_sink comp="711" pin=13"/></net>

<net id="744"><net_src comp="100" pin="0"/><net_sink comp="711" pin=14"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="711" pin=15"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="711" pin=16"/></net>

<net id="766"><net_src comp="252" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="767"><net_src comp="76" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="768"><net_src comp="78" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="769"><net_src comp="80" pin="0"/><net_sink comp="747" pin=4"/></net>

<net id="770"><net_src comp="82" pin="0"/><net_sink comp="747" pin=5"/></net>

<net id="771"><net_src comp="84" pin="0"/><net_sink comp="747" pin=6"/></net>

<net id="772"><net_src comp="86" pin="0"/><net_sink comp="747" pin=7"/></net>

<net id="773"><net_src comp="88" pin="0"/><net_sink comp="747" pin=8"/></net>

<net id="774"><net_src comp="90" pin="0"/><net_sink comp="747" pin=9"/></net>

<net id="775"><net_src comp="92" pin="0"/><net_sink comp="747" pin=10"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="747" pin=11"/></net>

<net id="777"><net_src comp="96" pin="0"/><net_sink comp="747" pin=12"/></net>

<net id="778"><net_src comp="98" pin="0"/><net_sink comp="747" pin=13"/></net>

<net id="779"><net_src comp="100" pin="0"/><net_sink comp="747" pin=14"/></net>

<net id="780"><net_src comp="102" pin="0"/><net_sink comp="747" pin=15"/></net>

<net id="781"><net_src comp="104" pin="0"/><net_sink comp="747" pin=16"/></net>

<net id="801"><net_src comp="256" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="802"><net_src comp="76" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="803"><net_src comp="78" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="804"><net_src comp="80" pin="0"/><net_sink comp="782" pin=4"/></net>

<net id="805"><net_src comp="82" pin="0"/><net_sink comp="782" pin=5"/></net>

<net id="806"><net_src comp="84" pin="0"/><net_sink comp="782" pin=6"/></net>

<net id="807"><net_src comp="86" pin="0"/><net_sink comp="782" pin=7"/></net>

<net id="808"><net_src comp="88" pin="0"/><net_sink comp="782" pin=8"/></net>

<net id="809"><net_src comp="90" pin="0"/><net_sink comp="782" pin=9"/></net>

<net id="810"><net_src comp="92" pin="0"/><net_sink comp="782" pin=10"/></net>

<net id="811"><net_src comp="94" pin="0"/><net_sink comp="782" pin=11"/></net>

<net id="812"><net_src comp="96" pin="0"/><net_sink comp="782" pin=12"/></net>

<net id="813"><net_src comp="98" pin="0"/><net_sink comp="782" pin=13"/></net>

<net id="814"><net_src comp="100" pin="0"/><net_sink comp="782" pin=14"/></net>

<net id="815"><net_src comp="102" pin="0"/><net_sink comp="782" pin=15"/></net>

<net id="816"><net_src comp="104" pin="0"/><net_sink comp="782" pin=16"/></net>

<net id="823"><net_src comp="146" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="270" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="148" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="150" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="830"><net_src comp="817" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="4" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="152" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="842" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="154" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="859"><net_src comp="322" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="174" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="322" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="176" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="180" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="329" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="345" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="190" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="345" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="192" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="345" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="897" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="910"><net_src comp="897" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="196" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="341" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="198" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="341" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="200" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="930" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="926" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="206" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="312" pin="3"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="208" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="964"><net_src comp="357" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="210" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="357" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="970" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="212" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="170" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="995"><net_src comp="983" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="975" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="991" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="1001"><net_src comp="357" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="357" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="216" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="218" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="220" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="1006" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="200" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1019" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1056"><net_src comp="146" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1058"><net_src comp="148" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1059"><net_src comp="150" pin="0"/><net_sink comp="1050" pin=3"/></net>

<net id="1064"><net_src comp="998" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="222" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1080"><net_src comp="216" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="1070" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="218" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1086"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1092"><net_src comp="220" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1070" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="200" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1098"><net_src comp="1087" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1083" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1121"><net_src comp="10" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1123"><net_src comp="1117" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="1127" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="1127" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1145"><net_src comp="212" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="1136" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1147"><net_src comp="170" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1140" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1132" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="1159"><net_src comp="236" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="146" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="148" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1168"><net_src comp="150" pin="0"/><net_sink comp="1160" pin=3"/></net>

<net id="1173"><net_src comp="353" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="240" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1182"><net_src comp="10" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="1189"><net_src comp="380" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="244" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="369" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="190" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="369" pin="4"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="192" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="329" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="248" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="376" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="250" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1215"><net_src comp="1209" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="1220"><net_src comp="376" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="254" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="1216" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="1226"><net_src comp="260" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1229"><net_src comp="1223" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1233"><net_src comp="264" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1238"><net_src comp="276" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1243"><net_src comp="817" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1248"><net_src comp="831" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1259"><net_src comp="852" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1268"><net_src comp="861" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1273"><net_src comp="877" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1281"><net_src comp="887" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1286"><net_src comp="305" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1291"><net_src comp="921" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1297"><net_src comp="948" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1303"><net_src comp="952" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="561" pin=3"/></net>

<net id="1306"><net_src comp="1300" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1307"><net_src comp="1300" pin="1"/><net_sink comp="636" pin=3"/></net>

<net id="1311"><net_src comp="960" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="991" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="598" pin=3"/></net>

<net id="1321"><net_src comp="1050" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1327"><net_src comp="1060" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1333"><net_src comp="1109" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1338"><net_src comp="1117" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1343"><net_src comp="1148" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="673" pin=3"/></net>

<net id="1352"><net_src comp="1160" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="1358"><net_src comp="1169" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1363"><net_src comp="1178" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1368"><net_src comp="1185" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1376"><net_src comp="1197" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1381"><net_src comp="1203" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1386"><net_src comp="1209" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1391"><net_src comp="1216" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="782" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {2 3 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {13 14 17 18 25 26 34 35 36 37 38 39 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {15 16 }
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {13 14 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {17 18 19 20 25 26 27 28 }
	Port: conv2 : p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {17 18 19 20 25 26 27 28 }
  - Chain level:
	State 1
		sext_ln33 : 1
		w2_addr : 2
		store_ln29 : 1
	State 2
		icmp_ln29 : 1
		br_ln29 : 2
		call_ln31 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln33 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		store_ln29 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		zext_ln104 : 1
		empty_228 : 2
		p_cast12 : 3
		p_cast : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		mul_ln108 : 4
		zext_ln108 : 5
		add_ln108 : 6
	State 16
		zext_ln111_1 : 1
		sub_ln111 : 2
		sext_ln104 : 3
		shl_ln : 1
	State 17
		icmp_ln105 : 1
		br_ln105 : 2
		zext_ln111_2 : 1
		add_ln111_2 : 2
		sext_ln111 : 3
		trunc_ln111 : 3
		p_shl : 4
		add_ln111 : 5
		trunc_ln105 : 1
		zext_ln105 : 1
		call_ln111 : 6
		add_ln108_1 : 2
		shl_ln3 : 3
		zext_ln108_1 : 4
		shl_ln108_1 : 3
		zext_ln108_2 : 4
		sub_ln108 : 5
		sext_ln108 : 6
		add_ln108_2 : 7
		trunc_ln2 : 8
		or_ln108 : 2
		zext_ln108_3 : 2
		add_ln108_3 : 3
		shl_ln108_2 : 4
		zext_ln108_4 : 5
		shl_ln108_3 : 4
		zext_ln108_5 : 5
		sub_ln108_1 : 6
		sext_ln108_1 : 7
		add_ln108_4 : 8
	State 18
		i3_addr : 1
		empty_229 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln111_3 : 1
		sext_ln111_1 : 2
		trunc_ln111_1 : 2
		p_shl2 : 3
		add_ln111_4 : 4
		br_ln105 : 1
		call_ln111 : 5
	State 26
		i3_addr_1 : 1
		empty_231 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		add_ln58_15 : 1
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		call_ln58 : 1
	State 35
	State 36
		call_ln63 : 1
	State 37
	State 38
		call_ln63 : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |      grp_load_input_buffer_c2_fu_388     |    1    |  24.261 |   2186  |   3012  |
|          | grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_456 |    0    |    0    |   102   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_465  |    17   |  75.83  |  10537  |  11174  |
|          |      grp_conv2_Pipeline_RELU_fu_561      |    0    |  6.405  |   224   |   415   |
|   call   |        grp_conv2_Pipeline_4_fu_598       |    0    |  6.405  |   282   |   307   |
|          |      grp_conv2_Pipeline_RELU4_fu_636     |    0    |  6.405  |   224   |   415   |
|          |        grp_conv2_Pipeline_6_fu_673       |    0    |  6.405  |   282   |   307   |
|          |       grp_conv2_Pipeline_BW_fu_711       |    0    |    0    |    41   |   107   |
|          |       grp_conv2_Pipeline_BW5_fu_747      |    0    |    0    |    41   |   107   |
|          |       grp_conv2_Pipeline_BW6_fu_782      |    0    |    0    |    41   |   107   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             add_ln33_1_fu_861            |    0    |    0    |    0    |    12   |
|          |              add_ln29_fu_867             |    0    |    0    |    0    |    15   |
|          |             add_ln104_fu_887             |    0    |    0    |    0    |    10   |
|          |             empty_228_fu_897             |    0    |    0    |    0    |    12   |
|          |             add_ln108_fu_921             |    0    |    0    |    0    |    71   |
|          |            add_ln111_2_fu_970            |    0    |    0    |    0    |    13   |
|          |             add_ln111_fu_991             |    0    |    0    |    0    |    15   |
|          |            add_ln108_1_fu_1006           |    0    |    0    |    0    |    15   |
|          |            add_ln108_2_fu_1045           |    0    |    0    |    0    |    71   |
|    add   |            add_ln108_3_fu_1070           |    0    |    0    |    0    |    15   |
|          |            add_ln108_4_fu_1109           |    0    |    0    |    0    |    71   |
|          |            add_ln111_3_fu_1127           |    0    |    0    |    0    |    13   |
|          |            add_ln111_4_fu_1148           |    0    |    0    |    0    |    15   |
|          |             add_ln105_fu_1169            |    0    |    0    |    0    |    10   |
|          |            add_ln58_15_fu_1185           |    0    |    0    |    0    |    15   |
|          |             add_ln58_fu_1197             |    0    |    0    |    0    |    10   |
|          |             add_ln33_fu_1203             |    0    |    0    |    0    |    13   |
|          |             add_ln63_fu_1209             |    0    |    0    |    0    |    15   |
|          |            add_ln63_1_fu_1216            |    0    |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln29_fu_846             |    0    |    0    |    0    |    15   |
|          |             icmp_ln33_fu_855             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln104_fu_881            |    0    |    0    |    0    |    10   |
|          |             icmp_ln105_fu_960            |    0    |    0    |    0    |    10   |
|          |           icmp_ln105_1_fu_1155           |    0    |    0    |    0    |    9    |
|          |             icmp_ln58_fu_1191            |    0    |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln111_fu_942             |    0    |    0    |    0    |    12   |
|    sub   |             sub_ln108_fu_1035            |    0    |    0    |    0    |    26   |
|          |            sub_ln108_1_fu_1099           |    0    |    0    |    0    |    26   |
|----------|------------------------------------------|---------|---------|---------|---------|
|    mul   |             mul_ln108_fu_911             |    1    |    0    |    0    |    6    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_264      |    0    |    0    |    0    |    0    |
|   read   |      conv2_weights_read_read_fu_270      |    0    |    0    |    0    |    0    |
|          |       input_ftmap_read_read_fu_276       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_282            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_289           |    0    |    0    |    0    |    0    |
|          |           grp_writeresp_fu_297           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_817             |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln2_fu_1050            |    0    |    0    |    0    |    0    |
|          |           trunc_ln118_1_fu_1160          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln33_fu_827             |    0    |    0    |    0    |    0    |
|          |             sext_ln104_fu_948            |    0    |    0    |    0    |    0    |
|          |             sext_ln111_fu_975            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln108_fu_1041            |    0    |    0    |    0    |    0    |
|          |           sext_ln108_1_fu_1105           |    0    |    0    |    0    |    0    |
|          |            sext_ln118_fu_1114            |    0    |    0    |    0    |    0    |
|          |           sext_ln111_1_fu_1132           |    0    |    0    |    0    |    0    |
|          |           sext_ln118_1_fu_1175           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln101_fu_852            |    0    |    0    |    0    |    0    |
|          |             zext_ln104_fu_893            |    0    |    0    |    0    |    0    |
|          |              p_cast12_fu_902             |    0    |    0    |    0    |    0    |
|          |               p_cast_fu_907              |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_917            |    0    |    0    |    0    |    0    |
|          |             zext_ln111_fu_926            |    0    |    0    |    0    |    0    |
|          |            zext_ln111_1_fu_938           |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln111_2_fu_966           |    0    |    0    |    0    |    0    |
|          |            zext_ln105_fu_1002            |    0    |    0    |    0    |    0    |
|          |           zext_ln108_1_fu_1019           |    0    |    0    |    0    |    0    |
|          |           zext_ln108_2_fu_1031           |    0    |    0    |    0    |    0    |
|          |           zext_ln108_3_fu_1066           |    0    |    0    |    0    |    0    |
|          |           zext_ln108_4_fu_1083           |    0    |    0    |    0    |    0    |
|          |           zext_ln108_5_fu_1095           |    0    |    0    |    0    |    0    |
|          |           zext_ln111_3_fu_1124           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln100_fu_877            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln111_fu_979            |    0    |    0    |    0    |    0    |
|          |            trunc_ln105_fu_998            |    0    |    0    |    0    |    0    |
|          |           trunc_ln111_1_fu_1136          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               tmp_s_fu_930               |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_952              |    0    |    0    |    0    |    0    |
|          |               p_shl_fu_983               |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln3_fu_1011             |    0    |    0    |    0    |    0    |
|          |            shl_ln108_1_fu_1023           |    0    |    0    |    0    |    0    |
|          |            shl_ln108_2_fu_1075           |    0    |    0    |    0    |    0    |
|          |            shl_ln108_3_fu_1087           |    0    |    0    |    0    |    0    |
|          |              p_shl2_fu_1140              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln108_fu_1060             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    19   | 125.711 |  13960  |  16593  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln104_reg_1278    |    3   |
|    add_ln105_reg_1355    |    3   |
|   add_ln108_4_reg_1330   |   64   |
|    add_ln108_reg_1288    |   64   |
|   add_ln111_4_reg_1340   |    8   |
|    add_ln111_reg_1312    |    8   |
|    add_ln33_1_reg_1265   |    4   |
|     add_ln33_reg_1378    |    6   |
|   add_ln58_15_reg_1365   |    8   |
|     add_ln58_reg_1373    |    3   |
|    add_ln63_1_reg_1388   |    8   |
|     add_ln63_reg_1383    |    8   |
|        bh_reg_353        |    3   |
|       bout_reg_341       |    3   |
|conv2_biases_addr_reg_1283|    5   |
|        h_reg_1223        |    8   |
|    i3_addr_1_reg_1360    |   32   |
|     i3_addr_reg_1335     |   32   |
|    icmp_ln105_reg_1308   |    1   |
|      indvar_reg_318      |    4   |
| input_ftmap_read_reg_1235|   64   |
|        o_1_reg_365       |    3   |
|     or_ln108_reg_1324    |    2   |
|        out_reg_329       |    6   |
|output_ftmap_read_reg_1230|   64   |
|    phi_mul4933_reg_376   |    8   |
|    sext_ln104_reg_1294   |    7   |
|      shl_ln_reg_1300     |   30   |
|   trunc_ln100_reg_1270   |    5   |
|  trunc_ln118_1_reg_1349  |   62   |
|    trunc_ln2_reg_1318    |   62   |
|     trunc_ln_reg_1240    |   62   |
|     w2_addr_reg_1245     |   32   |
|    zext_ln101_reg_1256   |    9   |
+--------------------------+--------+
|           Total          |   691  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|       grp_writeresp_fu_289      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_289      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_297      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_297      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_312        |  p0  |   2  |   5  |   10   ||    9    |
|           out_reg_329           |  p0  |   2  |   6  |   12   ||    9    |
|           bout_reg_341          |  p0  |   2  |   3  |    6   ||    9    |
|            bh_reg_353           |  p0  |   2  |   3  |    6   ||    9    |
|       phi_mul4933_reg_376       |  p0  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_RELU_fu_561 |  p1  |   2  |   8  |   16   ||    9    |
| grp_conv2_Pipeline_RELU4_fu_636 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_BW5_fu_747  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_conv2_Pipeline_BW6_fu_782  |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   246  ||  5.551  ||    99   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   125  |  13960 |  16593 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   99   |
|  Register |    -   |    -   |   691  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   131  |  14651 |  16692 |
+-----------+--------+--------+--------+--------+
