#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue May 24 11:01:28 2016
# Process ID: 912
# Log file: U:/CPE233/Breakout/FinalProject/FinalProject.runs/synth_1/RAT_wrapper.vds
# Journal file: U:/CPE233/Breakout/FinalProject/FinalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAT_wrapper.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir U:/CPE233/Breakout/FinalProject/FinalProject.cache/wt [current_project]
# set_property parent.project_path U:/CPE233/Breakout/FinalProject/FinalProject.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_vhdl -library xil_defaultlib {
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Sync.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Clock_Div.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SP.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SCR.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/REG_FILE.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PC.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ALU.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/imports/Downloads/prog_rom.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/clock_div2.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PS2_REGISTER.vhd
#   U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd
# }
# read_xdc U:/CPE233/Breakout/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc
# set_property used_in_implementation false [get_files U:/CPE233/Breakout/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
# catch { write_hwdef -file RAT_wrapper.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in -54 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 233.953 ; gain = 73.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:42]
INFO: [Synth 8-3491] module 'RAT_CPU' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:12' bound to instance 'CPU' of component 'RAT_CPU' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:141]
INFO: [Synth 8-638] synthesizing module 'RAT_CPU' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:24]
INFO: [Synth 8-3491] module 'Flag' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:35' bound to instance 'carry_flag' of component 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Flag' (1#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:44]
INFO: [Synth 8-3491] module 'Flag' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:35' bound to instance 'zero_flag' of component 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:160]
INFO: [Synth 8-3491] module 'Flag' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:35' bound to instance 'shad_carry_flag' of component 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:168]
INFO: [Synth 8-3491] module 'Flag' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:35' bound to instance 'shad_zero_flag' of component 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:176]
INFO: [Synth 8-3491] module 'Flag' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Flag.vhd:35' bound to instance 'interrupt_flag' of component 'Flag' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:184]
INFO: [Synth 8-3491] module 'ALU' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ALU.vhd:35' bound to instance 'alu_port' of component 'ALU' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ALU' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ALU.vhd:45]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/REG_FILE.vhd:35' bound to instance 'reg_file_port' of component 'REG_FILE' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:201]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/REG_FILE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (3#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/REG_FILE.vhd:45]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/imports/Downloads/prog_rom.vhd:21' bound to instance 'prog_rom_port' of component 'prog_rom' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:210]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/imports/Downloads/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000001111111111000110000000011000000001100000000110000000011111100110011010010001000100011001111001111110111111111111100010010001000010010001000011000110110001101100011011000110011110100111100110011111011001100111111110011001111111100110011111100 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0110000100011110011000000010100010000001110010010111111100000011100000011111100101100011000000100110001000000011011000010000000101100000000000011000000111001001011111110000000010000001111110010110001100000001011000010011001001100000000001100000000000000000 
	Parameter INIT_01 bound to: 256'b1010000000000000100000011001100101100011000000110111111100000110100000011100100101111111000010011000000111111001011000110000010001100001000010100010000010000000011000000001010010000001110010010111111100000110100000011111100101100011000000110110001000011100 
	Parameter INIT_02 bound to: 256'b0000000100111011100000000000001010000000000000011000000101110010000000001100111110000000000000101100000100000001100000010101001000000001000000001000000000000010110000000000000110000001001100100000000010000000100000010000000001010100010000000011010000100000 
	Parameter INIT_03 bound to: 256'b0100010000011001100000000000001001000010111110111001111100000001010000011111101110011111000000010100000011111011100000000000001001000010111110101001111100000001010000011111101010011111000000010100000011111010100000000000001010000001000000011000000110010010 
	Parameter INIT_04 bound to: 256'b1000001010010010000110110000000010000010101000100001110000000000011110110000111110000010101100100001110100000000011111000000111101111101011111111000000000000010010001001010010001100100000000000100010010100100010000101010001101000001101000100100000010100001 
	Parameter INIT_05 bound to: 256'b1000000100111001100000110001001100000110000111010100011010000000001001100011000010000011101000000110111100000000100000101101101100001111000000011000000000000010100000100100000011011101000000011000001001011000110111000000000110000010011100001101101100000001 
	Parameter INIT_06 bound to: 256'b1000000111111001100000010101100110000011100010110000011000100011100000111010000010000001111110011000000100011001100000110110001100000110000111001000001110100000100000011111100110000001011110011000001100111011000001100001101110000011101000001000000111111001 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000001101000110001100100110011000000000010001100011001001100110000000011000111100000001100000111010001100000110111100001000001110100000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1000001010111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/imports/Downloads/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (4#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/imports/Downloads/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'PC' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PC.vhd:34' bound to instance 'pc_port' of component 'PC' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'PC' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PC.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PC.vhd:43]
INFO: [Synth 8-3491] module 'SP' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SP.vhd:26' bound to instance 'sp_port' of component 'SP' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:223]
INFO: [Synth 8-638] synthesizing module 'SP' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SP.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SP' (6#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SP.vhd:36]
INFO: [Synth 8-3491] module 'SCR' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SCR.vhd:26' bound to instance 'scr_port' of component 'SCR' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:232]
INFO: [Synth 8-638] synthesizing module 'SCR' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SCR.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'SCR' (7#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SCR.vhd:34]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd:13' bound to instance 'control_unit_port' of component 'CONTROL_UNIT' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:239]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd:55]
INFO: [Synth 8-226] default block is never used [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd:105]
WARNING: [Synth 8-614] signal 'INTER' is read in the process but is not in the sensitivity list [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (8#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ControlUnit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'RAT_CPU' (9#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_CPU.vhd:24]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/clock_div2.vhd:19' bound to instance 'clk50M' of component 'clk_div2' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:151]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/clock_div2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (10#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/clock_div2.vhd:24]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:30' bound to instance 'sevenseg' of component 'sseg_dec' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:156]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (11#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:258' bound to instance 'my_clk' of component 'clk_div' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (12#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:263]
INFO: [Synth 8-226] default block is never used [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:124]
INFO: [Synth 8-226] default block is never used [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (13#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'PS2_REGISTER' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PS2_REGISTER.vhd:34' bound to instance 'keyboard' of component 'PS2_REGISTER' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:164]
INFO: [Synth 8-638] synthesizing module 'PS2_REGISTER' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PS2_REGISTER.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PS2_REGISTER' (14#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/PS2_REGISTER.vhd:46]
INFO: [Synth 8-3491] module 'VGA_Controller' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:29' bound to instance 'VGA' of component 'VGA_Controller' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:177]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:40]
INFO: [Synth 8-3491] module 'VGA_Sync' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Sync.vhd:29' bound to instance 'vga_sync_inst0' of component 'VGA_Sync' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Sync.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync' (15#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Sync.vhd:38]
INFO: [Synth 8-3491] module 'Clock_Div' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Clock_Div.vhd:27' bound to instance 'clock_div_inst0' of component 'Clock_Div' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Clock_Div' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Clock_Div.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Clock_Div' (16#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Clock_Div.vhd:32]
INFO: [Synth 8-3491] module 'Pixel_Generator' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:26' bound to instance 'pixel_gen_inst0' of component 'Pixel_Generator' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Pixel_Generator' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:38]
INFO: [Synth 8-3491] module 'Sprite_MultiColor_Object' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:28' bound to instance 'face' of component 'Sprite_MultiColor_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Sprite_MultiColor_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Sprite_MultiColor_Object' (17#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:41]
INFO: [Synth 8-3491] module 'Rectangle_Object' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:27' bound to instance 'square' of component 'Rectangle_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Rectangle_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Rectangle_Object' (18#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:41]
INFO: [Synth 8-3491] module 'Sprite_Object' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:28' bound to instance 'guy' of component 'Sprite_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Sprite_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Sprite_Object' (19#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:42]
INFO: [Synth 8-3491] module 'ball_Object' declared at 'U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:28' bound to instance 'Ball' of component 'Ball_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ball_Object' [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ball_Object' (20#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Generator' (21#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Pixel_Generator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (22#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/VGA_Controller.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (23#1) [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 269.133 ; gain = 108.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin keyboard:CLK to constant 0 [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 269.133 ; gain = 108.266
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'CPU/prog_rom_port/ram_1024_x_18' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 561.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/SP.vhd:47]
ROM "I_SET" won't be mapped to RAM because it is too sparse.
ROM "I_CLR" won't be mapped to RAM because it is too sparse.
ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse.
ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse.
ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse.
ROM "ALU_SEL" won't be mapped to RAM because it is too sparse.
ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse.
ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse.
ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse.
ROM "SP_LD" won't be mapped to RAM because it is too sparse.
ROM "SP_INCR" won't be mapped to RAM because it is too sparse.
ROM "SP_DECR" won't be mapped to RAM because it is too sparse.
ROM "SCR_WE" won't be mapped to RAM because it is too sparse.
ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse.
ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse.
ROM "IO_STROBE" won't be mapped to RAM because it is too sparse.
ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "temp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:95]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:95]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:95]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_MultiColor_Object.vhd:94]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:65]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:65]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:65]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Rectangle_Object.vhd:64]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:82]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:81]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:82]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:81]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:82]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/Sprite_Object.vhd:81]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/ball_object.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_PS2CONTROL_reg' and it is trimmed from '8' to '1' bits. [U:/CPE233/Breakout/FinalProject/FinalProject.srcs/sources_1/new/RAT_WRAPPER.vhd:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	  12 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  48 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	  48 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
	  48 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module Flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
Module REG_FILE 
Detailed RTL Component Info : 
Module prog_rom 
Detailed RTL Component Info : 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SCR 
Detailed RTL Component Info : 
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  48 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  48 Input      2 Bit        Muxes := 2     
	  48 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 20    
Module RAT_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_div2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
Module PS2_REGISTER 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
Module VGA_Sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Clock_Div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sprite_MultiColor_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
Module Rectangle_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Sprite_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module ball_Object 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
Module Pixel_Generator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "control_unit_port/I_SET" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/I_CLR" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/PC_MUX_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/RF_WR_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/ALU_OPY_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/ALU_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/FLG_C_SET" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/FLG_C_CLR" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/FLG_LD_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SP_LD" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SP_INCR" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SP_DECR" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SCR_WE" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/SCR_DATA_SEL" won't be mapped to RAM because it is too sparse.
ROM "control_unit_port/IO_STROBE" won't be mapped to RAM because it is too sparse.
ROM "my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clock_div_inst0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clock_div_inst0/temp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clk50M/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clk50M/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 561.375 ; gain = 400.508

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-------------------------------+--------------------+----------------------+------------------+--------------------+
|Module Name | RTL Object                    | Inference Criteria | Size (depth X width) | Primitives       | Hierarchical Name  | 
+------------+-------------------------------+--------------------+----------------------+------------------+--------------------+
|RAT_wrapper | CPU/scr_port/gen_ram_reg      | Implied            | 256 X 10             | RAM256X1S x 10   | RAT_wrapper/ram__4 | 
|RAT_wrapper | CPU/reg_file_port/gen_ram_reg | Implied            | 32 X 8               | RAM32X1D x 8     | RAT_wrapper/ram__6 | 
+------------+-------------------------------+--------------------+----------------------+------------------+--------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[31] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[30] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[29] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[28] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[27] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[26] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[25] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[24] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[23] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[22] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[21] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[20] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[19] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[18] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[17] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[16] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[15] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[14] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[13] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[12] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[11] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[10] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[9] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[8] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[7] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[6] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[5] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[4] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[3] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[2] ) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (\VGA/clock_div_inst0/counter_reg[1] ) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.375 ; gain = 400.508

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 561.375 ; gain = 400.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 579.922 ; gain = 419.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 579.922 ; gain = 419.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 579.922 ; gain = 419.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 579.922 ; gain = 419.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|RAT_wrapper | keyboard/count_reg[10] | 11     | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    66|
|3     |INV        |     3|
|4     |LUT1       |    81|
|5     |LUT2       |   102|
|6     |LUT3       |    57|
|7     |LUT4       |   148|
|8     |LUT5       |   116|
|9     |LUT6       |   187|
|10    |MUXF7      |    18|
|11    |MUXF8      |     8|
|12    |RAM256X1S  |    10|
|13    |RAM32X1D   |     8|
|14    |RAMB16_S18 |     1|
|15    |SRL16E     |     1|
|16    |FDCE       |    43|
|17    |FDPE       |     1|
|18    |FDRE       |   219|
|19    |IBUF       |    15|
|20    |IOBUF      |     1|
|21    |OBUF       |    30|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |  1118|
|2     |  CPU                 |RAT_CPU                  |   334|
|3     |    alu_port          |ALU                      |    35|
|4     |    carry_flag        |Flag                     |     3|
|5     |    control_unit_port |CONTROL_UNIT             |    51|
|6     |    interrupt_flag    |Flag_0                   |     1|
|7     |    pc_port           |PC                       |    28|
|8     |    prog_rom_port     |prog_rom                 |   139|
|9     |    reg_file_port     |REG_FILE                 |    33|
|10    |    scr_port          |SCR                      |    10|
|11    |    shad_carry_flag   |Flag_1                   |     1|
|12    |    shad_zero_flag    |Flag_2                   |     1|
|13    |    sp_port           |SP                       |    31|
|14    |    zero_flag         |Flag_3                   |     1|
|15    |  VGA                 |VGA_Controller           |   344|
|16    |    clock_div_inst0   |Clock_Div                |     4|
|17    |    pixel_gen_inst0   |Pixel_Generator          |   164|
|18    |      Ball            |ball_Object              |    37|
|19    |      face            |Sprite_MultiColor_Object |    38|
|20    |      guy             |Sprite_Object            |    45|
|21    |      square          |Rectangle_Object         |    44|
|22    |    vga_sync_inst0    |VGA_Sync                 |   176|
|23    |  clk50M              |clk_div2                 |    82|
|24    |  keyboard            |PS2_REGISTER             |    29|
|25    |  sevenseg            |sseg_dec                 |   227|
|26    |    my_clk            |clk_div                  |    81|
|27    |    my_conv           |bin2bcdconv              |   136|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 579.922 ; gain = 419.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 579.922 ; gain = 104.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 579.922 ; gain = 419.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'CPU/prog_rom_port/ram_1024_x_18' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 24 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 579.922 ; gain = 399.574
# write_checkpoint -noxdef RAT_wrapper.dcp
# catch { report_utilization -file RAT_wrapper_utilization_synth.rpt -pb RAT_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 579.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 24 11:02:08 2016...
