

================================================================
== Vitis HLS Report for 'fft_stage'
================================================================
* Date:           Fri Jun 30 11:19:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|     1318|     1528|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      763|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|     2081|     1768|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U6   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U9   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U10  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U11   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U12   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U5   |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U7   |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U8   |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  18| 1318| 1528|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_190_p2         |         +|   0|  0|  17|          10|           1|
    |ap_condition_249           |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_184_p2        |      icmp|   0|  0|  11|          10|          11|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_202_p2          |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          33|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_1     |   9|          2|   10|         20|
    |t_fu_36                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |X_I_load_10_reg_312                               |  32|   0|   32|          0|
    |X_I_load_reg_262                                  |  32|   0|   32|          0|
    |X_R_load_10_reg_306                               |  32|   0|   32|          0|
    |X_R_load_reg_256                                  |  32|   0|   32|          0|
    |add1_reg_333                                      |  32|   0|   32|          0|
    |add_reg_328                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |mul1_reg_268                                      |  32|   0|   32|          0|
    |mul_reg_273                                       |  32|   0|   32|          0|
    |shl_ln47_reg_235                                  |   9|   0|   10|          1|
    |sub1_reg_323                                      |  32|   0|   32|          0|
    |sub_reg_318                                       |  32|   0|   32|          0|
    |t_fu_36                                           |  10|   0|   10|          0|
    |temp_I_reg_300                                    |  32|   0|   32|          0|
    |temp_R_reg_294                                    |  32|   0|   32|          0|
    |zext_ln53_reg_278                                 |   9|   0|   64|         55|
    |zext_ln54_reg_240                                 |   9|   0|   64|         55|
    |X_I_load_reg_262                                  |  64|  32|   32|          0|
    |X_R_load_reg_256                                  |  64|  32|   32|          0|
    |shl_ln47_reg_235                                  |  64|  32|   10|          1|
    |zext_ln53_reg_278                                 |  64|  32|   64|         55|
    |zext_ln54_reg_240                                 |  64|  32|   64|         55|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 763| 160|  756|        222|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     fft_stage|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     fft_stage|  return value|
|X_R_address0    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|           X_I|         array|
|Out_R_address0  |  out|   10|   ap_memory|         Out_R|         array|
|Out_R_ce0       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_we0       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_d0        |  out|   32|   ap_memory|         Out_R|         array|
|Out_R_address1  |  out|   10|   ap_memory|         Out_R|         array|
|Out_R_ce1       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_we1       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_d1        |  out|   32|   ap_memory|         Out_R|         array|
|Out_I_address0  |  out|   10|   ap_memory|         Out_I|         array|
|Out_I_ce0       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_we0       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_d0        |  out|   32|   ap_memory|         Out_I|         array|
|Out_I_address1  |  out|   10|   ap_memory|         Out_I|         array|
|Out_I_ce1       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_we1       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_d1        |  out|   32|   ap_memory|         Out_I|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 0, i10 %t" [fft_baseline/fft.cpp:46]   --->   Operation 14 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_1 = load i10 %t" [fft_baseline/fft.cpp:47]   --->   Operation 16 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%icmp_ln46 = icmp_eq  i10 %t_1, i10 512" [fft_baseline/fft.cpp:46]   --->   Operation 17 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.93ns)   --->   "%add_ln46 = add i10 %t_1, i10 1" [fft_baseline/fft.cpp:46]   --->   Operation 19 'add' 'add_ln46' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.split, void %for.end44" [fft_baseline/fft.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln47 = shl i10 %t_1, i10 1" [fft_baseline/fft.cpp:47]   --->   Operation 21 'shl' 'shl_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln53 = or i10 %shl_ln47, i10 1" [fft_baseline/fft.cpp:53]   --->   Operation 22 'or' 'or_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %or_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 23 'zext' 'zext_ln54' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 24 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 25 'load' 'X_R_load' <Predicate = (!icmp_ln46)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 26 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 27 'load' 'X_I_load' <Predicate = (!icmp_ln46)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln46, i10 %t" [fft_baseline/fft.cpp:46]   --->   Operation 28 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 29 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 30 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 31 [2/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 -0" [fft_baseline/fft.cpp:54]   --->   Operation 31 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 -0" [fft_baseline/fft.cpp:55]   --->   Operation 32 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 33 [1/2] (5.91ns)   --->   "%mul1 = fmul i32 %X_I_load, i32 -0" [fft_baseline/fft.cpp:54]   --->   Operation 33 'fmul' 'mul1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 -0" [fft_baseline/fft.cpp:55]   --->   Operation 34 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 35 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 35 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 36 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %shl_ln47" [fft_baseline/fft.cpp:53]   --->   Operation 37 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 38 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 39 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%X_R_addr_10 = getelementptr i32 %X_R, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:56]   --->   Operation 40 'getelementptr' 'X_R_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (1.29ns)   --->   "%X_R_load_10 = load i10 %X_R_addr_10" [fft_baseline/fft.cpp:56]   --->   Operation 41 'load' 'X_R_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_addr_10 = getelementptr i32 %X_I, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:57]   --->   Operation 42 'getelementptr' 'X_I_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (1.29ns)   --->   "%X_I_load_10 = load i10 %X_I_addr_10" [fft_baseline/fft.cpp:57]   --->   Operation 43 'load' 'X_I_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 44 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %X_R_load, i32 %mul1" [fft_baseline/fft.cpp:54]   --->   Operation 44 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %X_I_load, i32 %mul" [fft_baseline/fft.cpp:55]   --->   Operation 45 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%X_R_load_10 = load i10 %X_R_addr_10" [fft_baseline/fft.cpp:56]   --->   Operation 46 'load' 'X_R_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 47 [1/2] (1.29ns)   --->   "%X_I_load_10 = load i10 %X_I_addr_10" [fft_baseline/fft.cpp:57]   --->   Operation 47 'load' 'X_I_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 48 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 48 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [3/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 49 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 50 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [3/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 51 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 52 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 52 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [2/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 53 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 54 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [2/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 55 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 56 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 56 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/3] (7.29ns)   --->   "%sub1 = fsub i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 57 'fsub' 'sub1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_10, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/3] (7.29ns)   --->   "%add1 = fadd i32 %X_I_load_10, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 59 'fadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 71 'ret' 'ret_ln62' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 60 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 61 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 62 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 63 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 64 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub1, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 65 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%Out_R_addr_9 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:58]   --->   Operation 66 'getelementptr' 'Out_R_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_9" [fft_baseline/fft.cpp:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%Out_I_addr_9 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln53" [fft_baseline/fft.cpp:59]   --->   Operation 68 'getelementptr' 'Out_I_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add1, i10 %Out_I_addr_9" [fft_baseline/fft.cpp:59]   --->   Operation 69 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 70 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                 (alloca           ) [ 01000000000]
store_ln46        (store            ) [ 00000000000]
br_ln46           (br               ) [ 00000000000]
t_1               (load             ) [ 00000000000]
icmp_ln46         (icmp             ) [ 01111111110]
empty             (speclooptripcount) [ 00000000000]
add_ln46          (add              ) [ 00000000000]
br_ln46           (br               ) [ 00000000000]
shl_ln47          (shl              ) [ 01111100000]
or_ln53           (or               ) [ 00000000000]
zext_ln54         (zext             ) [ 01111111111]
X_R_addr          (getelementptr    ) [ 01100000000]
X_I_addr          (getelementptr    ) [ 01100000000]
store_ln46        (store            ) [ 00000000000]
X_R_load          (load             ) [ 01011110000]
X_I_load          (load             ) [ 01011110000]
mul1              (fmul             ) [ 01001110000]
mul               (fmul             ) [ 01001110000]
zext_ln53         (zext             ) [ 01000011111]
X_R_addr_10       (getelementptr    ) [ 01000010000]
X_I_addr_10       (getelementptr    ) [ 01000010000]
temp_R            (fsub             ) [ 01000001110]
temp_I            (fadd             ) [ 01000001110]
X_R_load_10       (load             ) [ 01000001110]
X_I_load_10       (load             ) [ 01000001110]
sub               (fsub             ) [ 01000000001]
sub1              (fsub             ) [ 01000000001]
add               (fadd             ) [ 01000000001]
add1              (fadd             ) [ 01000000001]
specpipeline_ln49 (specpipeline     ) [ 00000000000]
specloopname_ln46 (specloopname     ) [ 00000000000]
Out_R_addr        (getelementptr    ) [ 00000000000]
store_ln56        (store            ) [ 00000000000]
Out_I_addr        (getelementptr    ) [ 00000000000]
store_ln57        (store            ) [ 00000000000]
Out_R_addr_9      (getelementptr    ) [ 00000000000]
store_ln58        (store            ) [ 00000000000]
Out_I_addr_9      (getelementptr    ) [ 00000000000]
store_ln59        (store            ) [ 00000000000]
br_ln46           (br               ) [ 00000000000]
ret_ln62          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="t_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="X_R_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="10" slack="0"/>
<pin id="44" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="10" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="52" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="53" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="1"/>
<pin id="55" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_10/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="X_I_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="10" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="1"/>
<pin id="72" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_10/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_R_addr_10_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_10/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="X_I_addr_10_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_10/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Out_R_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="9"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="10" slack="1"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/10 store_ln58/10 "/>
</bind>
</comp>

<comp id="107" class="1004" name="Out_I_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="9"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="1"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/10 store_ln59/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Out_R_addr_9_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="5"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_9/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Out_I_addr_9_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="5"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_9/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln46_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="t_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln46_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln46_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln47_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln47/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln53_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln54_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln46_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln53_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="4"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/5 "/>
</bind>
</comp>

<comp id="224" class="1005" name="t_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln46_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="8"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="235" class="1005" name="shl_ln47_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="4"/>
<pin id="237" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln47 "/>
</bind>
</comp>

<comp id="240" class="1005" name="zext_ln54_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="9"/>
<pin id="242" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="246" class="1005" name="X_R_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="X_I_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="X_R_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="X_I_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="mul1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="mul_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln53_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="5"/>
<pin id="280" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="284" class="1005" name="X_R_addr_10_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_10 "/>
</bind>
</comp>

<comp id="289" class="1005" name="X_I_addr_10_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="1"/>
<pin id="291" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_10 "/>
</bind>
</comp>

<comp id="294" class="1005" name="temp_R_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="300" class="1005" name="temp_I_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="306" class="1005" name="X_R_load_10_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_10 "/>
</bind>
</comp>

<comp id="312" class="1005" name="X_I_load_10_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_10 "/>
</bind>
</comp>

<comp id="318" class="1005" name="sub_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="323" class="1005" name="sub1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="333" class="1005" name="add1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="40" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="73"><net_src comp="57" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="168"><net_src comp="64" pin="7"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="47" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="218"><net_src comp="190" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="227"><net_src comp="36" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="234"><net_src comp="184" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="196" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="243"><net_src comp="208" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="249"><net_src comp="40" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="254"><net_src comp="57" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="259"><net_src comp="47" pin="7"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="265"><net_src comp="64" pin="7"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="271"><net_src comp="164" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="276"><net_src comp="170" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="281"><net_src comp="219" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="287"><net_src comp="74" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="292"><net_src comp="82" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="297"><net_src comp="140" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="303"><net_src comp="144" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="309"><net_src comp="47" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="315"><net_src comp="64" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="321"><net_src comp="148" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="326"><net_src comp="152" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="331"><net_src comp="156" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="336"><net_src comp="160" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {10 }
	Port: Out_I | {10 }
 - Input state : 
	Port: fft_stage : X_R | {1 2 5 6 }
	Port: fft_stage : X_I | {1 2 5 6 }
  - Chain level:
	State 1
		store_ln46 : 1
		t_1 : 1
		icmp_ln46 : 2
		add_ln46 : 2
		br_ln46 : 3
		shl_ln47 : 2
		or_ln53 : 2
		zext_ln54 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		store_ln46 : 3
	State 2
		mul1 : 1
		mul : 1
	State 3
	State 4
	State 5
		X_R_addr_10 : 1
		X_R_load_10 : 2
		X_I_addr_10 : 1
		X_I_load_10 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_140    |    2    |   177   |   229   |
|          |    grp_fu_144    |    2    |   177   |   229   |
|   fadd   |    grp_fu_148    |    2    |   177   |   229   |
|          |    grp_fu_152    |    2    |   177   |   229   |
|          |    grp_fu_156    |    2    |   177   |   229   |
|          |    grp_fu_160    |    2    |   177   |   229   |
|----------|------------------|---------|---------|---------|
|   fmul   |    grp_fu_164    |    3    |   128   |    77   |
|          |    grp_fu_170    |    3    |   128   |    77   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln46_fu_190 |    0    |    0    |    17   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln46_fu_184 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|    shl   |  shl_ln47_fu_196 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|    or    |  or_ln53_fu_202  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln54_fu_208 |    0    |    0    |    0    |
|          | zext_ln53_fu_219 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    18   |   1318  |   1556  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|X_I_addr_10_reg_289|   10   |
|  X_I_addr_reg_251 |   10   |
|X_I_load_10_reg_312|   32   |
|  X_I_load_reg_262 |   32   |
|X_R_addr_10_reg_284|   10   |
|  X_R_addr_reg_246 |   10   |
|X_R_load_10_reg_306|   32   |
|  X_R_load_reg_256 |   32   |
|    add1_reg_333   |   32   |
|    add_reg_328    |   32   |
| icmp_ln46_reg_231 |    1   |
|    mul1_reg_268   |   32   |
|    mul_reg_273    |   32   |
|  shl_ln47_reg_235 |   10   |
|    sub1_reg_323   |   32   |
|    sub_reg_318    |   32   |
|     t_reg_224     |   10   |
|   temp_I_reg_300  |   32   |
|   temp_R_reg_294  |   32   |
| zext_ln53_reg_278 |   64   |
| zext_ln54_reg_240 |   64   |
+-------------------+--------+
|       Total       |   573  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_64 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_164    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||   2.76  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |  1318  |  1556  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   573  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    2   |  1891  |  1610  |
+-----------+--------+--------+--------+--------+
