
---------- Begin Simulation Statistics ----------
simSeconds                                   1.222004                       # Number of seconds simulated (Second)
simTicks                                 1222004363000                       # Number of ticks simulated (Tick)
finalTick                                1222004363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1706.33                       # Real time elapsed on the host (Second)
hostTickRate                                716160516                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8622348                       # Number of bytes of host memory used (Byte)
simInsts                                    367703051                       # Number of instructions simulated (Count)
simOps                                      661146733                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   215494                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     387468                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1222004363                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.323346                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.300902                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts            367703051                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              661146733                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.323346                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.300902                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      6199178      0.94%      0.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    487952871     73.80%     74.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          112      0.00%     74.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv     10323592      1.56%     76.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2104541      0.32%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1264      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6580      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2707789      0.41%     77.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     77.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13630      0.00%     77.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      2680174      0.41%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2065      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           19      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           92      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           10      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            9      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     90090448     13.63%     91.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     48663192      7.36%     98.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1925203      0.29%     98.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      8475958      1.28%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    661146733                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps     96063238                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                  91                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         153665055                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            153665055                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        153665056                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           153665056                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         5105873                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            5105873                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        5105874                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           5105874                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 325475954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  325475954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 325475954000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 325475954000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     158770928                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        158770928                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    158770930                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       158770930                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.032159                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.032159                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.032159                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.032159                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 63745.407299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 63745.407299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 63745.394814                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 63745.394814                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         2280715                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              2280715                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        556573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           556573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       556573                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          556573                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      4549300                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        4549300                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      4549301                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       4549301                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 283019255000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 283019255000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 283019316000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 283019316000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.028653                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.028653                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.028653                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.028653                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 62211.605082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 62211.605082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 62211.604816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 62211.604816                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   4549265                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          560                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          560                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           92                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           92                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      6431000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      6431000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          652                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          652                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.141104                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.141104                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 69902.173913                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 69902.173913                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           92                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           92                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     14730000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     14730000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.141104                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.141104                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 160108.695652                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 160108.695652                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          652                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          652                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          652                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          652                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        97900019                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           97900019                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       3733933                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          3733933                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 240496573000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 240496573000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data    101633952                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total      101633952                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.036739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.036739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 64408.379315                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 64408.379315                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        14921                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          14921                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      3719012                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      3719012                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 236566308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 236566308000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.036592                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.036592                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 63609.987814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 63609.987814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.hits::cpu.data             1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.hits::total                1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.misses::cpu.data            1                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              1                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data        61000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total        61000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data        61000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total        61000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       55765036                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          55765036                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data      1371940                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total         1371940                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  84979381000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  84979381000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     57136976                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      57136976                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.024011                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.024011                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 61941.033136                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 61941.033136                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data       541652                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total        541652                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       830288                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       830288                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  46452947000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  46452947000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014532                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014532                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 55947.992745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 55947.992745                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              127.999045                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               156317737                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               4549265                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 34.361097                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 164000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   127.999045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              51                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              72                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             322093861                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            322093861                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         110974678                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            110974678                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        110974678                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           110974678                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         5127771                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            5127771                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        5127771                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           5127771                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  62041955000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   62041955000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  62041955000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  62041955000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     116102449                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        116102449                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    116102449                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       116102449                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.044166                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.044166                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.044166                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.044166                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 12099.205483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 12099.205483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 12099.205483                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 12099.205483                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst      5127771                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        5127771                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      5127771                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       5127771                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  56914185000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  56914185000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  56914185000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  56914185000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.044166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.044166                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.044166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.044166                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 11099.205678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 11099.205678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 11099.205678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 11099.205678                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   5127642                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst       110974678                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          110974678                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       5127771                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          5127771                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  62041955000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  62041955000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    116102449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      116102449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.044166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.044166                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 12099.205483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 12099.205483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      5127771                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      5127771                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  56914185000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  56914185000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.044166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.044166                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 11099.205678                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 11099.205678                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              127.998168                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               102717016                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               5127642                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 20.032018                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                  79000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   127.998168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              50                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              78                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             237332668                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            237332668                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               101699896                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                60437954                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   1601928                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     51109                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               116102594                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       533                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                367703051                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  661146733                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   130                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp             8846783                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty       4011787                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict           9156366                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq             830380                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp            830380                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq        8846784                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     13648051                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port     15383183                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                29031234                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    437126912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port    328177280                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                765304192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                          3491246                       # Total snoops (Count)
system.l2_bus.snoopTraffic                  110788608                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples           13168410                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.003628                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.060124                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                 13120634     99.64%     99.64% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                    47776      0.36%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total             13168410                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy         23915501000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy        13648200978                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy        15383310999                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests       19354071                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests      9676907                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests         1849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops            45927                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops        45927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst          5119324                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data          1085438                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total             6204762                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst         5119324                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data         1085438                       # number of overall hits (Count)
system.l2_cache.overallHits::total            6204762                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           8447                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data        3463955                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total           3472402                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          8447                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data       3463955                       # number of overall misses (Count)
system.l2_cache.overallMisses::total          3472402                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    584226000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 264077147000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 264661373000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    584226000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 264077147000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 264661373000                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst      5127771                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data      4549393                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total         9677164                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst      5127771                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data      4549393                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total        9677164                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.001647                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.761410                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.358824                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.001647                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.761410                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.358824                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 69163.726767                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 76235.732566                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 76218.529133                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 69163.726767                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 76235.732566                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 76218.529133                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks        1731072                       # number of writebacks (Count)
system.l2_cache.writebacks::total             1731072                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         8447                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data      3463955                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total       3472402                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         8447                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data      3463955                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total      3472402                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    575780000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 260613192000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 261188972000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    575780000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 260613192000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 261188972000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.001647                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.761410                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.358824                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.001647                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.761410                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.358824                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 68163.845152                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 75235.732566                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 75218.529421                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 68163.845152                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 75235.732566                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 75218.529421                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                  3491246                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks        25032                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total        25032                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data       234211                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total          234211                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data       596169                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total        596169                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data  42679390000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total  42679390000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data       830380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total       830380                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.717947                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.717947                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 71589.415082                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 71589.415082                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data       596169                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total       596169                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data  42083221000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total  42083221000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.717947                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.717947                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 70589.415082                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 70589.415082                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst      5119324                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data       851227                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total      5970551                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         8447                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data      2867786                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total      2876233                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    584226000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 221397757000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 221981983000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst      5127771                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data      3719013                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total      8846784                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.001647                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.771115                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.325116                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 69163.726767                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 77201.631154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 77178.025216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         8447                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data      2867786                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total      2876233                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    575780000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data 218529971000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total 219105751000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.001647                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.771115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.325116                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 68163.845152                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76201.631154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 76178.025563                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks      2280715                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total      2280715                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks      2280715                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total      2280715                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse             511.991151                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs               19326331                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs              3491246                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 5.535654                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                 77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     2.701042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     6.066477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   503.223632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.005275                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.011849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.982859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total          0.999983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            112                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            241                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            159                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses            158309534                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses           158309534                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1731063.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      8446.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3462241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.021670934500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         99125                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         99125                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              8955649                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1633241                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3472401                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1731072                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3472401                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1731072                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1714                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3472401                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1731072                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3467943                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2688                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   71983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   72679                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   99197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   99237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   99151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   99136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   99137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   99133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   99133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   99133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   99176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   99149                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   99159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   99140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   99127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   99126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   99126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   99125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        99125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       35.013115                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.850636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      30.023418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          97002     97.86%     97.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         2102      2.12%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           12      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          99125                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        99125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.463142                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.439777                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.887176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             26430     26.66%     26.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               612      0.62%     27.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             71827     72.46%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               256      0.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          99125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   109696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                222233664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             110788608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               181859959.52945712                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               90661384.97903219                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1222004350000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      234843.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       540544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    221583424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    110786176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 442342.119526458730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 181327850.136325597763                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 90659394.806105121970                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         8446                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3463955                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1731072                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    243471250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 123945297250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 29011158621500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28826.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35781.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  16759071.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       540544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    221693120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       222233664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       540544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       540544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    110788608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    110788608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          8446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3463955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3472401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1731072                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1731072                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          442342                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       181417617                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          181859960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       442342                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         442342                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     90661385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          90661385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     90661385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         442342                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      181417617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         272521345                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3470687                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1731034                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        231102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        221578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        211700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        210494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        210995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        215062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        209701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        214146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        212753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        213559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       221662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       221731                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       222622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       211784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       220984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       220814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        114404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        109410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        107162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        107278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        107177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        106897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        107344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        106961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        107108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        107511                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       109122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       107838                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       107735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       108222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       108255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       108610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              59113387250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            17353435000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        124188768500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17032.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35782.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1408955                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1156661                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.82                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2636091                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   126.288350                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    85.914709                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   194.029722                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      2026323     76.87%     76.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       406791     15.43%     92.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        39807      1.51%     93.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        18773      0.71%     94.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        13786      0.52%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        33188      1.26%     96.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6118      0.23%     96.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5383      0.20%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        85922      3.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2636091                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          222123968                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       110786176                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               181.770192                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                90.659395                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.71                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                49.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       9372763680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4981715475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     12314914920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     4523824260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 96463445520.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 448552683810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  91521099840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   667730447505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    546.422311                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 233713268000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  40805180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 947485915000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       9449026020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       5022249870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     12465790260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     4512173220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 96463445520.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 449739736740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  90521476320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   668173897950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    546.785198                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 231128533500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  40805180000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 950070649500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2876232                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1731072                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1739279                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             596169                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            596169                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2876232                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port     10415153                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total     10415153                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                10415153                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port    333022272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total    333022272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                333022272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3472401                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3472401    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3472401                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1222004363000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         13867040000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        18954012500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6942752                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3471806                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       253566560                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       968437803                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.121508                       # Number of seconds simulated (Second)
simTicks                                 121507724000                       # Number of ticks simulated (Tick)
finalTick                                1343512087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    161.80                       # Real time elapsed on the host (Second)
hostTickRate                                750957645                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8622348                       # Number of bytes of host memory used (Byte)
simInsts                                    403373649                       # Number of instructions simulated (Count)
simOps                                      724940473                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2492980                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4480332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        121507724                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.406383                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.293567                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             35670598                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               63793740                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.406383                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.293567                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       632564      0.99%      0.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     46528754     72.94%     73.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     73.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1142750      1.79%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       253045      0.40%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       252650      0.40%     76.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     76.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       316311      0.50%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            8      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            1      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      8443309     13.24%     90.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5123461      8.03%     98.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       189758      0.30%     98.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       911128      1.43%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     63793740                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps      8457325                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                   6                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          14957253                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             14957253                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         14957253                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            14957253                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          532018                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             532018                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         532018                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            532018                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  35487268000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   35487268000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  35487268000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  35487268000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      15489271                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         15489271                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     15489271                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        15489271                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.034348                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.034348                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.034348                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.034348                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 66703.134104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 66703.134104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 66703.134104                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 66703.134104                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          228543                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               228543                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         66997                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            66997                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        66997                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           66997                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       465021                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         465021                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       465021                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        465021                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  30431126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  30431126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  30431126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  30431126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.030022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.030022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.030022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.030022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 65440.326351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 65440.326351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 65440.326351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 65440.326351                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    465023                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       138000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       138000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data           14                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total           14                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.142857                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.142857                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data        69000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total        69000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data       316000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total       316000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.142857                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.142857                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data       158000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total       158000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data           14                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total           14                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data           14                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total           14                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         9069079                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            9069079                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        385617                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           385617                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  26047464000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  26047464000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      9454696                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        9454696                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.040786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.040786                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 67547.499203                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 67547.499203                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         1602                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           1602                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       384015                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       384015                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  25642838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  25642838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.040616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.040616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 66775.615536                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 66775.615536                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        5888174                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           5888174                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       146401                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          146401                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   9439804000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   9439804000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      6034575                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       6034575                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.024260                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.024260                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 64479.095088                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 64479.095088                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        65395                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         65395                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        81006                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        81006                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   4788288000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   4788288000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.013424                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.013424                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 59110.288127                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 59110.288127                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                15422248                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                465023                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 33.164484                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              45                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              78                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              31443621                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             31443621                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          10099485                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             10099485                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         10099485                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            10099485                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          506287                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             506287                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         506287                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            506287                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   6091184000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    6091184000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   6091184000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   6091184000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      10605772                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         10605772                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     10605772                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        10605772                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.047737                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.047737                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.047737                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.047737                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 12031.089086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 12031.089086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 12031.089086                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 12031.089086                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst       506287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         506287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       506287                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        506287                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   5584897000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   5584897000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   5584897000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   5584897000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.047737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.047737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.047737                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.047737                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 11031.089086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 11031.089086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 11031.089086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 11031.089086                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    506287                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        10099485                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           10099485                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        506287                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           506287                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   6091184000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   6091184000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     10605772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       10605772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.047737                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.047737                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 12031.089086                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 12031.089086                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       506287                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       506287                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   5584897000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   5584897000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.047737                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.047737                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 11031.089086                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 11031.089086                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 9165005                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                506287                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 18.102391                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4             120                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              21717831                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             21717831                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 9460228                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6368491                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    178187                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       956                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                10605772                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 35670598                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   63793740                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp              890302                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty        417007                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict            931997                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq              81008                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp             81008                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq         890302                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      1395069                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port      1518861                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                 2913930                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     44388224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port     32402368                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                 76790592                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                           377694                       # Total snoops (Count)
system.l2_bus.snoopTraffic                   12061696                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples            1349004                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.003615                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.060018                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                  1344127     99.64%     99.64% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                     4877      0.36%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total              1349004                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy          2399706000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy         1395069000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy         1518861000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests        1942620                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests       971310                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops             4703                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops         4703                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst           506035                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data            89619                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total              595654                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst          506035                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data           89619                       # number of overall hits (Count)
system.l2_cache.overallHits::total             595654                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst            252                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data         375404                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total            375656                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst           252                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data        375404                       # number of overall misses (Count)
system.l2_cache.overallMisses::total           375656                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst     18007000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data  28687542000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total  28705549000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst     18007000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data  28687542000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total  28705549000                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst       506287                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data       465023                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total          971310                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst       506287                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data       465023                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total         971310                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.000498                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.807281                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.386752                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.000498                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.807281                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.386752                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 71456.349206                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 76417.784573                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 76414.456311                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 71456.349206                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 76417.784573                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 76414.456311                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks         188464                       # number of writebacks (Count)
system.l2_cache.writebacks::total              188464                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst          252                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data       375404                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total        375656                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst          252                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data       375404                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total       375656                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst     17755000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data  28312138000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total  28329893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst     17755000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data  28312138000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total  28329893000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.000498                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.807281                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.386752                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.000498                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.807281                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.386752                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 70456.349206                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 75417.784573                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 75414.456311                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 70456.349206                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 75417.784573                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 75414.456311                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                   377694                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks         2455                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total         2455                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data        18599                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total           18599                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data        62409                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total         62409                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data   4458686000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total   4458686000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data        81008                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total        81008                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.770405                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.770405                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 71442.997004                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 71442.997004                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data        62409                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total        62409                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data   4396277000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total   4396277000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.770405                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.770405                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 70442.997004                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 70442.997004                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst       506035                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data        71020                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total       577055                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst          252                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data       312995                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total       313247                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst     18007000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data  24228856000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total  24246863000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst       506287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data       384015                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total       890302                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.000498                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.815059                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.351844                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 71456.349206                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 77409.722200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 77404.932849                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst          252                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data       312995                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total       313247                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst     17755000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data  23915861000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total  23933616000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.000498                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.815059                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.351844                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 70456.349206                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76409.722200                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 76404.932849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks       228543                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total       228543                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks       228543                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total       228543                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                1939957                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs               377694                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 5.136319                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     2.676460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     5.459843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   503.863697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.005227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.010664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.984109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0             54                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            242                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2            216                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses             15917262                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses            15917262                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    188464.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       252.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    375236.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000556370500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         10792                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         10792                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               967323                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              177806                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       375656                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      188464                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     375656                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    188464                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     168                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 375656                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                188464                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   375428                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       58                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    7834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    7917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   10802                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   10799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   10795                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   10793                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   10793                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   10798                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   10800                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   10795                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   10794                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   10792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        10792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       34.793458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.832960                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      26.130743                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-15              10      0.09%      0.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-23           5226     48.42%     48.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31            865      8.02%     56.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-39           1378     12.77%     69.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47           1024      9.49%     78.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55            735      6.81%     85.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::56-63            505      4.68%     90.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-71            329      3.05%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::72-79            230      2.13%     95.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-87            126      1.17%     96.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::88-95             78      0.72%     97.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-103            32      0.30%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::104-111           16      0.15%     97.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-119            6      0.06%     97.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::120-127            3      0.03%     97.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-135          123      1.14%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::136-143            1      0.01%     99.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-167            1      0.01%     99.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-183            1      0.01%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::184-191          103      0.95%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          10792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        10792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.463491                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.440144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.886874                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2874     26.63%     26.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                70      0.65%     27.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              7820     72.46%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                28      0.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          10792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    10752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 24041984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              12061696                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               197863832.91979036                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               99266907.50951767                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   121507724000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      215393.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        16128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     24015104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     12061824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 132732.302680609835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 197642612.415322661400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 99267960.940491318703                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       375404                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       188464                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      7843000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  13499392250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2888032061000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31123.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35959.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  15324051.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        16128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     24025856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        24041984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        16128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        16128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     12061696                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     12061696                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           252                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        375404                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           375656                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       188464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          188464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          132732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       197731101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          197863833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       132732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         132732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     99266908                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          99266908                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     99266908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         132732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      197731101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         297130740                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                375488                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               188466                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         25257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         24046                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         22737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         22737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         22700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         23153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         22507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         23175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         23001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         23028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        23880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        24074                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        24230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        22948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        24038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        23977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         12598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         11947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         11641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         11653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         11653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         11625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         11657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         11643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         11637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         11683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        11814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        11735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        11716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        11805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        11818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        11841                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6466835250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1877440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13507235250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17222.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35972.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               149859                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              124860                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       289242                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   124.791171                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    85.078119                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   193.075082                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       224912     77.76%     77.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        42551     14.71%     92.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4293      1.48%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2004      0.69%     94.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1329      0.46%     95.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3482      1.20%     96.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          714      0.25%     96.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          619      0.21%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         9338      3.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       289242                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           24031232                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        12061824                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               197.775345                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                99.267961                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                48.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1028874000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        546874680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1330267680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      492856740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9592071840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  46037902500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   7890205920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    66919053360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    550.739090                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  20077709250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4057560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  97372454750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1036263900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        550798710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1350716640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      490935780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9592071840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  46437829890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   7553424960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    67012041720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    551.504378                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  19202618000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4057560000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  98247546000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              313247                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        188464                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            186981                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              62409                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             62409                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         313247                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port      1126757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total      1126757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1126757                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port     36103680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total     36103680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 36103680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             375656                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   375656    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               375656                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 121507724000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1504957000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2051863500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         751101                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       375613                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        27822473                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        93685251                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003742                       # Number of seconds simulated (Second)
simTicks                                   3741700000                       # Number of ticks simulated (Tick)
finalTick                                1347253787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.58                       # Real time elapsed on the host (Second)
hostTickRate                               1045469265                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8634636                       # Number of bytes of host memory used (Byte)
simInsts                                    404014651                       # Number of instructions simulated (Count)
simOps                                      726419618                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                112855083                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  202913455                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3741700                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.837267                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.171313                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts               641002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                1479145                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.837267                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.171313                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1076      0.07%      0.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1356817     91.73%     91.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           28      0.00%     91.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          329      0.02%     91.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          250      0.02%     91.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     91.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          304      0.02%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          320      0.02%     91.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          230      0.02%     91.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     91.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          172      0.01%     91.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          720      0.05%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     91.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       111626      7.55%     99.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5460      0.37%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          932      0.06%     99.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          862      0.06%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      1479145                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       413957                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                   3                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            193417                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               193417                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           193417                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              193417                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           26552                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              26552                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          26552                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             26552                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   1739919000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    1739919000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   1739919000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   1739919000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        219969                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           219969                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       219969                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          219969                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.120708                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.120708                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.120708                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.120708                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 65528.736065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 65528.736065                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 65528.736065                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 65528.736065                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             523                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  523                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          108                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             108                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        26444                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          26444                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        26444                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         26444                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   1709136000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   1709136000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   1709136000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   1709136000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.120217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.120217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.120217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.120217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 64632.279534                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 64632.279534                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 64632.279534                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 64632.279534                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     26460                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          197                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          197                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           16                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           16                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       605000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       605000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          213                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          213                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.075117                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.075117                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 37812.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 37812.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           16                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           16                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data      1840000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total      1840000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.075117                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.075117                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data       115000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total       115000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          213                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          213                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          213                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          213                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          187522                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             187522                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         26334                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            26334                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   1730082000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   1730082000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       213856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         213856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.123139                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.123139                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 65697.653224                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 65697.653224                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data           30                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total             30                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        26304                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        26304                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   1702907000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   1702907000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.122999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.122999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 64739.469282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 64739.469282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           5895                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              5895                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          218                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             218                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data      9837000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total      9837000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         6113                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          6113                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.035662                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.035662                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 45123.853211                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 45123.853211                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           78                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            78                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          140                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          140                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data      6229000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total      6229000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.022902                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.022902                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 44492.857143                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 44492.857143                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                     128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 2118265                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 26588                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 79.669964                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              75                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                467250                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               467250                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            311442                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               311442                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           311442                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              311442                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2396                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2396                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2396                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2396                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    120781000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     120781000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    120781000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    120781000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        313838                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           313838                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       313838                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          313838                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.007635                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.007635                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.007635                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.007635                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 50409.432387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 50409.432387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 50409.432387                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 50409.432387                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst         2396                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2396                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2396                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2396                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    118384000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    118384000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    118384000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    118384000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.007635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.007635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.007635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.007635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 49409.015025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 49409.015025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 49409.015025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 49409.015025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2397                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          311442                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             311442                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2396                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2396                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    120781000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    120781000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       313838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         313838                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.007635                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.007635                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 50409.432387                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 50409.432387                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2396                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2396                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    118384000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    118384000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.007635                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.007635                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 49409.015025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 49409.015025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                     128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                15140038                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2525                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               5996.054653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              81                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              46                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                630073                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               630073                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                  214596                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6537                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1093                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         7                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  313885                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       243                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                   641002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1479145                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     8                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp               28701                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty          1213                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict             55365                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                156                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp               156                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq          28700                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port        79380                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port         7190                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   86570                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port      1726912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       153408                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                  1880320                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                            27721                       # Total snoops (Count)
system.l2_bus.snoopTraffic                      44160                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples              56577                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.012532                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.111242                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                    55868     98.75%     98.75% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                      709      1.25%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                56577                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy            58759000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy           79380000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy            7191000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests          57713                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests        28858                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops              705                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops          705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst              844                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data              436                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                1280                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst             844                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data             436                       # number of overall hits (Count)
system.l2_cache.overallHits::total               1280                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           1552                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data          26024                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total             27576                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          1552                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data         26024                       # number of overall misses (Count)
system.l2_cache.overallMisses::total            27576                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    105986000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data   1652798000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total   1758784000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    105986000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data   1652798000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total   1758784000                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst         2396                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data        26460                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total           28856                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst         2396                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data        26460                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total          28856                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.647746                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.983522                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.955642                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.647746                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.983522                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.955642                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 68289.948454                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 63510.528743                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 63779.518422                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 68289.948454                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 63510.528743                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 63779.518422                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks            690                       # number of writebacks (Count)
system.l2_cache.writebacks::total                 690                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         1552                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data        26024                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total         27576                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         1552                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data        26024                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total        27576                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    104433000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data   1626774000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total   1731207000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    104433000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data   1626774000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total   1731207000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.647746                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.983522                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.955642                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.647746                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.983522                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.955642                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 67289.304124                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 62510.528743                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 62779.482158                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 67289.304124                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 62510.528743                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 62779.482158                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                    27721                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks          640                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total          640                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data           67                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total              67                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data           89                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total            89                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data      5899000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total      5899000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data          156                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total          156                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.570513                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.570513                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 66280.898876                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 66280.898876                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data           89                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total           89                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data      5810000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total      5810000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.570513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.570513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 65280.898876                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 65280.898876                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst          844                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data          369                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total         1213                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         1552                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data        25935                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total        27487                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    105986000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data   1646899000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total   1752885000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst         2396                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data        26304                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total        28700                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.647746                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.985972                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.957735                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 68289.948454                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 63501.021785                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 63771.419216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         1552                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data        25935                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total        27487                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    104433000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data   1620964000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total   1725397000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.647746                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.985972                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.957735                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 67289.304124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 62501.021785                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 62771.382836                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks          523                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total          523                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks          523                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total          523                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  57963                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                28233                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 2.053023                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     1.616661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst    19.262453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   491.120886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.003158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.037622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.959220                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            104                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            375                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2             33                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses               489401                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses              489401                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       689.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1553.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     26001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007054310500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            42                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            42                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                56698                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 653                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        27577                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         690                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      27577                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       690                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       16.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  27577                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   690                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    27254                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      295                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      655.619048                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      42.611728                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3880.441840                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023            41     97.62%     97.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-25599            1      2.38%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.547619                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.525094                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.889022                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                30     71.43%     71.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      2.38%     73.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11     26.19%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1764928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 44160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               471691477.13606113                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               11802122.03009327                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3741641000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      132367.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        99392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1664064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        44480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 26563326.830050509423                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 444734746.238340854645                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11887644.653499744833                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1553                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        26024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          690                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     43329500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    604944000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  61924010250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27900.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     23245.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  89744942.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        99392                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1665536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1764928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        99392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        99392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        44160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        44160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         26024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            27577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        26563327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       445128150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          471691477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     26563327                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       26563327                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     11802122                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          11802122                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     11802122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       26563327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      445128150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         483493599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 27554                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  695                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1741                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1747                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                131636000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              137770000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           648273500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  4777.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            23527.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                24764                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 593                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2888                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   625.218837                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   422.521431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   402.428512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          445     15.41%     15.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          396     13.71%     29.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          103      3.57%     32.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          168      5.82%     38.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          274      9.49%     47.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          104      3.60%     51.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           20      0.69%     52.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           94      3.25%     55.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1284     44.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2888                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1763456                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           44480                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               471.298073                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.887645                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          9867480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          5240895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        97425300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         266220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    908335470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    671898720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1988061285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    531.325677                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1732356000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    124800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1884544000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10781400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5719065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        99310260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3361680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    928394340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    655007040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1997600985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    533.875240                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1688185250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    124800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1928714750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27488                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           690                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             26967                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 89                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                89                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27488                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port        82811                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total        82811                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   82811                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port      1809088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total      1809088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1809088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27577                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27577    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27577                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3741700000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            57994000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          145522750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          55234                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        27657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1623085                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         2118615                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
