Protel Design System Design Rule Check
PCB File : C:\Data\The Anh\Ban huong\May-Ban-Huong\Design\Incense\PCB_Incense.PcbDoc
Date     : 10/6/2024
Time     : 10:11:29 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=30mil) (IsKeepOut),(All)
   Violation between Clearance Constraint: (9.37mil < 30mil) Between Pad J5-Shell(5726.221mil,883.386mil) on Top Layer And Track (2362.205mil,807.087mil)(8267.717mil,807.087mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (9.37mil < 30mil) Between Pad J5-Shell(6348.268mil,883.386mil) on Top Layer And Track (2362.205mil,807.087mil)(8267.717mil,807.087mil) on Keep-Out Layer 
Rule Violations :2

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=15mil) (IsRegion),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.05mil < 10mil) Between Pad C25-1(5830mil,2053.502mil) on Top Layer And Pad Q25-3(5783.502mil,2028.761mil) on Top Layer [Top Solder] Mask Sliver [8.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.05mil < 10mil) Between Pad C26-1(5655mil,2048.502mil) on Top Layer And Pad Q26-3(5608.502mil,2028.761mil) on Top Layer [Top Solder] Mask Sliver [8.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.78mil < 10mil) Between Pad C26-2(5655mil,2111.494mil) on Top Layer And Pad R8-2(5609.996mil,2081.75mil) on Top Layer [Top Solder] Mask Sliver [8.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.984mil < 10mil) Between Pad C27-1(5481.934mil,2040.72mil) on Top Layer And Pad Q27-3(5438.502mil,2021.751mil) on Top Layer [Top Solder] Mask Sliver [4.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.552mil < 10mil) Between Pad C41-1(3390mil,5241.498mil) on Top Layer And Pad Q28-3(3435mil,5262.99mil) on Top Layer [Top Solder] Mask Sliver [6.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.552mil < 10mil) Between Pad C42-1(2845mil,5246.498mil) on Top Layer And Pad Q29-3(2890mil,5267.99mil) on Top Layer [Top Solder] Mask Sliver [6.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.552mil < 10mil) Between Pad C43-1(3205mil,5246.498mil) on Top Layer And Pad Q30-3(3250mil,5262.99mil) on Top Layer [Top Solder] Mask Sliver [6.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.552mil < 10mil) Between Pad C44-1(2665mil,5246.498mil) on Top Layer And Pad Q31-3(2710mil,5267.99mil) on Top Layer [Top Solder] Mask Sliver [6.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.552mil < 10mil) Between Pad C45-1(3025mil,5246.498mil) on Top Layer And Pad Q32-3(3070mil,5267.99mil) on Top Layer [Top Solder] Mask Sliver [6.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.021mil < 10mil) Between Pad C46-1(7148.62mil,3060mil) on Top Layer And Pad C48-1(7120mil,3000mil) on Top Layer [Top Solder] Mask Sliver [4.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.869mil < 10mil) Between Pad C46-2(7038.384mil,3060mil) on Top Layer And Pad C48-2(7057.008mil,3000mil) on Top Layer [Top Solder] Mask Sliver [1.869mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.201mil < 10mil) Between Pad C47-1(7162.52mil,1536.496mil) on Top Layer And Pad C50-1(7131.498mil,1600mil) on Top Layer [Top Solder] Mask Sliver [8.201mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.37mil < 10mil) Between Pad C47-2(7052.284mil,1536.496mil) on Top Layer And Pad C50-2(7068.506mil,1600mil) on Top Layer [Top Solder] Mask Sliver [5.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C48-1(7120mil,3000mil) on Top Layer And Pad C49-1(7120mil,2950mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C48-2(7057.008mil,3000mil) on Top Layer And Pad C49-2(7057.008mil,2950mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.599mil < 10mil) Between Pad C52-1(6142.085mil,1754.973mil) on Top Layer And Pad R98-2(6092.084mil,1754.977mil) on Top Layer [Top Solder] Mask Sliver [8.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C54-2(5920mil,1758.506mil) on Top Layer And Pad R97-2(5970mil,1758.506mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C60-1(6141.498mil,3350mil) on Top Layer And Pad R104-2(6141.494mil,3400mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad C60-2(6078.506mil,3350mil) on Top Layer And Pad R104-1(6078.502mil,3400mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.334mil < 10mil) Between Pad C66-2(4910.687mil,2386.324mil) on Top Layer And Pad C67-2(4910mil,2341.494mil) on Top Layer [Top Solder] Mask Sliver [9.334mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-4(6065.591mil,1655.433mil) on Top Layer And Pad D23-5(6040mil,1654.567mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D23-5(6040mil,1654.567mil) on Top Layer And Pad D23-6(6014.409mil,1655.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-1(3338.661mil,4679.142mil) on Top Layer And Pad IC2-2(3364.252mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-10(3568.976mil,4679.142mil) on Top Layer And Pad IC2-11(3594.567mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-10(3568.976mil,4679.142mil) on Top Layer And Pad IC2-9(3543.386mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-11(3594.567mil,4679.142mil) on Top Layer And Pad IC2-12(3620.157mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-12(3620.157mil,4679.142mil) on Top Layer And Pad IC2-13(3645.748mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-13(3645.748mil,4679.142mil) on Top Layer And Pad IC2-14(3671.339mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-15(3671.339mil,4950.858mil) on Top Layer And Pad IC2-16(3645.748mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-16(3645.748mil,4950.858mil) on Top Layer And Pad IC2-17(3620.157mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-17(3620.157mil,4950.858mil) on Top Layer And Pad IC2-18(3594.567mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-18(3594.567mil,4950.858mil) on Top Layer And Pad IC2-19(3568.976mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-19(3568.976mil,4950.858mil) on Top Layer And Pad IC2-20(3543.386mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-2(3364.252mil,4679.142mil) on Top Layer And Pad IC2-3(3389.843mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-20(3543.386mil,4950.858mil) on Top Layer And Pad IC2-21(3517.795mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-21(3517.795mil,4950.858mil) on Top Layer And Pad IC2-22(3492.205mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-22(3492.205mil,4950.858mil) on Top Layer And Pad IC2-23(3466.614mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-23(3466.614mil,4950.858mil) on Top Layer And Pad IC2-24(3441.024mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-24(3441.024mil,4950.858mil) on Top Layer And Pad IC2-25(3415.433mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-25(3415.433mil,4950.858mil) on Top Layer And Pad IC2-26(3389.843mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-26(3389.843mil,4950.858mil) on Top Layer And Pad IC2-27(3364.252mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-27(3364.252mil,4950.858mil) on Top Layer And Pad IC2-28(3338.661mil,4950.858mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-3(3389.843mil,4679.142mil) on Top Layer And Pad IC2-4(3415.433mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-4(3415.433mil,4679.142mil) on Top Layer And Pad IC2-5(3441.024mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-5(3441.024mil,4679.142mil) on Top Layer And Pad IC2-6(3466.614mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-6(3466.614mil,4679.142mil) on Top Layer And Pad IC2-7(3492.205mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-7(3492.205mil,4679.142mil) on Top Layer And Pad IC2-8(3517.795mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad IC2-8(3517.795mil,4679.142mil) on Top Layer And Pad IC2-9(3543.386mil,4679.142mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-A1_B12(3949.134mil,5640.291mil) on Top Layer And Pad J1-SH1(3993.228mil,5662.732mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-B1_A12(3697.165mil,5640.291mil) on Top Layer And Pad J1-SH2(3653.071mil,5662.732mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(7757.99mil,1867.638mil) on Top Layer And Pad J2-2(7818.03mil,1925.709mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J2-1(7757.99mil,1867.638mil) on Top Layer And Pad J2-3(7818.03mil,1809.568mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J3-1(7750.793mil,2617.076mil) on Top Layer And Pad J3-2(7810.832mil,2675.147mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J3-1(7750.793mil,2617.076mil) on Top Layer And Pad J3-3(7810.832mil,2559.005mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C2(5937.638mil,1465.079mil) on Top Layer And Pad J5-C6(5887.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad J5-C3(6037.638mil,1465.079mil) on Top Layer And Pad J5-CD(6087.638mil,1465.079mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-1(5481.102mil,1217.441mil) on Top Layer And Pad P5-SW(5524.41mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-3(5394.488mil,1217.441mil) on Top Layer And Pad P5-4(5351.181mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad P5-6(5264.567mil,1217.441mil) on Top Layer And Pad P5-7(5221.26mil,1217.441mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q15-1(6295.018mil,3607mil) on Top Layer And Pad R78-1(6242.007mil,3588.74mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q15-2(6295.018mil,3533mil) on Top Layer And Pad R78-2(6242.007mil,3525.748mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q17-1(6065.018mil,3607mil) on Top Layer And Pad R88-1(6012.007mil,3588.74mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q17-2(6065.018mil,3533mil) on Top Layer And Pad R88-2(6012.007mil,3525.748mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.3mil < 10mil) Between Pad Q2-1(6632.754mil,1451.653mil) on Top Layer And Pad R42-1(6577.753mil,1448.151mil) on Top Layer [Top Solder] Mask Sliver [8.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.158mil < 10mil) Between Pad Q21-1(7613.404mil,2299.795mil) on Top Layer And Pad R96-1(7561.498mil,2300mil) on Top Layer [Top Solder] Mask Sliver [8.158mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.3mil < 10mil) Between Pad Q22-1(6251.378mil,3198.74mil) on Top Layer And Pad R101-2(6306.378mil,3200.234mil) on Top Layer [Top Solder] Mask Sliver [8.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.299mil < 10mil) Between Pad Q22-3(6167.378mil,3235.74mil) on Top Layer And Pad R102-2(6111.378mil,3235.234mil) on Top Layer [Top Solder] Mask Sliver [9.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.551mil < 10mil) Between Pad Q2-3(6716.754mil,1414.653mil) on Top Layer And Pad R40-2(6731.26mil,1366.654mil) on Top Layer [Top Solder] Mask Sliver [9.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.551mil < 10mil) Between Pad Q25-1(5746.502mil,1944.761mil) on Top Layer And Pad R10-1(5698.502mil,1950.253mil) on Top Layer [Top Solder] Mask Sliver [9.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.309mil < 10mil) Between Pad Q25-1(5746.502mil,1944.761mil) on Top Layer And Pad R18-2(5752.008mil,1891.751mil) on Top Layer [Top Solder] Mask Sliver [6.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.289mil < 10mil) Between Pad Q25-3(5783.502mil,2028.761mil) on Top Layer And Pad R6-2(5779.996mil,2076.75mil) on Top Layer [Top Solder] Mask Sliver [1.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.551mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Pad R11-1(5523.502mil,1940.253mil) on Top Layer [Top Solder] Mask Sliver [9.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.309mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Pad R20-2(5577.008mil,1891.751mil) on Top Layer [Top Solder] Mask Sliver [6.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.289mil < 10mil) Between Pad Q26-3(5608.502mil,2028.761mil) on Top Layer And Pad R8-2(5609.996mil,2081.75mil) on Top Layer [Top Solder] Mask Sliver [6.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.309mil < 10mil) Between Pad Q27-1(5401.502mil,1937.751mil) on Top Layer And Pad R27-2(5402.008mil,1884.741mil) on Top Layer [Top Solder] Mask Sliver [6.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.552mil < 10mil) Between Pad Q27-2(5475.502mil,1937.751mil) on Top Layer And Pad R11-1(5523.502mil,1940.253mil) on Top Layer [Top Solder] Mask Sliver [9.552mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.309mil < 10mil) Between Pad Q27-2(5475.502mil,1937.751mil) on Top Layer And Pad R27-1(5465mil,1884.741mil) on Top Layer [Top Solder] Mask Sliver [6.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.289mil < 10mil) Between Pad Q27-3(5438.502mil,2021.751mil) on Top Layer And Pad R22-2(5434.996mil,2069.74mil) on Top Layer [Top Solder] Mask Sliver [1.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.289mil < 10mil) Between Pad Q28-3(3435mil,5262.99mil) on Top Layer And Pad R28-2(3443.506mil,5210mil) on Top Layer [Top Solder] Mask Sliver [6.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q3-1(6630.764mil,1583.653mil) on Top Layer And Pad R43-1(6577.753mil,1583.151mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Pad Q3-2(6630.764mil,1509.653mil) on Top Layer And Pad R43-2(6577.753mil,1520.159mil) on Top Layer [Top Solder] Mask Sliver [6.31mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R129-1(3065mil,4158.502mil) on Top Layer And Pad R130-1(3015mil,4158.502mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R129-2(3065mil,4221.494mil) on Top Layer And Pad R130-2(3015mil,4221.494mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R133-1(5620.001mil,5139.996mil) on Top Layer And Pad R134-1(5570.001mil,5139.996mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R133-1(5620.001mil,5139.996mil) on Top Layer And Pad R135-1(5670.001mil,5139.996mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R133-2(5620.001mil,5202.988mil) on Top Layer And Pad R134-2(5570.001mil,5202.988mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R133-2(5620.001mil,5202.988mil) on Top Layer And Pad R135-2(5670.001mil,5202.988mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R3-1(7572.795mil,3106.104mil) on Top Layer And Pad R4-1(7622.795mil,3106.104mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R3-2(7572.795mil,3043.112mil) on Top Layer And Pad R4-2(7622.795mil,3043.112mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.64mil < 10mil) Between Pad R91-1(5949.555mil,2752.191mil) on Top Layer And Pad R92-1(5997.645mil,2749.772mil) on Top Layer [Top Solder] Mask Sliver [9.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R93-1(5954.921mil,2880.868mil) on Top Layer And Pad R94-1(6004.921mil,2880.868mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad R93-2(5954.921mil,2817.876mil) on Top Layer And Pad R94-2(6004.921mil,2817.876mil) on Top Layer [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-1(7786.929mil,3027.205mil) on Top Layer And Pad U2-2(7786.929mil,3064.606mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-2(7786.929mil,3064.606mil) on Top Layer And Pad U2-3(7786.929mil,3102.008mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-4(7678.661mil,3102.008mil) on Top Layer And Pad U2-5(7678.661mil,3064.606mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U2-5(7678.661mil,3064.606mil) on Top Layer And Pad U2-6(7678.661mil,3027.205mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-1(2835.866mil,4232.402mil) on Top Layer And Pad U3-2(2835.866mil,4195mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-2(2835.866mil,4195mil) on Top Layer And Pad U3-3(2835.866mil,4157.599mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-4(2944.134mil,4157.599mil) on Top Layer And Pad U3-5(2944.134mil,4195mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U3-5(2944.134mil,4195mil) on Top Layer And Pad U3-6(2944.134mil,4232.402mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-1(6227.559mil,2656.26mil) on Top Layer And Pad U9-2(6227.559mil,2616.89mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-10(6227.559mil,2301.929mil) on Top Layer And Pad U9-11(6227.559mil,2262.559mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-10(6227.559mil,2301.929mil) on Top Layer And Pad U9-9(6227.559mil,2341.299mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-11(6227.559mil,2262.559mil) on Top Layer And Pad U9-12(6227.559mil,2223.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-12(6227.559mil,2223.189mil) on Top Layer And Pad U9-13(6227.559mil,2183.819mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-13(6227.559mil,2183.819mil) on Top Layer And Pad U9-14(6227.559mil,2144.449mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-14(6227.559mil,2144.449mil) on Top Layer And Pad U9-15(6227.559mil,2105.079mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-15(6227.559mil,2105.079mil) on Top Layer And Pad U9-16(6227.559mil,2065.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-16(6227.559mil,2065.709mil) on Top Layer And Pad U9-17(6227.559mil,2026.339mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-17(6227.559mil,2026.339mil) on Top Layer And Pad U9-18(6227.559mil,1986.968mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-18(6227.559mil,1986.968mil) on Top Layer And Pad U9-19(6227.559mil,1947.598mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-19(6227.559mil,1947.598mil) on Top Layer And Pad U9-20(6227.559mil,1908.228mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-2(6227.559mil,2616.89mil) on Top Layer And Pad U9-3(6227.559mil,2577.52mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-20(6227.559mil,1908.228mil) on Top Layer And Pad U9-81(6227.559mil,1868.858mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-21(6444.094mil,1691.693mil) on Top Layer And Pad U9-22(6483.464mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-21(6444.094mil,1691.693mil) on Top Layer And Pad U9-84(6404.724mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-22(6483.464mil,1691.693mil) on Top Layer And Pad U9-23(6522.834mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-23(6522.834mil,1691.693mil) on Top Layer And Pad U9-24(6562.205mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-24(6562.205mil,1691.693mil) on Top Layer And Pad U9-25(6601.575mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-25(6601.575mil,1691.693mil) on Top Layer And Pad U9-26(6640.945mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-26(6640.945mil,1691.693mil) on Top Layer And Pad U9-27(6680.315mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-27(6680.315mil,1691.693mil) on Top Layer And Pad U9-28(6719.685mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-28(6719.685mil,1691.693mil) on Top Layer And Pad U9-29(6759.055mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-29(6759.055mil,1691.693mil) on Top Layer And Pad U9-30(6798.425mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-3(6227.559mil,2577.52mil) on Top Layer And Pad U9-4(6227.559mil,2538.15mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-30(6798.425mil,1691.693mil) on Top Layer And Pad U9-31(6837.795mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-31(6837.795mil,1691.693mil) on Top Layer And Pad U9-32(6877.165mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-32(6877.165mil,1691.693mil) on Top Layer And Pad U9-33(6916.535mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-33(6916.535mil,1691.693mil) on Top Layer And Pad U9-34(6955.905mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-34(6955.905mil,1691.693mil) on Top Layer And Pad U9-35(6995.275mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-35(6995.275mil,1691.693mil) on Top Layer And Pad U9-36(7034.645mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-36(7034.645mil,1691.693mil) on Top Layer And Pad U9-37(7074.016mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-37(7074.016mil,1691.693mil) on Top Layer And Pad U9-38(7113.386mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-38(7113.386mil,1691.693mil) on Top Layer And Pad U9-39(7152.756mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-39(7152.756mil,1691.693mil) on Top Layer And Pad U9-40(7192.126mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-4(6227.559mil,2538.15mil) on Top Layer And Pad U9-5(6227.559mil,2498.78mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-40(7192.126mil,1691.693mil) on Top Layer And Pad U9-83(7231.496mil,1691.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-41(7408.661mil,1908.228mil) on Top Layer And Pad U9-42(7408.661mil,1947.598mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-41(7408.661mil,1908.228mil) on Top Layer And Pad U9-82(7408.661mil,1868.858mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-42(7408.661mil,1947.598mil) on Top Layer And Pad U9-43(7408.661mil,1986.968mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-43(7408.661mil,1986.968mil) on Top Layer And Pad U9-44(7408.661mil,2026.339mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-44(7408.661mil,2026.339mil) on Top Layer And Pad U9-45(7408.661mil,2065.709mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-45(7408.661mil,2065.709mil) on Top Layer And Pad U9-46(7408.661mil,2105.079mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-46(7408.661mil,2105.079mil) on Top Layer And Pad U9-47(7408.661mil,2144.449mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-47(7408.661mil,2144.449mil) on Top Layer And Pad U9-48(7408.661mil,2183.819mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-48(7408.661mil,2183.819mil) on Top Layer And Pad U9-49(7408.661mil,2223.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-49(7408.661mil,2223.189mil) on Top Layer And Pad U9-50(7408.661mil,2262.559mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-5(6227.559mil,2498.78mil) on Top Layer And Pad U9-6(6227.559mil,2459.41mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-50(7408.661mil,2262.559mil) on Top Layer And Pad U9-51(7408.661mil,2301.929mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-51(7408.661mil,2301.929mil) on Top Layer And Pad U9-52(7408.661mil,2341.299mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-52(7408.661mil,2341.299mil) on Top Layer And Pad U9-53(7408.661mil,2380.669mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-53(7408.661mil,2380.669mil) on Top Layer And Pad U9-54(7408.661mil,2420.039mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-54(7408.661mil,2420.039mil) on Top Layer And Pad U9-55(7408.661mil,2459.41mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-55(7408.661mil,2459.41mil) on Top Layer And Pad U9-56(7408.661mil,2498.78mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-56(7408.661mil,2498.78mil) on Top Layer And Pad U9-57(7408.661mil,2538.15mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-57(7408.661mil,2538.15mil) on Top Layer And Pad U9-58(7408.661mil,2577.52mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-58(7408.661mil,2577.52mil) on Top Layer And Pad U9-59(7408.661mil,2616.89mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-59(7408.661mil,2616.89mil) on Top Layer And Pad U9-60(7408.661mil,2656.26mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-6(6227.559mil,2459.41mil) on Top Layer And Pad U9-7(6227.559mil,2420.039mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-60(7408.661mil,2656.26mil) on Top Layer And Pad U9-85(7408.661mil,2695.63mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-61(7192.126mil,2872.795mil) on Top Layer And Pad U9-62(7152.756mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-61(7192.126mil,2872.795mil) on Top Layer And Pad U9-87(7231.496mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-62(7152.756mil,2872.795mil) on Top Layer And Pad U9-63(7113.386mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-63(7113.386mil,2872.795mil) on Top Layer And Pad U9-64(7074.016mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-64(7074.016mil,2872.795mil) on Top Layer And Pad U9-65(7034.645mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-65(7034.645mil,2872.795mil) on Top Layer And Pad U9-66(6995.275mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-66(6995.275mil,2872.795mil) on Top Layer And Pad U9-67(6955.905mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-67(6955.905mil,2872.795mil) on Top Layer And Pad U9-68(6916.535mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-68(6916.535mil,2872.795mil) on Top Layer And Pad U9-69(6877.165mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-69(6877.165mil,2872.795mil) on Top Layer And Pad U9-70(6837.795mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-7(6227.559mil,2420.039mil) on Top Layer And Pad U9-8(6227.559mil,2380.669mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-70(6837.795mil,2872.795mil) on Top Layer And Pad U9-71(6798.425mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-71(6798.425mil,2872.795mil) on Top Layer And Pad U9-72(6759.055mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-72(6759.055mil,2872.795mil) on Top Layer And Pad U9-73(6719.685mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-73(6719.685mil,2872.795mil) on Top Layer And Pad U9-74(6680.315mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-74(6680.315mil,2872.795mil) on Top Layer And Pad U9-75(6640.945mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-75(6640.945mil,2872.795mil) on Top Layer And Pad U9-76(6601.575mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-76(6601.575mil,2872.795mil) on Top Layer And Pad U9-77(6562.205mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-77(6562.205mil,2872.795mil) on Top Layer And Pad U9-78(6522.834mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-78(6522.834mil,2872.795mil) on Top Layer And Pad U9-79(6483.464mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-79(6483.464mil,2872.795mil) on Top Layer And Pad U9-80(6444.094mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-8(6227.559mil,2380.669mil) on Top Layer And Pad U9-9(6227.559mil,2341.299mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U9-80(6444.094mil,2872.795mil) on Top Layer And Pad U9-86(6404.724mil,2872.795mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
Rule Violations :183

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.864mil < 10mil) Between Arc (7718.194mil,2617.588mil) on Top Overlay And Pad C58-1(7685.068mil,2616.412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7965.591mil,3212.677mil)(7965.591mil,3236.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7965.591mil,3322.913mil)(7965.591mil,3346.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C10-1(7957.717mil,3279.606mil) on Top Layer And Track (7993.15mil,3212.677mil)(7993.15mil,3236.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad C12-1(7637.795mil,2789.488mil) on Top Layer And Track (7606.299mil,2817.834mil)(7669.291mil,2817.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C13-1(7802.795mil,2874.606mil) on Top Layer And Track (7768.792mil,2768.606mil)(7768.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-1(7802.795mil,2874.606mil) on Top Layer And Track (7768.792mil,2900.606mil)(7835.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(7802.795mil,2874.606mil) on Top Layer And Track (7777.792mil,2817.846mil)(7777.792mil,2851.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(7802.795mil,2874.606mil) on Top Layer And Track (7827.792mil,2817.846mil)(7827.792mil,2851.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C13-1(7802.795mil,2874.606mil) on Top Layer And Track (7835.792mil,2768.606mil)(7835.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C13-2(7802.795mil,2794.606mil) on Top Layer And Track (7768.792mil,2768.606mil)(7768.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-2(7802.795mil,2794.606mil) on Top Layer And Track (7768.792mil,2768.606mil)(7835.792mil,2768.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(7802.795mil,2794.606mil) on Top Layer And Track (7777.792mil,2817.846mil)(7777.792mil,2851.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(7802.795mil,2794.606mil) on Top Layer And Track (7827.792mil,2817.846mil)(7827.792mil,2851.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C13-2(7802.795mil,2794.606mil) on Top Layer And Track (7835.792mil,2768.606mil)(7835.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.503mil < 10mil) Between Pad C14-2(7877.795mil,2794.606mil) on Top Layer And Track (7843.792mil,2768.606mil)(7843.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C14-2(7877.795mil,2794.606mil) on Top Layer And Track (7843.792mil,2768.606mil)(7910.792mil,2768.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(7877.795mil,2794.606mil) on Top Layer And Track (7852.792mil,2817.846mil)(7852.792mil,2851.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(7877.795mil,2794.606mil) on Top Layer And Track (7902.792mil,2817.846mil)(7902.792mil,2851.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad C14-2(7877.795mil,2794.606mil) on Top Layer And Track (7910.792mil,2768.606mil)(7910.792mil,2900.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad C21-1(2780mil,4455.118mil) on Top Layer And Track (2748.504mil,4426.772mil)(2811.496mil,4426.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad C22-2(2865mil,4344.882mil) on Top Layer And Track (2833.504mil,4373.228mil)(2896.496mil,4373.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.976mil < 10mil) Between Pad C22-2(2865mil,4344.882mil) on Top Layer And Track (2912.003mil,4329mil)(2912.003mil,4461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.799mil < 10mil) Between Pad C22-2(2865mil,4344.882mil) on Top Layer And Track (2912.003mil,4329mil)(2979.003mil,4329mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.799mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.635mil < 10mil) Between Pad C27-1(5481.934mil,2040.72mil) on Top Layer And Track (5461.502mil,2012.751mil)(5497.502mil,2012.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C27-1(5481.934mil,2040.72mil) on Top Layer And Track (5466.186mil,2064.342mil)(5497.682mil,2064.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.773mil < 10mil) Between Pad C27-1(5481.934mil,2040.72mil) on Top Layer And Track (5497.502mil,1966.751mil)(5497.502mil,2012.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C27-2(5481.934mil,2103.712mil) on Top Layer And Track (5466.186mil,2080.09mil)(5497.682mil,2080.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.908mil < 10mil) Between Pad C4-1(3368.622mil,3728.386mil) on Top Layer And Track (3301.693mil,3692.953mil)(3325.315mil,3692.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.908mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.888mil < 10mil) Between Pad C4-1(3368.622mil,3728.386mil) on Top Layer And Track (3301.693mil,3720.512mil)(3325.315mil,3720.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad C4-1(3368.622mil,3728.386mil) on Top Layer And Track (3411.929mil,3720.512mil)(3435.551mil,3720.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C41-1(3390mil,5241.498mil) on Top Layer And Track (3374.252mil,5217.876mil)(3405.748mil,5217.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C41-2(3390mil,5178.506mil) on Top Layer And Track (3374.252mil,5202.128mil)(3405.748mil,5202.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.94mil < 10mil) Between Pad C4-2(3368.622mil,3988.228mil) on Top Layer And Track (3238.701mil,3996.102mil)(3329.252mil,3996.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.645mil < 10mil) Between Pad C4-2(3368.622mil,3988.228mil) on Top Layer And Track (3407.992mil,3996.102mil)(3498.543mil,3996.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C42-1(2845mil,5246.498mil) on Top Layer And Track (2829.252mil,5222.876mil)(2860.748mil,5222.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C42-2(2845mil,5183.506mil) on Top Layer And Track (2829.252mil,5207.128mil)(2860.748mil,5207.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C43-1(3205mil,5246.498mil) on Top Layer And Track (3189.252mil,5222.876mil)(3220.748mil,5222.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.483mil < 10mil) Between Pad C43-1(3205mil,5246.498mil) on Top Layer And Track (3191mil,5271.99mil)(3191mil,5317.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.483mil < 10mil) Between Pad C43-1(3205mil,5246.498mil) on Top Layer And Track (3191mil,5271.99mil)(3227mil,5271.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C43-2(3205mil,5183.506mil) on Top Layer And Track (3189.252mil,5207.128mil)(3220.748mil,5207.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C45-1(3025mil,5246.498mil) on Top Layer And Track (3009.252mil,5222.876mil)(3040.748mil,5222.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C45-2(3025mil,5183.506mil) on Top Layer And Track (3009.252mil,5207.128mil)(3040.748mil,5207.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C58-1(7685.068mil,2616.412mil) on Top Layer And Track (7669.32mil,2592.79mil)(7700.816mil,2592.79mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C58-2(7685.068mil,2553.42mil) on Top Layer And Track (7669.32mil,2577.042mil)(7700.816mil,2577.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C59-1(7511.324mil,2616.675mil) on Top Layer And Track (7495.576mil,2593.053mil)(7527.072mil,2593.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C60-1(6141.498mil,3350mil) on Top Layer And Track (6117.876mil,3334.252mil)(6117.876mil,3365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C69-1(4711.498mil,2520mil) on Top Layer And Track (4687.876mil,2504.252mil)(4687.876mil,2535.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C73-1(4488.502mil,3330mil) on Top Layer And Track (4512.124mil,3314.252mil)(4512.124mil,3345.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C73-2(4551.494mil,3330mil) on Top Layer And Track (4527.872mil,3314.252mil)(4527.872mil,3345.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad C74-2(4385.827mil,2726.256mil) on Top Layer And Text "C74" (4399.188mil,2751.951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad C74-2(4385.827mil,2726.256mil) on Top Layer And Track (4370.079mil,2702.633mil)(4401.575mil,2702.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.064mil < 10mil) Between Pad C75-2(5356.494mil,2195mil) on Top Layer And Track (5332.872mil,2179.252mil)(5332.872mil,2210.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.263mil < 10mil) Between Pad C83-2(4310mil,1655.003mil) on Top Layer And Track (4333.622mil,1639.255mil)(4333.622mil,1670.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.873mil < 10mil) Between Pad C88-1(2580.079mil,3935mil) on Top Layer And Track (2544.646mil,3978.307mil)(2544.646mil,4001.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C88-1(2580.079mil,3935mil) on Top Layer And Track (2572.205mil,3868.071mil)(2572.205mil,3891.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad C88-1(2580.079mil,3935mil) on Top Layer And Track (2572.205mil,3978.307mil)(2572.205mil,4001.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C88-2(2839.921mil,3935mil) on Top Layer And Track (2847.795mil,3805.079mil)(2847.795mil,3895.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad C88-2(2839.921mil,3935mil) on Top Layer And Track (2847.795mil,3974.37mil)(2847.795mil,4064.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D19-2(5335mil,3620mil) on Top Layer And Track (5310mil,3580mil)(5376mil,3580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D19-2(5335mil,3620mil) on Top Layer And Track (5310mil,3660mil)(5376mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D19-2(5335mil,3620mil) on Top Layer And Track (5376mil,3580mil)(5376mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.91mil < 10mil) Between Pad D22-2(7820mil,2249.528mil) on Top Layer And Track (7802.677mil,2208.189mil)(7802.677mil,2231.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.013mil < 10mil) Between Pad F1-1(2704.409mil,2009.606mil) on Multi-Layer And Track (2653.228mil,1922.992mil)(2653.228mil,2297.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.565mil < 10mil) Between Pad F1-2(2755.591mil,2210.394mil) on Multi-Layer And Track (2806.772mil,1922.992mil)(2806.772mil,2297.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-1(5190mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-15(5890mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-17(5990mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-19(6090mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-3(5290mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad HD1-5(5390mil,5410mil) on Multi-Layer And Track (4989.747mil,5400.464mil)(6290mil,5400.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.787mil < 10mil) Between Pad IC2-1(3338.661mil,4679.142mil) on Top Layer And Track (3302mil,4681mil)(3321mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad IC2-1(3338.661mil,4679.142mil) on Top Layer And Track (3321mil,4662mil)(3325mil,4662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad J3-3(7810.832mil,2559.005mil) on Top Layer And Track (7759.651mil,2565.895mil)(7759.651mil,2587.115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad J3-3(7810.832mil,2559.005mil) on Top Layer And Track (7862.013mil,2565.895mil)(7862.013mil,2668.257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad J4-6(2959.468mil,5565.901mil) on Multi-Layer And Track (2908.194mil,5566.007mil)(2915.601mil,5566.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Pad J7-1(6496.992mil,1053.583mil) on Multi-Layer And Track (6441.931mil,1054.149mil)(6452.366mil,1054.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.888mil < 10mil) Between Pad J7-3(6693.823mil,1053.583mil) on Multi-Layer And Track (6737.691mil,1053.477mil)(6745.097mil,1053.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K2-4(5621.299mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K2-4(5621.299mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K3-1(7263.032mil,3925.945mil) on Multi-Layer And Track (6957.913mil,3870.827mil)(7568.15mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K5-1(6560.276mil,3925.945mil) on Multi-Layer And Track (6255.158mil,3870.827mil)(6865.394mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K5-3(6796.496mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K5-3(6796.496mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K5-4(6324.055mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K5-4(6324.055mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K6-1(7943.779mil,3925.945mil) on Multi-Layer And Track (7638.661mil,3870.827mil)(8248.898mil,3870.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K6-4(7707.559mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.041mil < 10mil) Between Pad K6-4(7707.559mil,4485mil) on Multi-Layer And Polygon Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P10-1(3725.354mil,1237.402mil) on Multi-Layer And Track (3610mil,1194.094mil)(3673.583mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.015mil < 10mil) Between Pad P10-1(3725.354mil,1237.402mil) on Multi-Layer And Track (3772.598mil,1194.094mil)(3831.653mil,1194.094mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-5(4510mil,5410mil) on Multi-Layer And Track (4108.89mil,5394.848mil)(4910mil,5394.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-7(4610mil,5410mil) on Multi-Layer And Track (4108.89mil,5394.848mil)(4910mil,5394.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-9(4710mil,5410mil) on Multi-Layer And Track (4108.89mil,5394.848mil)(4910mil,5394.848mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-1(7751.26mil,1037.295mil) on Multi-Layer And Track (7377.337mil,1078.414mil)(7889.673mil,1078.414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-1(7200.734mil,1042.448mil) on Multi-Layer And Track (6826.811mil,1083.567mil)(7339.147mil,1083.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.7mil < 10mil) Between Pad P3-2(7082.624mil,1042.448mil) on Multi-Layer And Track (6826.811mil,1083.567mil)(7339.147mil,1083.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.7mil < 10mil) Between Pad P3-3(6964.514mil,1042.448mil) on Multi-Layer And Track (6826.811mil,1083.567mil)(7339.147mil,1083.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.923mil < 10mil) Between Pad P3-6(6964.514mil,1160.558mil) on Multi-Layer And Text "HUM" (6755mil,1206.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-1(4904.803mil,1238.504mil) on Multi-Layer And Track (4789.449mil,1195.197mil)(4853.032mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.015mil < 10mil) Between Pad P4-1(4904.803mil,1238.504mil) on Multi-Layer And Track (4952.047mil,1195.197mil)(5011.102mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.57mil < 10mil) Between Pad P4-2(4739.449mil,1238.504mil) on Multi-Layer And Track (4624.095mil,1195.197mil)(4687.677mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad P4-2(4739.449mil,1238.504mil) on Multi-Layer And Track (4789.449mil,1195.197mil)(4853.032mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Pad P4-3(4574.095mil,1238.504mil) on Multi-Layer And Track (4467.795mil,1195.197mil)(4526.85mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.649mil < 10mil) Between Pad P4-3(4574.095mil,1238.504mil) on Multi-Layer And Track (4624.095mil,1195.197mil)(4687.677mil,1195.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-1(5481.102mil,1217.441mil) on Top Layer And Track (5097.244mil,1191.85mil)(5636.614mil,1191.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-5(5307.874mil,1217.441mil) on Top Layer And Track (5097.244mil,1191.85mil)(5636.614mil,1191.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-SW(5524.41mil,1217.441mil) on Top Layer And Track (5097.244mil,1191.85mil)(5636.614mil,1191.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-SW(5571.654mil,1217.441mil) on Top Layer And Track (5097.244mil,1191.85mil)(5636.614mil,1191.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P8-2(7143.937mil,5392.598mil) on Multi-Layer And Track (7030.354mil,5435.905mil)(7093.937mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.551mil < 10mil) Between Pad P8-2(7143.937mil,5392.598mil) on Multi-Layer And Track (7195.709mil,5435.905mil)(7259.291mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P8-3(7309.291mil,5392.598mil) on Multi-Layer And Track (7195.709mil,5435.905mil)(7259.291mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.551mil < 10mil) Between Pad P8-3(7309.291mil,5392.598mil) on Multi-Layer And Track (7361.063mil,5435.905mil)(7424.646mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.462mil < 10mil) Between Pad P8-4(7474.646mil,5392.598mil) on Multi-Layer And Track (7361.063mil,5435.905mil)(7424.646mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.462mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.551mil < 10mil) Between Pad P8-4(7474.646mil,5392.598mil) on Multi-Layer And Track (7526.417mil,5435.905mil)(7590mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.644mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6771.502mil,5425.235mil)(6835.084mil,5425.235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6872.283mil,5435.905mil)(6872.283mil,5939.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad P9-1(6803.277mil,5392.364mil) on Multi-Layer And Track (6872.283mil,5435.905mil)(6931.339mil,5435.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q13-1(5051.99mil,3468mil) on Top Layer And Track (4997.99mil,3446mil)(5022.99mil,3446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q13-1(5051.99mil,3468mil) on Top Layer And Track (5042.99mil,3491mil)(5042.99mil,3519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q13-2(5051.99mil,3542mil) on Top Layer And Track (4976.99mil,3564mil)(5022.99mil,3564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q13-2(5051.99mil,3542mil) on Top Layer And Track (5042.99mil,3491mil)(5042.99mil,3519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q17-1(6065.018mil,3607mil) on Top Layer And Track (6074.018mil,3556mil)(6074.018mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q17-1(6065.018mil,3607mil) on Top Layer And Track (6094.018mil,3629mil)(6119.018mil,3629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Pad Q17-2(6065.018mil,3533mil) on Top Layer And Track (6031.693mil,3545.431mil)(6031.693mil,3569.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q17-2(6065.018mil,3533mil) on Top Layer And Track (6074.018mil,3556mil)(6074.018mil,3584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q17-2(6065.018mil,3533mil) on Top Layer And Track (6094.018mil,3511mil)(6140.018mil,3511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q17-3(6149.018mil,3570mil) on Top Layer And Track (6140.018mil,3511mil)(6140.018mil,3547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q17-3(6149.018mil,3570mil) on Top Layer And Track (6140.018mil,3593mil)(6140.018mil,3629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q20-2(6062.931mil,2812.37mil) on Top Layer And Track (6071.931mil,2835.37mil)(6071.931mil,2863.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q20-2(6062.931mil,2812.37mil) on Top Layer And Track (6091.931mil,2790.37mil)(6137.931mil,2790.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q20-3(6146.931mil,2849.37mil) on Top Layer And Track (6137.931mil,2790.37mil)(6137.931mil,2826.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q20-3(6146.931mil,2849.37mil) on Top Layer And Track (6137.931mil,2872.37mil)(6137.931mil,2908.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q22-2(6251.378mil,3272.74mil) on Top Layer And Track (6176.378mil,3294.74mil)(6222.378mil,3294.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q22-2(6251.378mil,3272.74mil) on Top Layer And Track (6242.378mil,3221.74mil)(6242.378mil,3249.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q23-1(6198.01mil,3407mil) on Top Layer And Track (6207.01mil,3356mil)(6207.01mil,3384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q23-1(6198.01mil,3407mil) on Top Layer And Track (6227.01mil,3429mil)(6252.01mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.63mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Track (5543.187mil,1959.94mil)(5543.187mil,1983.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Track (5549.502mil,1973.761mil)(5549.502mil,1998.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Track (5594.502mil,1953.761mil)(5622.502mil,1953.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.333mil < 10mil) Between Pad Q26-1(5571.502mil,1944.761mil) on Top Layer And Track (5596.691mil,1911.436mil)(5620.313mil,1911.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q26-2(5645.502mil,1944.761mil) on Top Layer And Track (5594.502mil,1953.761mil)(5622.502mil,1953.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.333mil < 10mil) Between Pad Q26-2(5645.502mil,1944.761mil) on Top Layer And Track (5596.691mil,1911.436mil)(5620.313mil,1911.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q26-2(5645.502mil,1944.761mil) on Top Layer And Track (5667.502mil,1973.761mil)(5667.502mil,2019.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q27-1(5401.502mil,1937.751mil) on Top Layer And Track (5379.502mil,1966.751mil)(5379.502mil,1991.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.391mil < 10mil) Between Pad Q27-1(5401.502mil,1937.751mil) on Top Layer And Track (5421.691mil,1904.426mil)(5445.313mil,1904.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q27-1(5401.502mil,1937.751mil) on Top Layer And Track (5424.502mil,1946.751mil)(5452.502mil,1946.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q27-2(5475.502mil,1937.751mil) on Top Layer And Track (5424.502mil,1946.751mil)(5452.502mil,1946.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q27-2(5475.502mil,1937.751mil) on Top Layer And Track (5497.502mil,1966.751mil)(5497.502mil,2012.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.63mil < 10mil) Between Pad Q27-2(5475.502mil,1937.751mil) on Top Layer And Track (5503.817mil,1959.94mil)(5503.817mil,1983.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q28-1(3472mil,5346.99mil) on Top Layer And Track (3421mil,5337.99mil)(3449mil,5337.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.391mil < 10mil) Between Pad Q28-1(3472mil,5346.99mil) on Top Layer And Track (3428.189mil,5380.315mil)(3451.811mil,5380.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q28-1(3472mil,5346.99mil) on Top Layer And Track (3494mil,5292.99mil)(3494mil,5317.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q28-2(3398mil,5346.99mil) on Top Layer And Track (3376mil,5271.99mil)(3376mil,5317.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q28-2(3398mil,5346.99mil) on Top Layer And Track (3421mil,5337.99mil)(3449mil,5337.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q28-3(3435mil,5262.99mil) on Top Layer And Track (3376mil,5271.99mil)(3412mil,5271.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q28-3(3435mil,5262.99mil) on Top Layer And Track (3458mil,5271.99mil)(3494mil,5271.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q29-1(2927mil,5351.99mil) on Top Layer And Track (2876mil,5342.99mil)(2904mil,5342.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.333mil < 10mil) Between Pad Q29-1(2927mil,5351.99mil) on Top Layer And Track (2878.189mil,5385.315mil)(2901.811mil,5385.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q29-1(2927mil,5351.99mil) on Top Layer And Track (2949mil,5297.99mil)(2949mil,5322.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q29-3(2890mil,5267.99mil) on Top Layer And Track (2831mil,5276.99mil)(2867mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.683mil < 10mil) Between Pad Q29-3(2890mil,5267.99mil) on Top Layer And Track (2908.189mil,5234.685mil)(2931.811mil,5234.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q29-3(2890mil,5267.99mil) on Top Layer And Track (2913mil,5276.99mil)(2949mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q30-1(3287mil,5346.99mil) on Top Layer And Track (3236mil,5337.99mil)(3264mil,5337.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q30-1(3287mil,5346.99mil) on Top Layer And Track (3309mil,5292.99mil)(3309mil,5317.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q30-2(3213mil,5346.99mil) on Top Layer And Track (3191mil,5271.99mil)(3191mil,5317.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.391mil < 10mil) Between Pad Q30-2(3213mil,5346.99mil) on Top Layer And Track (3233.189mil,5380.315mil)(3256.811mil,5380.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q30-2(3213mil,5346.99mil) on Top Layer And Track (3236mil,5337.99mil)(3264mil,5337.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q30-3(3250mil,5262.99mil) on Top Layer And Track (3191mil,5271.99mil)(3227mil,5271.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad Q30-3(3250mil,5262.99mil) on Top Layer And Track (3273.189mil,5229.685mil)(3296.811mil,5229.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q30-3(3250mil,5262.99mil) on Top Layer And Track (3273mil,5271.99mil)(3309mil,5271.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q31-3(2710mil,5267.99mil) on Top Layer And Track (2651mil,5276.99mil)(2687mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.977mil < 10mil) Between Pad Q31-3(2710mil,5267.99mil) on Top Layer And Track (2733.189mil,5234.685mil)(2756.811mil,5234.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q31-3(2710mil,5267.99mil) on Top Layer And Track (2733mil,5276.99mil)(2769mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q32-1(3107mil,5351.99mil) on Top Layer And Track (3056mil,5342.99mil)(3084mil,5342.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.333mil < 10mil) Between Pad Q32-1(3107mil,5351.99mil) on Top Layer And Track (3058.189mil,5385.315mil)(3081.811mil,5385.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q32-1(3107mil,5351.99mil) on Top Layer And Track (3129mil,5297.99mil)(3129mil,5322.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q4-3(6714.764mil,1261.653mil) on Top Layer And Track (6705.764mil,1202.653mil)(6705.764mil,1238.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q4-3(6714.764mil,1261.653mil) on Top Layer And Track (6705.764mil,1284.653mil)(6705.764mil,1320.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q7-1(4862.921mil,1856.651mil) on Top Layer And Track (4840.921mil,1885.651mil)(4840.921mil,1910.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q7-1(4862.921mil,1856.651mil) on Top Layer And Track (4885.921mil,1865.651mil)(4913.921mil,1865.651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad Q9-2(3246mil,3060mil) on Top Layer And Track (3224mil,2985mil)(3224mil,3031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q9-2(3246mil,3060mil) on Top Layer And Track (3269mil,3051mil)(3297mil,3051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q9-3(3283mil,2976mil) on Top Layer And Track (3224mil,2985mil)(3260mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad Q9-3(3283mil,2976mil) on Top Layer And Track (3306mil,2985mil)(3342mil,2985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R105-1(6360mil,3298.502mil) on Top Layer And Track (6340.315mil,3318.189mil)(6340.315mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R105-1(6360mil,3298.502mil) on Top Layer And Track (6379.685mil,3318.189mil)(6379.685mil,3341.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R106-1(5238.74mil,2609.328mil) on Top Layer And Track (5219.055mil,2629.016mil)(5219.055mil,2652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R106-1(5238.74mil,2609.328mil) on Top Layer And Track (5258.425mil,2629.016mil)(5258.425mil,2652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R116-2(5208.506mil,2410mil) on Top Layer And Track (5228.189mil,2390.315mil)(5251.811mil,2390.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R116-2(5208.506mil,2410mil) on Top Layer And Track (5228.189mil,2429.685mil)(5251.811mil,2429.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R117-1(5273.498mil,2358.01mil) on Top Layer And Track (5230.189mil,2338.325mil)(5253.811mil,2338.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R117-1(5273.498mil,2358.01mil) on Top Layer And Track (5230.189mil,2377.695mil)(5253.811mil,2377.695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R117-2(5210.506mil,2358.01mil) on Top Layer And Track (5230.189mil,2338.325mil)(5253.811mil,2338.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R117-2(5210.506mil,2358.01mil) on Top Layer And Track (5230.189mil,2377.695mil)(5253.811mil,2377.695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R123-1(4312.992mil,1595.003mil) on Top Layer And Track (4269.683mil,1575.317mil)(4293.305mil,1575.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R123-1(4312.992mil,1595.003mil) on Top Layer And Track (4269.683mil,1614.687mil)(4293.305mil,1614.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R123-2(4250mil,1595.003mil) on Top Layer And Track (4269.683mil,1575.317mil)(4293.305mil,1575.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R123-2(4250mil,1595.003mil) on Top Layer And Track (4269.683mil,1614.687mil)(4293.305mil,1614.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R126-1(4251.493mil,1706.5mil) on Top Layer And Track (4231.809mil,1663.191mil)(4231.809mil,1686.813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R126-1(4251.493mil,1706.5mil) on Top Layer And Track (4271.179mil,1663.191mil)(4271.179mil,1686.813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R131-2(2835mil,4100mil) on Top Layer And Track (2791.695mil,4080.315mil)(2815.317mil,4080.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R131-2(2835mil,4100mil) on Top Layer And Track (2791.695mil,4119.685mil)(2815.317mil,4119.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R134-1(5570.001mil,5139.996mil) on Top Layer And Track (5550.315mil,5159.683mil)(5550.315mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R134-1(5570.001mil,5139.996mil) on Top Layer And Track (5589.685mil,5159.683mil)(5589.685mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R134-2(5570.001mil,5202.988mil) on Top Layer And Track (5550.315mil,5159.683mil)(5550.315mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R134-2(5570.001mil,5202.988mil) on Top Layer And Track (5589.685mil,5159.683mil)(5589.685mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R135-1(5670.001mil,5139.996mil) on Top Layer And Track (5650.315mil,5159.683mil)(5650.315mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R135-1(5670.001mil,5139.996mil) on Top Layer And Track (5689.685mil,5159.683mil)(5689.685mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.728mil < 10mil) Between Pad R135-1(5670.001mil,5139.996mil) on Top Layer And Track (5700.315mil,5128.189mil)(5700.315mil,5151.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R135-2(5670.001mil,5202.988mil) on Top Layer And Track (5650.315mil,5159.683mil)(5650.315mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R135-2(5670.001mil,5202.988mil) on Top Layer And Track (5689.685mil,5159.683mil)(5689.685mil,5183.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R15-1(6608.502mil,1140mil) on Top Layer And Track (6628.189mil,1120.315mil)(6651.811mil,1120.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R15-1(6608.502mil,1140mil) on Top Layer And Track (6628.189mil,1159.685mil)(6651.811mil,1159.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R15-2(6671.494mil,1140mil) on Top Layer And Track (6628.189mil,1120.315mil)(6651.811mil,1120.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R15-2(6671.494mil,1140mil) on Top Layer And Track (6628.189mil,1159.685mil)(6651.811mil,1159.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R18-1(5815mil,1891.751mil) on Top Layer And Track (5771.691mil,1872.066mil)(5795.313mil,1872.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R18-1(5815mil,1891.751mil) on Top Layer And Track (5771.691mil,1911.436mil)(5795.313mil,1911.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R20-1(5640mil,1891.751mil) on Top Layer And Track (5596.691mil,1872.066mil)(5620.313mil,1872.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R20-1(5640mil,1891.751mil) on Top Layer And Track (5596.691mil,1911.436mil)(5620.313mil,1911.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R44-1(6574.252mil,1296.654mil) on Top Layer And Track (6530.943mil,1276.968mil)(6554.565mil,1276.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R44-1(6574.252mil,1296.654mil) on Top Layer And Track (6530.943mil,1316.338mil)(6554.565mil,1316.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R46-2(3392.48mil,2347.91mil) on Top Layer And Track (3349.175mil,2328.225mil)(3372.797mil,2328.225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R46-2(3392.48mil,2347.91mil) on Top Layer And Track (3349.175mil,2367.595mil)(3372.797mil,2367.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R48-1(3137.485mil,2331.412mil) on Top Layer And Track (3094.175mil,2311.727mil)(3117.797mil,2311.727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R48-1(3137.485mil,2331.412mil) on Top Layer And Track (3094.175mil,2351.097mil)(3117.797mil,2351.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R48-2(3074.493mil,2331.412mil) on Top Layer And Track (3094.175mil,2311.727mil)(3117.797mil,2311.727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R48-2(3074.493mil,2331.412mil) on Top Layer And Track (3094.175mil,2351.097mil)(3117.797mil,2351.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad R49-1(2540mil,1480mil) on Multi-Layer And Track (2585.795mil,1477.43mil)(2585.795mil,1600.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad R49-1(2540mil,1480mil) on Multi-Layer And Track (2585.795mil,850mil)(2585.795mil,1477.43mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad R49-2(2540mil,980mil) on Multi-Layer And Track (2585.795mil,850mil)(2585.795mil,1477.43mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.218mil < 10mil) Between Pad R49-3(2440mil,1180mil) on Multi-Layer And Track (2395.594mil,850mil)(2395.594mil,1600.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R55-1(5095.406mil,2003.488mil) on Top Layer And Track (5052.097mil,1983.803mil)(5075.719mil,1983.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R55-1(5095.406mil,2003.488mil) on Top Layer And Track (5052.097mil,2023.173mil)(5075.719mil,2023.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.912mil < 10mil) Between Pad R55-2(5032.414mil,2003.488mil) on Top Layer And Track (5052.097mil,1983.803mil)(5075.719mil,1983.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad R55-2(5032.414mil,2003.488mil) on Top Layer And Track (5052.097mil,2023.173mil)(5075.719mil,2023.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R56-2(5146.223mil,1938.455mil) on Top Layer And Track (5126.539mil,1958.138mil)(5126.539mil,1981.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R56-2(5146.223mil,1938.455mil) on Top Layer And Track (5165.909mil,1958.138mil)(5165.909mil,1981.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.861mil < 10mil) Between Pad R57-1(3178.502mil,2950mil) on Top Layer And Text "Q8" (3086.637mil,2929.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R57-1(3178.502mil,2950mil) on Top Layer And Track (3198.189mil,2930.315mil)(3221.811mil,2930.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R57-1(3178.502mil,2950mil) on Top Layer And Track (3198.189mil,2969.685mil)(3221.811mil,2969.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Pad R6-1(5717.004mil,2076.75mil) on Top Layer And Track (5736.691mil,2057.066mil)(5760.313mil,2057.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.401mil < 10mil) Between Pad R6-1(5717.004mil,2076.75mil) on Top Layer And Track (5736.691mil,2096.436mil)(5760.313mil,2096.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.545mil < 10mil) Between Pad R6-2(5779.996mil,2076.75mil) on Top Layer And Track (5736.691mil,2057.066mil)(5760.313mil,2057.066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.299mil < 10mil) Between Pad R6-2(5779.996mil,2076.75mil) on Top Layer And Track (5736.691mil,2096.436mil)(5760.313mil,2096.436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.951mil < 10mil) Between Pad R71-1(2800mil,5351.498mil) on Top Layer And Track (2780.315mil,5308.189mil)(2780.315mil,5331.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.756mil < 10mil) Between Pad R71-1(2800mil,5351.498mil) on Top Layer And Track (2819.685mil,5308.189mil)(2819.685mil,5331.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.635mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2733mil,5276.99mil)(2769mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.312mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2769mil,5276.99mil)(2769mil,5297.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2769mil,5297.99mil)(2769mil,5322.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2780.315mil,5308.189mil)(2780.315mil,5331.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2819.685mil,5308.189mil)(2819.685mil,5331.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.895mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2831mil,5276.99mil)(2831mil,5322.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.91mil < 10mil) Between Pad R71-2(2800mil,5288.506mil) on Top Layer And Track (2831mil,5276.99mil)(2867mil,5276.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R73-1(3136.498mil,5215mil) on Top Layer And Track (3093.189mil,5195.315mil)(3116.811mil,5195.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R73-1(3136.498mil,5215mil) on Top Layer And Track (3093.189mil,5234.685mil)(3116.811mil,5234.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R78-2(6242.007mil,3525.748mil) on Top Layer And Track (6222.323mil,3545.431mil)(6222.323mil,3569.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.446mil < 10mil) Between Pad R78-2(6242.007mil,3525.748mil) on Top Layer And Track (6261.693mil,3545.431mil)(6261.693mil,3569.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.952mil < 10mil) Between Pad R80-1(5335mil,2393.502mil) on Top Layer And Track (5315.315mil,2413.189mil)(5315.315mil,2436.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.447mil < 10mil) Between Pad R80-1(5335mil,2393.502mil) on Top Layer And Track (5354.685mil,2413.189mil)(5354.685mil,2436.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.948mil < 10mil) Between Pad R80-2(5335mil,2456.494mil) on Top Layer And Track (5315.315mil,2413.189mil)(5315.315mil,2436.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.754mil < 10mil) Between Pad R80-2(5335mil,2456.494mil) on Top Layer And Track (5354.685mil,2413.189mil)(5354.685mil,2436.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.549mil < 10mil) Between Pad R95-1(7752.992mil,2160mil) on Top Layer And Track (7709.683mil,2140.315mil)(7733.305mil,2140.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad R95-1(7752.992mil,2160mil) on Top Layer And Track (7709.683mil,2179.685mil)(7733.305mil,2179.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-31(6837.795mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-32(6877.165mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-33(6916.535mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-34(6955.905mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-37(7074.016mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-38(7113.386mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-39(7152.756mil,1691.693mil) on Top Layer And Track (6296.417mil,1721.614mil)(7340.906mil,1721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :271

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G'))
   Violation between Room Definition: Between Component D23-DF5A5.6FUTE85LF (6040mil,1620mil) on Top Layer And Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) 
   Violation between Room Definition: Between Component U9-LTE CAT4 (6818.11mil,2282.244mil) on Top Layer And Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT SIP Component J5-693021020811 (6040mil,1120mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C46-100uF (7093.502mil,3060mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C47-100uF (7107.402mil,1536.496mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C48-0.1uF (7088.502mil,3000mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C49-33pF (7088.502mil,2950mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C50-10pF (7100mil,1600mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C51-0.1uF (7510mil,2010mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C52-18pF (6142.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C53-0.1uF (6150mil,2120mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C54-0.1uF (5920mil,1790mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C55-NI (7680.139mil,1898.919mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C56-0.1uF (6361.378mil,3168.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C57-NI (7511.078mil,1899.063mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C58-NI (7685.068mil,2584.914mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C59-NI (7511.324mil,2585.176mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component C60-0.1uF (6110mil,3350mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component D22-LED-YELLOW (7820mil,2220mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component J2-CONUFL001-SMD-T (7818.03mil,1867.638mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component J3-CONUFL001-SMD-T (7810.832mil,2617.076mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component L6-MPZ1608S101ATAH0 (7320mil,2970mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q19-MMBT3904 (6104.751mil,2716.808mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q20-MMBT3904 (6104.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q21-MMBT3904 (7655.394mil,2262.795mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q22-MMBT3904 (6209.388mil,3235.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component Q23-MMBT3904 (6240mil,3370mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R100-22R (6022.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R101-10K (6306.378mil,3168.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R102-5.1K (6111.378mil,3203.74mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R103-0R (7599.18mil,2616.778mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R104-10K (6110mil,3400mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R105-5.1K (6360mil,3330mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R90-10K (7510mil,2420mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R91-1K (5918.057mil,2752.191mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R92-10K (5997.645mil,2718.274mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R93-1K (5954.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R94-10K (6004.921mil,2849.37mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R95-1K (7721.494mil,2160mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R96-470R (7530mil,2300mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R97-10K (5970mil,1790mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R98-22R (6092.085mil,1786.471mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component R99-0R (7597.289mil,1867.638mil) on Top Layer 
   Violation between Room Definition: Between Room 03_Incense_4G (Bounding Region = (2600mil, 2180mil, 3395mil, 2965mil) (InComponentClass('03_Incense_4G')) And SMT Small Component TP1-TP SMD (5890mil,1540mil) on Top Layer 
Rule Violations :44

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02