// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of axi_num_packets_out
//        bit 31~0 - axi_num_packets_out[31:0] (Read)
// 0x14 : Control signal of axi_num_packets_out
//        bit 0  - axi_num_packets_out_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMINITOR_AXILITES_ADDR_AP_CTRL                  0x00
#define XMINITOR_AXILITES_ADDR_GIE                      0x04
#define XMINITOR_AXILITES_ADDR_IER                      0x08
#define XMINITOR_AXILITES_ADDR_ISR                      0x0c
#define XMINITOR_AXILITES_ADDR_AXI_NUM_PACKETS_OUT_DATA 0x10
#define XMINITOR_AXILITES_BITS_AXI_NUM_PACKETS_OUT_DATA 32
#define XMINITOR_AXILITES_ADDR_AXI_NUM_PACKETS_OUT_CTRL 0x14

