|top
clk => clk.IN3
rst_n => rst_n.IN2
cmos_scl <> iic_ctrl:iic_ctrl_m0.iic_scl
cmos_sda <> iic_ctrl:iic_ctrl_m0.iic_sda
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_pclk => cmos_pclk.IN3
cmos_db[0] => cmos_db[0].IN1
cmos_db[1] => cmos_db[1].IN1
cmos_db[2] => cmos_db[2].IN1
cmos_db[3] => cmos_db[3].IN1
cmos_db[4] => cmos_db[4].IN1
cmos_db[5] => cmos_db[5].IN1
cmos_db[6] => cmos_db[6].IN1
cmos_db[7] => cmos_db[7].IN1
cmos_pwdn <= <GND>
lcd_clk <= video_clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= video_timing_data:video_timing_data_m0.video_hs
lcd_vs <= video_timing_data:video_timing_data_m0.video_vs
lcd_de <= video_timing_data:video_timing_data_m0.video_de
lcd_data[0] <= <GND>
lcd_data[1] <= <GND>
lcd_data[2] <= <GND>
lcd_data[3] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[4] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[5] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[6] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[7] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[8] <= <GND>
lcd_data[9] <= <GND>
lcd_data[10] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[11] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[12] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[13] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[14] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[15] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[16] <= <GND>
lcd_data[17] <= <GND>
lcd_data[18] <= <GND>
lcd_data[19] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[20] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[21] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[22] <= video_timing_data:video_timing_data_m0.video_data
lcd_data[23] <= video_timing_data:video_timing_data_m0.video_data
sdram_clk <= ext_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n <= sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n <= sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n <= sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n <= sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] <= sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] <= sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] <= sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] <= sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] <= sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq


|top|sys_pll:sys_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|sys_pll:sys_pll_m0|altpll:altpll_component
inclk[0] => sys_pll_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|iic_ctrl:iic_ctrl_m0
clk => iic_master:iic_master_m0.clk
clk => clk_delay[0].CLK
clk => clk_delay[1].CLK
clk => clk_delay[2].CLK
clk => clk_delay[3].CLK
clk => clk_delay[4].CLK
clk => clk_delay[5].CLK
clk => clk_delay[6].CLK
clk => clk_delay[7].CLK
clk => clk_delay[8].CLK
clk => clk_delay[9].CLK
clk => clk_delay[10].CLK
clk => clk_delay[11].CLK
clk => clk_delay[12].CLK
clk => clk_delay[13].CLK
clk => clk_delay[14].CLK
clk => clk_delay[15].CLK
clk => clk_delay[16].CLK
clk => clk_delay[17].CLK
clk => clk_delay[18].CLK
clk => clk_delay[19].CLK
clk => clk_delay[20].CLK
clk => clk_delay[21].CLK
clk => clk_delay[22].CLK
clk => clk_delay[23].CLK
clk => clk_delay[24].CLK
clk => clk_delay[25].CLK
clk => clk_delay[26].CLK
clk => clk_delay[27].CLK
clk => clk_delay[28].CLK
clk => clk_delay[29].CLK
clk => clk_delay[30].CLK
clk => clk_delay[31].CLK
clk => pre_state[0].CLK
clk => pre_state[1].CLK
clk => pre_state[2].CLK
clk => send_data[0].CLK
clk => send_data[1].CLK
clk => send_data[2].CLK
clk => send_data[3].CLK
clk => send_data[4].CLK
clk => send_data[5].CLK
clk => send_data[6].CLK
clk => send_data[7].CLK
clk => send_addr[0].CLK
clk => send_addr[1].CLK
clk => send_addr[2].CLK
clk => send_addr[3].CLK
clk => send_addr[4].CLK
clk => send_addr[5].CLK
clk => send_addr[6].CLK
clk => send_addr[7].CLK
clk => send_addr[8].CLK
clk => send_addr[9].CLK
clk => send_addr[10].CLK
clk => send_addr[11].CLK
clk => send_addr[12].CLK
clk => send_addr[13].CLK
clk => send_addr[14].CLK
clk => send_addr[15].CLK
clk => send_en.CLK
clk => send_cnt[0].CLK
clk => send_cnt[1].CLK
clk => send_cnt[2].CLK
clk => send_cnt[3].CLK
clk => send_cnt[4].CLK
clk => send_cnt[5].CLK
clk => send_cnt[6].CLK
clk => send_cnt[7].CLK
clk => send_cnt[8].CLK
clk => send_cnt[9].CLK
clk => send_cnt[10].CLK
clk => state_main[0].CLK
clk => state_main[1].CLK
clk => state_main[2].CLK
rst_n => send_en.ACLR
rst_n => send_cnt[0].ACLR
rst_n => send_cnt[1].ACLR
rst_n => send_cnt[2].ACLR
rst_n => send_cnt[3].ACLR
rst_n => send_cnt[4].ACLR
rst_n => send_cnt[5].ACLR
rst_n => send_cnt[6].ACLR
rst_n => send_cnt[7].ACLR
rst_n => send_cnt[8].ACLR
rst_n => send_cnt[9].ACLR
rst_n => send_cnt[10].ACLR
rst_n => state_main[0].ACLR
rst_n => state_main[1].ACLR
rst_n => state_main[2].ACLR
rst_n => clk_delay[0].ENA
rst_n => send_addr[15].ENA
rst_n => send_addr[14].ENA
rst_n => send_addr[13].ENA
rst_n => send_addr[12].ENA
rst_n => send_addr[11].ENA
rst_n => send_addr[10].ENA
rst_n => send_addr[9].ENA
rst_n => send_addr[8].ENA
rst_n => send_addr[7].ENA
rst_n => send_addr[6].ENA
rst_n => send_addr[5].ENA
rst_n => send_addr[4].ENA
rst_n => send_addr[3].ENA
rst_n => send_addr[2].ENA
rst_n => send_addr[1].ENA
rst_n => send_addr[0].ENA
rst_n => send_data[7].ENA
rst_n => send_data[6].ENA
rst_n => send_data[5].ENA
rst_n => send_data[4].ENA
rst_n => send_data[3].ENA
rst_n => send_data[2].ENA
rst_n => send_data[1].ENA
rst_n => send_data[0].ENA
rst_n => pre_state[2].ENA
rst_n => pre_state[1].ENA
rst_n => pre_state[0].ENA
rst_n => clk_delay[31].ENA
rst_n => clk_delay[30].ENA
rst_n => clk_delay[29].ENA
rst_n => clk_delay[28].ENA
rst_n => clk_delay[27].ENA
rst_n => clk_delay[26].ENA
rst_n => clk_delay[25].ENA
rst_n => clk_delay[24].ENA
rst_n => clk_delay[23].ENA
rst_n => clk_delay[22].ENA
rst_n => clk_delay[21].ENA
rst_n => clk_delay[20].ENA
rst_n => clk_delay[19].ENA
rst_n => clk_delay[18].ENA
rst_n => clk_delay[17].ENA
rst_n => clk_delay[16].ENA
rst_n => clk_delay[15].ENA
rst_n => clk_delay[14].ENA
rst_n => clk_delay[13].ENA
rst_n => clk_delay[12].ENA
rst_n => clk_delay[11].ENA
rst_n => clk_delay[10].ENA
rst_n => clk_delay[9].ENA
rst_n => clk_delay[8].ENA
rst_n => clk_delay[7].ENA
rst_n => clk_delay[6].ENA
rst_n => clk_delay[5].ENA
rst_n => clk_delay[4].ENA
rst_n => clk_delay[3].ENA
rst_n => clk_delay[2].ENA
rst_n => clk_delay[1].ENA
iic_scl <= iic_master:iic_master_m0.iic_scl
iic_sda <> iic_master:iic_master_m0.iic_sda


|top|iic_ctrl:iic_ctrl_m0|iic_master:iic_master_m0
clk => sda_en_r[0].CLK
clk => sda_en_r[1].CLK
clk => sda_en_r[2].CLK
clk => sda_en_r[3].CLK
clk => sda_en_r[4].CLK
clk => sda_en_r[5].CLK
clk => sda_en_r[6].CLK
clk => sda_en_r[7].CLK
clk => sda_en_r[8].CLK
clk => sda_en_r[9].CLK
clk => sda_en_r[10].CLK
clk => sda_en_r[11].CLK
clk => sda_en_r[12].CLK
clk => sda_en_r[13].CLK
clk => sda_en_r[14].CLK
clk => sda_en_r[15].CLK
clk => sda_en_r[16].CLK
clk => sda_en_r[17].CLK
clk => sda_en_r[18].CLK
clk => sda_en_r[19].CLK
clk => sda_en_r[20].CLK
clk => sda_en_r[21].CLK
clk => sda_en_r[22].CLK
clk => sda_en_r[23].CLK
clk => sda_en_r[24].CLK
clk => sda_en_r[25].CLK
clk => sda_out_r[0].CLK
clk => sda_out_r[1].CLK
clk => sda_out_r[2].CLK
clk => sda_out_r[3].CLK
clk => sda_out_r[4].CLK
clk => sda_out_r[5].CLK
clk => sda_out_r[6].CLK
clk => sda_out_r[7].CLK
clk => sda_out_r[8].CLK
clk => sda_out_r[9].CLK
clk => sda_out_r[10].CLK
clk => sda_out_r[11].CLK
clk => sda_out_r[12].CLK
clk => sda_out_r[13].CLK
clk => sda_out_r[14].CLK
clk => sda_out_r[15].CLK
clk => sda_out_r[16].CLK
clk => sda_out_r[17].CLK
clk => sda_out_r[18].CLK
clk => sda_out_r[19].CLK
clk => sda_out_r[20].CLK
clk => sda_out_r[21].CLK
clk => sda_out_r[22].CLK
clk => sda_out_r[23].CLK
clk => sda_out_r[24].CLK
clk => sda_out_r[25].CLK
clk => scl_x2.CLK
clk => clk_delay[0].CLK
clk => clk_delay[1].CLK
clk => clk_delay[2].CLK
clk => clk_delay[3].CLK
clk => clk_delay[4].CLK
clk => clk_delay[5].CLK
clk => clk_delay[6].CLK
clk => clk_delay[7].CLK
clk => clk_delay[8].CLK
clk => clk_delay[9].CLK
slave_addr[0] => Add1.IN15
slave_addr[1] => Add1.IN14
slave_addr[2] => Add1.IN13
slave_addr[3] => Add1.IN12
slave_addr[4] => Add1.IN11
slave_addr[5] => Add1.IN10
slave_addr[6] => Add1.IN9
slave_addr[7] => Add1.IN8
send_rw => Add1.IN16
reg_addr[0] => reg_addr_r.DATAB
reg_addr[1] => reg_addr_r.DATAB
reg_addr[2] => reg_addr_r.DATAB
reg_addr[3] => reg_addr_r.DATAB
reg_addr[4] => reg_addr_r.DATAB
reg_addr[5] => reg_addr_r.DATAB
reg_addr[6] => reg_addr_r.DATAB
reg_addr[7] => reg_addr_r.DATAB
reg_addr[8] => reg_addr_r.DATAB
reg_addr[9] => reg_addr_r.DATAB
reg_addr[10] => reg_addr_r.DATAB
reg_addr[11] => reg_addr_r.DATAB
reg_addr[12] => reg_addr_r.DATAB
reg_addr[13] => reg_addr_r.DATAB
reg_addr[14] => reg_addr_r.DATAB
reg_addr[15] => reg_addr_r.DATAB
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => send_data_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => reg_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => slave_addr_r.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => state_main.OUTPUTSELECT
send_en => sda_en.OUTPUTSELECT
send_en => iic_scl.OUTPUTSELECT
send_en => Selector11.IN0
brust_ready <= brust_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
brust_vaild => state_next.DATAB
brust_vaild => state_next.DATAB
send_data[0] => send_data_r.DATAB
send_data[0] => send_data_r.DATAB
send_data[1] => send_data_r.DATAB
send_data[1] => send_data_r.DATAB
send_data[2] => send_data_r.DATAB
send_data[2] => send_data_r.DATAB
send_data[3] => send_data_r.DATAB
send_data[3] => send_data_r.DATAB
send_data[4] => send_data_r.DATAB
send_data[4] => send_data_r.DATAB
send_data[5] => send_data_r.DATAB
send_data[5] => send_data_r.DATAB
send_data[6] => send_data_r.DATAB
send_data[6] => send_data_r.DATAB
send_data[7] => send_data_r.DATAB
send_data[7] => send_data_r.DATAB
recv_data[0] <= <GND>
recv_data[1] <= <GND>
recv_data[2] <= <GND>
recv_data[3] <= <GND>
recv_data[4] <= <GND>
recv_data[5] <= <GND>
recv_data[6] <= <GND>
recv_data[7] <= <GND>
send_busy <= send_busy.DB_MAX_OUTPUT_PORT_TYPE
iic_scl <= iic_scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
iic_sda <> iic_sda


|top|cmos_8_16bit:cmos_8_16bit_m0
rst => pdata_o[0]~reg0.ACLR
rst => pdata_o[1]~reg0.ACLR
rst => pdata_o[2]~reg0.ACLR
rst => pdata_o[3]~reg0.ACLR
rst => pdata_o[4]~reg0.ACLR
rst => pdata_o[5]~reg0.ACLR
rst => pdata_o[6]~reg0.ACLR
rst => pdata_o[7]~reg0.ACLR
rst => pdata_o[8]~reg0.ACLR
rst => pdata_o[9]~reg0.ACLR
rst => pdata_o[10]~reg0.ACLR
rst => pdata_o[11]~reg0.ACLR
rst => pdata_o[12]~reg0.ACLR
rst => pdata_o[13]~reg0.ACLR
rst => pdata_o[14]~reg0.ACLR
rst => pdata_o[15]~reg0.ACLR
rst => hblank~reg0.ACLR
rst => de_o~reg0.ACLR
rst => x_cnt[0].ACLR
rst => x_cnt[1].ACLR
rst => x_cnt[2].ACLR
rst => x_cnt[3].ACLR
rst => x_cnt[4].ACLR
rst => x_cnt[5].ACLR
rst => x_cnt[6].ACLR
rst => x_cnt[7].ACLR
rst => x_cnt[8].ACLR
rst => x_cnt[9].ACLR
rst => x_cnt[10].ACLR
rst => x_cnt[11].ACLR
pclk => pdata_o[0]~reg0.CLK
pclk => pdata_o[1]~reg0.CLK
pclk => pdata_o[2]~reg0.CLK
pclk => pdata_o[3]~reg0.CLK
pclk => pdata_o[4]~reg0.CLK
pclk => pdata_o[5]~reg0.CLK
pclk => pdata_o[6]~reg0.CLK
pclk => pdata_o[7]~reg0.CLK
pclk => pdata_o[8]~reg0.CLK
pclk => pdata_o[9]~reg0.CLK
pclk => pdata_o[10]~reg0.CLK
pclk => pdata_o[11]~reg0.CLK
pclk => pdata_o[12]~reg0.CLK
pclk => pdata_o[13]~reg0.CLK
pclk => pdata_o[14]~reg0.CLK
pclk => pdata_o[15]~reg0.CLK
pclk => hblank~reg0.CLK
pclk => de_o~reg0.CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
pclk => x_cnt[10].CLK
pclk => x_cnt[11].CLK
pclk => pdata_i_d0[0].CLK
pclk => pdata_i_d0[1].CLK
pclk => pdata_i_d0[2].CLK
pclk => pdata_i_d0[3].CLK
pclk => pdata_i_d0[4].CLK
pclk => pdata_i_d0[5].CLK
pclk => pdata_i_d0[6].CLK
pclk => pdata_i_d0[7].CLK
pdata_i[0] => pdata_o.DATAB
pdata_i[0] => pdata_i_d0[0].DATAIN
pdata_i[1] => pdata_o.DATAB
pdata_i[1] => pdata_i_d0[1].DATAIN
pdata_i[2] => pdata_o.DATAB
pdata_i[2] => pdata_i_d0[2].DATAIN
pdata_i[3] => pdata_o.DATAB
pdata_i[3] => pdata_i_d0[3].DATAIN
pdata_i[4] => pdata_o.DATAB
pdata_i[4] => pdata_i_d0[4].DATAIN
pdata_i[5] => pdata_o.DATAB
pdata_i[5] => pdata_i_d0[5].DATAIN
pdata_i[6] => pdata_o.DATAB
pdata_i[6] => pdata_i_d0[6].DATAIN
pdata_i[7] => pdata_o.DATAB
pdata_i[7] => pdata_i_d0[7].DATAIN
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => always4.IN1
de_i => hblank~reg0.DATAIN
pdata_o[0] <= pdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[1] <= pdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[2] <= pdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[3] <= pdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[4] <= pdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[5] <= pdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[6] <= pdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[7] <= pdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[8] <= pdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[9] <= pdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[10] <= pdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[11] <= pdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[12] <= pdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[13] <= pdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[14] <= pdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[15] <= pdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblank <= hblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
de_o <= de_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_write_req_gen:cmos_write_req_gen_m0
rst => read_addr_index[0]~reg0.ACLR
rst => read_addr_index[1]~reg0.ACLR
rst => write_addr_index[0]~reg0.ACLR
rst => write_addr_index[1]~reg0.ACLR
rst => write_req~reg0.ACLR
rst => cmos_vsync_d1.ACLR
rst => cmos_vsync_d0.ACLR
pclk => read_addr_index[0]~reg0.CLK
pclk => read_addr_index[1]~reg0.CLK
pclk => write_addr_index[0]~reg0.CLK
pclk => write_addr_index[1]~reg0.CLK
pclk => write_req~reg0.CLK
pclk => cmos_vsync_d1.CLK
pclk => cmos_vsync_d0.CLK
cmos_vsync => cmos_vsync_d0.DATAIN
write_req <= write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[0] <= write_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[1] <= write_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[0] <= read_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[1] <= read_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req_ack => write_req.OUTPUTSELECT


|top|video_timing_data:video_timing_data_m0
video_clk => video_clk.IN1
rst_n => rst_n.IN1
read_req <= read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_req_ack => read_req.OUTPUTSELECT
read_en <= video_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => video_data.DATAB
read_data[1] => video_data.DATAB
read_data[2] => video_data.DATAB
read_data[3] => video_data.DATAB
read_data[4] => video_data.DATAB
read_data[5] => video_data.DATAB
read_data[6] => video_data.DATAB
read_data[7] => video_data.DATAB
read_data[8] => video_data.DATAB
read_data[9] => video_data.DATAB
read_data[10] => video_data.DATAB
read_data[11] => video_data.DATAB
read_data[12] => video_data.DATAB
read_data[13] => video_data.DATAB
read_data[14] => video_data.DATAB
read_data[15] => video_data.DATAB
video_x[0] <= video_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[1] <= video_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[2] <= video_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[3] <= video_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[4] <= video_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[5] <= video_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[6] <= video_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[7] <= video_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[8] <= video_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_x[9] <= video_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[0] <= video_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[1] <= video_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[2] <= video_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[3] <= video_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[4] <= video_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[5] <= video_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[6] <= video_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[7] <= video_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[8] <= video_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_y[9] <= video_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_hs <= video_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_vs <= video_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_de <= video_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_data[0] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[1] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[2] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[3] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[4] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[5] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[6] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[7] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[8] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[9] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[10] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[11] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[12] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[13] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[14] <= video_data.DB_MAX_OUTPUT_PORT_TYPE
video_data[15] <= video_data.DB_MAX_OUTPUT_PORT_TYPE


|top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0
rgb_clk => v_active.CLK
rgb_clk => rgb_vs~reg0.CLK
rgb_clk => h_active.CLK
rgb_clk => rgb_hs~reg0.CLK
rgb_clk => v_cnt[0].CLK
rgb_clk => v_cnt[1].CLK
rgb_clk => v_cnt[2].CLK
rgb_clk => v_cnt[3].CLK
rgb_clk => v_cnt[4].CLK
rgb_clk => v_cnt[5].CLK
rgb_clk => v_cnt[6].CLK
rgb_clk => v_cnt[7].CLK
rgb_clk => v_cnt[8].CLK
rgb_clk => v_cnt[9].CLK
rgb_clk => v_cnt[10].CLK
rgb_clk => v_cnt[11].CLK
rgb_clk => h_cnt[0].CLK
rgb_clk => h_cnt[1].CLK
rgb_clk => h_cnt[2].CLK
rgb_clk => h_cnt[3].CLK
rgb_clk => h_cnt[4].CLK
rgb_clk => h_cnt[5].CLK
rgb_clk => h_cnt[6].CLK
rgb_clk => h_cnt[7].CLK
rgb_clk => h_cnt[8].CLK
rgb_clk => h_cnt[9].CLK
rgb_clk => h_cnt[10].CLK
rgb_clk => h_cnt[11].CLK
rgb_clk => rgb_y[0]~reg0.CLK
rgb_clk => rgb_y[1]~reg0.CLK
rgb_clk => rgb_y[2]~reg0.CLK
rgb_clk => rgb_y[3]~reg0.CLK
rgb_clk => rgb_y[4]~reg0.CLK
rgb_clk => rgb_y[5]~reg0.CLK
rgb_clk => rgb_y[6]~reg0.CLK
rgb_clk => rgb_y[7]~reg0.CLK
rgb_clk => rgb_y[8]~reg0.CLK
rgb_clk => rgb_y[9]~reg0.CLK
rgb_clk => rgb_y[10]~reg0.CLK
rgb_clk => rgb_x[0]~reg0.CLK
rgb_clk => rgb_x[1]~reg0.CLK
rgb_clk => rgb_x[2]~reg0.CLK
rgb_clk => rgb_x[3]~reg0.CLK
rgb_clk => rgb_x[4]~reg0.CLK
rgb_clk => rgb_x[5]~reg0.CLK
rgb_clk => rgb_x[6]~reg0.CLK
rgb_clk => rgb_x[7]~reg0.CLK
rgb_clk => rgb_x[8]~reg0.CLK
rgb_clk => rgb_x[9]~reg0.CLK
rgb_clk => rgb_x[10]~reg0.CLK
rst_n => h_cnt[0].ACLR
rst_n => h_cnt[1].ACLR
rst_n => h_cnt[2].ACLR
rst_n => h_cnt[3].ACLR
rst_n => h_cnt[4].ACLR
rst_n => h_cnt[5].ACLR
rst_n => h_cnt[6].ACLR
rst_n => h_cnt[7].ACLR
rst_n => h_cnt[8].ACLR
rst_n => h_cnt[9].ACLR
rst_n => h_cnt[10].ACLR
rst_n => h_cnt[11].ACLR
rst_n => rgb_hs~reg0.ACLR
rst_n => rgb_vs~reg0.ACLR
rst_n => v_cnt[0].ACLR
rst_n => v_cnt[1].ACLR
rst_n => v_cnt[2].ACLR
rst_n => v_cnt[3].ACLR
rst_n => v_cnt[4].ACLR
rst_n => v_cnt[5].ACLR
rst_n => v_cnt[6].ACLR
rst_n => v_cnt[7].ACLR
rst_n => v_cnt[8].ACLR
rst_n => v_cnt[9].ACLR
rst_n => v_cnt[10].ACLR
rst_n => v_cnt[11].ACLR
rst_n => h_active.ACLR
rst_n => v_active.ACLR
rgb_hs <= rgb_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_vs <= rgb_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_de <= rgb_de.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[0] <= rgb_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[1] <= rgb_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[2] <= rgb_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[3] <= rgb_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[4] <= rgb_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[5] <= rgb_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[6] <= rgb_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[7] <= rgb_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[8] <= rgb_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[9] <= rgb_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_x[10] <= rgb_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[0] <= rgb_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[1] <= rgb_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[2] <= rgb_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[3] <= rgb_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[4] <= rgb_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[5] <= rgb_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[6] <= rgb_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[7] <= rgb_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[8] <= rgb_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[9] <= rgb_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_y[10] <= rgb_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0
rst => rst.IN2
mem_clk => mem_clk.IN4
rd_burst_req <= frame_fifo_read:frame_fifo_read_m0.rd_burst_req
rd_burst_len[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_addr[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[10] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[11] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[12] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[13] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[14] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[15] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[16] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[17] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[18] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[19] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[20] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[21] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[22] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[23] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_data_valid => rd_burst_data_valid.IN2
rd_burst_data[0] => rd_burst_data[0].IN1
rd_burst_data[1] => rd_burst_data[1].IN1
rd_burst_data[2] => rd_burst_data[2].IN1
rd_burst_data[3] => rd_burst_data[3].IN1
rd_burst_data[4] => rd_burst_data[4].IN1
rd_burst_data[5] => rd_burst_data[5].IN1
rd_burst_data[6] => rd_burst_data[6].IN1
rd_burst_data[7] => rd_burst_data[7].IN1
rd_burst_data[8] => rd_burst_data[8].IN1
rd_burst_data[9] => rd_burst_data[9].IN1
rd_burst_data[10] => rd_burst_data[10].IN1
rd_burst_data[11] => rd_burst_data[11].IN1
rd_burst_data[12] => rd_burst_data[12].IN1
rd_burst_data[13] => rd_burst_data[13].IN1
rd_burst_data[14] => rd_burst_data[14].IN1
rd_burst_data[15] => rd_burst_data[15].IN1
rd_burst_finish => rd_burst_finish.IN1
read_clk => read_clk.IN1
read_req => read_req.IN1
read_req_ack <= frame_fifo_read:frame_fifo_read_m0.read_req_ack
read_finish <= frame_fifo_read:frame_fifo_read_m0.read_finish
read_addr_0[0] => read_addr_0[0].IN1
read_addr_0[1] => read_addr_0[1].IN1
read_addr_0[2] => read_addr_0[2].IN1
read_addr_0[3] => read_addr_0[3].IN1
read_addr_0[4] => read_addr_0[4].IN1
read_addr_0[5] => read_addr_0[5].IN1
read_addr_0[6] => read_addr_0[6].IN1
read_addr_0[7] => read_addr_0[7].IN1
read_addr_0[8] => read_addr_0[8].IN1
read_addr_0[9] => read_addr_0[9].IN1
read_addr_0[10] => read_addr_0[10].IN1
read_addr_0[11] => read_addr_0[11].IN1
read_addr_0[12] => read_addr_0[12].IN1
read_addr_0[13] => read_addr_0[13].IN1
read_addr_0[14] => read_addr_0[14].IN1
read_addr_0[15] => read_addr_0[15].IN1
read_addr_0[16] => read_addr_0[16].IN1
read_addr_0[17] => read_addr_0[17].IN1
read_addr_0[18] => read_addr_0[18].IN1
read_addr_0[19] => read_addr_0[19].IN1
read_addr_0[20] => read_addr_0[20].IN1
read_addr_0[21] => read_addr_0[21].IN1
read_addr_0[22] => read_addr_0[22].IN1
read_addr_0[23] => read_addr_0[23].IN1
read_addr_1[0] => read_addr_1[0].IN1
read_addr_1[1] => read_addr_1[1].IN1
read_addr_1[2] => read_addr_1[2].IN1
read_addr_1[3] => read_addr_1[3].IN1
read_addr_1[4] => read_addr_1[4].IN1
read_addr_1[5] => read_addr_1[5].IN1
read_addr_1[6] => read_addr_1[6].IN1
read_addr_1[7] => read_addr_1[7].IN1
read_addr_1[8] => read_addr_1[8].IN1
read_addr_1[9] => read_addr_1[9].IN1
read_addr_1[10] => read_addr_1[10].IN1
read_addr_1[11] => read_addr_1[11].IN1
read_addr_1[12] => read_addr_1[12].IN1
read_addr_1[13] => read_addr_1[13].IN1
read_addr_1[14] => read_addr_1[14].IN1
read_addr_1[15] => read_addr_1[15].IN1
read_addr_1[16] => read_addr_1[16].IN1
read_addr_1[17] => read_addr_1[17].IN1
read_addr_1[18] => read_addr_1[18].IN1
read_addr_1[19] => read_addr_1[19].IN1
read_addr_1[20] => read_addr_1[20].IN1
read_addr_1[21] => read_addr_1[21].IN1
read_addr_1[22] => read_addr_1[22].IN1
read_addr_1[23] => read_addr_1[23].IN1
read_addr_2[0] => read_addr_2[0].IN1
read_addr_2[1] => read_addr_2[1].IN1
read_addr_2[2] => read_addr_2[2].IN1
read_addr_2[3] => read_addr_2[3].IN1
read_addr_2[4] => read_addr_2[4].IN1
read_addr_2[5] => read_addr_2[5].IN1
read_addr_2[6] => read_addr_2[6].IN1
read_addr_2[7] => read_addr_2[7].IN1
read_addr_2[8] => read_addr_2[8].IN1
read_addr_2[9] => read_addr_2[9].IN1
read_addr_2[10] => read_addr_2[10].IN1
read_addr_2[11] => read_addr_2[11].IN1
read_addr_2[12] => read_addr_2[12].IN1
read_addr_2[13] => read_addr_2[13].IN1
read_addr_2[14] => read_addr_2[14].IN1
read_addr_2[15] => read_addr_2[15].IN1
read_addr_2[16] => read_addr_2[16].IN1
read_addr_2[17] => read_addr_2[17].IN1
read_addr_2[18] => read_addr_2[18].IN1
read_addr_2[19] => read_addr_2[19].IN1
read_addr_2[20] => read_addr_2[20].IN1
read_addr_2[21] => read_addr_2[21].IN1
read_addr_2[22] => read_addr_2[22].IN1
read_addr_2[23] => read_addr_2[23].IN1
read_addr_3[0] => read_addr_3[0].IN1
read_addr_3[1] => read_addr_3[1].IN1
read_addr_3[2] => read_addr_3[2].IN1
read_addr_3[3] => read_addr_3[3].IN1
read_addr_3[4] => read_addr_3[4].IN1
read_addr_3[5] => read_addr_3[5].IN1
read_addr_3[6] => read_addr_3[6].IN1
read_addr_3[7] => read_addr_3[7].IN1
read_addr_3[8] => read_addr_3[8].IN1
read_addr_3[9] => read_addr_3[9].IN1
read_addr_3[10] => read_addr_3[10].IN1
read_addr_3[11] => read_addr_3[11].IN1
read_addr_3[12] => read_addr_3[12].IN1
read_addr_3[13] => read_addr_3[13].IN1
read_addr_3[14] => read_addr_3[14].IN1
read_addr_3[15] => read_addr_3[15].IN1
read_addr_3[16] => read_addr_3[16].IN1
read_addr_3[17] => read_addr_3[17].IN1
read_addr_3[18] => read_addr_3[18].IN1
read_addr_3[19] => read_addr_3[19].IN1
read_addr_3[20] => read_addr_3[20].IN1
read_addr_3[21] => read_addr_3[21].IN1
read_addr_3[22] => read_addr_3[22].IN1
read_addr_3[23] => read_addr_3[23].IN1
read_addr_index[0] => read_addr_index[0].IN1
read_addr_index[1] => read_addr_index[1].IN1
read_len[0] => read_len[0].IN1
read_len[1] => read_len[1].IN1
read_len[2] => read_len[2].IN1
read_len[3] => read_len[3].IN1
read_len[4] => read_len[4].IN1
read_len[5] => read_len[5].IN1
read_len[6] => read_len[6].IN1
read_len[7] => read_len[7].IN1
read_len[8] => read_len[8].IN1
read_len[9] => read_len[9].IN1
read_len[10] => read_len[10].IN1
read_len[11] => read_len[11].IN1
read_len[12] => read_len[12].IN1
read_len[13] => read_len[13].IN1
read_len[14] => read_len[14].IN1
read_len[15] => read_len[15].IN1
read_len[16] => read_len[16].IN1
read_len[17] => read_len[17].IN1
read_len[18] => read_len[18].IN1
read_len[19] => read_len[19].IN1
read_len[20] => read_len[20].IN1
read_len[21] => read_len[21].IN1
read_len[22] => read_len[22].IN1
read_len[23] => read_len[23].IN1
read_en => read_en.IN1
read_data[0] <= afifo_16_256:read_buf.q
read_data[1] <= afifo_16_256:read_buf.q
read_data[2] <= afifo_16_256:read_buf.q
read_data[3] <= afifo_16_256:read_buf.q
read_data[4] <= afifo_16_256:read_buf.q
read_data[5] <= afifo_16_256:read_buf.q
read_data[6] <= afifo_16_256:read_buf.q
read_data[7] <= afifo_16_256:read_buf.q
read_data[8] <= afifo_16_256:read_buf.q
read_data[9] <= afifo_16_256:read_buf.q
read_data[10] <= afifo_16_256:read_buf.q
read_data[11] <= afifo_16_256:read_buf.q
read_data[12] <= afifo_16_256:read_buf.q
read_data[13] <= afifo_16_256:read_buf.q
read_data[14] <= afifo_16_256:read_buf.q
read_data[15] <= afifo_16_256:read_buf.q
wr_burst_req <= frame_fifo_write:frame_fifo_write_m0.wr_burst_req
wr_burst_len[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_addr[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[10] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[11] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[12] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[13] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[14] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[15] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[16] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[17] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[18] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[19] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[20] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[21] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[22] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[23] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_data_req => wr_burst_data_req.IN2
wr_burst_data[0] <= afifo_16_256:write_buf.q
wr_burst_data[1] <= afifo_16_256:write_buf.q
wr_burst_data[2] <= afifo_16_256:write_buf.q
wr_burst_data[3] <= afifo_16_256:write_buf.q
wr_burst_data[4] <= afifo_16_256:write_buf.q
wr_burst_data[5] <= afifo_16_256:write_buf.q
wr_burst_data[6] <= afifo_16_256:write_buf.q
wr_burst_data[7] <= afifo_16_256:write_buf.q
wr_burst_data[8] <= afifo_16_256:write_buf.q
wr_burst_data[9] <= afifo_16_256:write_buf.q
wr_burst_data[10] <= afifo_16_256:write_buf.q
wr_burst_data[11] <= afifo_16_256:write_buf.q
wr_burst_data[12] <= afifo_16_256:write_buf.q
wr_burst_data[13] <= afifo_16_256:write_buf.q
wr_burst_data[14] <= afifo_16_256:write_buf.q
wr_burst_data[15] <= afifo_16_256:write_buf.q
wr_burst_finish => wr_burst_finish.IN1
write_clk => write_clk.IN1
write_req => write_req.IN1
write_req_ack <= frame_fifo_write:frame_fifo_write_m0.write_req_ack
write_finish <= frame_fifo_write:frame_fifo_write_m0.write_finish
write_addr_0[0] => write_addr_0[0].IN1
write_addr_0[1] => write_addr_0[1].IN1
write_addr_0[2] => write_addr_0[2].IN1
write_addr_0[3] => write_addr_0[3].IN1
write_addr_0[4] => write_addr_0[4].IN1
write_addr_0[5] => write_addr_0[5].IN1
write_addr_0[6] => write_addr_0[6].IN1
write_addr_0[7] => write_addr_0[7].IN1
write_addr_0[8] => write_addr_0[8].IN1
write_addr_0[9] => write_addr_0[9].IN1
write_addr_0[10] => write_addr_0[10].IN1
write_addr_0[11] => write_addr_0[11].IN1
write_addr_0[12] => write_addr_0[12].IN1
write_addr_0[13] => write_addr_0[13].IN1
write_addr_0[14] => write_addr_0[14].IN1
write_addr_0[15] => write_addr_0[15].IN1
write_addr_0[16] => write_addr_0[16].IN1
write_addr_0[17] => write_addr_0[17].IN1
write_addr_0[18] => write_addr_0[18].IN1
write_addr_0[19] => write_addr_0[19].IN1
write_addr_0[20] => write_addr_0[20].IN1
write_addr_0[21] => write_addr_0[21].IN1
write_addr_0[22] => write_addr_0[22].IN1
write_addr_0[23] => write_addr_0[23].IN1
write_addr_1[0] => write_addr_1[0].IN1
write_addr_1[1] => write_addr_1[1].IN1
write_addr_1[2] => write_addr_1[2].IN1
write_addr_1[3] => write_addr_1[3].IN1
write_addr_1[4] => write_addr_1[4].IN1
write_addr_1[5] => write_addr_1[5].IN1
write_addr_1[6] => write_addr_1[6].IN1
write_addr_1[7] => write_addr_1[7].IN1
write_addr_1[8] => write_addr_1[8].IN1
write_addr_1[9] => write_addr_1[9].IN1
write_addr_1[10] => write_addr_1[10].IN1
write_addr_1[11] => write_addr_1[11].IN1
write_addr_1[12] => write_addr_1[12].IN1
write_addr_1[13] => write_addr_1[13].IN1
write_addr_1[14] => write_addr_1[14].IN1
write_addr_1[15] => write_addr_1[15].IN1
write_addr_1[16] => write_addr_1[16].IN1
write_addr_1[17] => write_addr_1[17].IN1
write_addr_1[18] => write_addr_1[18].IN1
write_addr_1[19] => write_addr_1[19].IN1
write_addr_1[20] => write_addr_1[20].IN1
write_addr_1[21] => write_addr_1[21].IN1
write_addr_1[22] => write_addr_1[22].IN1
write_addr_1[23] => write_addr_1[23].IN1
write_addr_2[0] => write_addr_2[0].IN1
write_addr_2[1] => write_addr_2[1].IN1
write_addr_2[2] => write_addr_2[2].IN1
write_addr_2[3] => write_addr_2[3].IN1
write_addr_2[4] => write_addr_2[4].IN1
write_addr_2[5] => write_addr_2[5].IN1
write_addr_2[6] => write_addr_2[6].IN1
write_addr_2[7] => write_addr_2[7].IN1
write_addr_2[8] => write_addr_2[8].IN1
write_addr_2[9] => write_addr_2[9].IN1
write_addr_2[10] => write_addr_2[10].IN1
write_addr_2[11] => write_addr_2[11].IN1
write_addr_2[12] => write_addr_2[12].IN1
write_addr_2[13] => write_addr_2[13].IN1
write_addr_2[14] => write_addr_2[14].IN1
write_addr_2[15] => write_addr_2[15].IN1
write_addr_2[16] => write_addr_2[16].IN1
write_addr_2[17] => write_addr_2[17].IN1
write_addr_2[18] => write_addr_2[18].IN1
write_addr_2[19] => write_addr_2[19].IN1
write_addr_2[20] => write_addr_2[20].IN1
write_addr_2[21] => write_addr_2[21].IN1
write_addr_2[22] => write_addr_2[22].IN1
write_addr_2[23] => write_addr_2[23].IN1
write_addr_3[0] => write_addr_3[0].IN1
write_addr_3[1] => write_addr_3[1].IN1
write_addr_3[2] => write_addr_3[2].IN1
write_addr_3[3] => write_addr_3[3].IN1
write_addr_3[4] => write_addr_3[4].IN1
write_addr_3[5] => write_addr_3[5].IN1
write_addr_3[6] => write_addr_3[6].IN1
write_addr_3[7] => write_addr_3[7].IN1
write_addr_3[8] => write_addr_3[8].IN1
write_addr_3[9] => write_addr_3[9].IN1
write_addr_3[10] => write_addr_3[10].IN1
write_addr_3[11] => write_addr_3[11].IN1
write_addr_3[12] => write_addr_3[12].IN1
write_addr_3[13] => write_addr_3[13].IN1
write_addr_3[14] => write_addr_3[14].IN1
write_addr_3[15] => write_addr_3[15].IN1
write_addr_3[16] => write_addr_3[16].IN1
write_addr_3[17] => write_addr_3[17].IN1
write_addr_3[18] => write_addr_3[18].IN1
write_addr_3[19] => write_addr_3[19].IN1
write_addr_3[20] => write_addr_3[20].IN1
write_addr_3[21] => write_addr_3[21].IN1
write_addr_3[22] => write_addr_3[22].IN1
write_addr_3[23] => write_addr_3[23].IN1
write_addr_index[0] => write_addr_index[0].IN1
write_addr_index[1] => write_addr_index[1].IN1
write_len[0] => write_len[0].IN1
write_len[1] => write_len[1].IN1
write_len[2] => write_len[2].IN1
write_len[3] => write_len[3].IN1
write_len[4] => write_len[4].IN1
write_len[5] => write_len[5].IN1
write_len[6] => write_len[6].IN1
write_len[7] => write_len[7].IN1
write_len[8] => write_len[8].IN1
write_len[9] => write_len[9].IN1
write_len[10] => write_len[10].IN1
write_len[11] => write_len[11].IN1
write_len[12] => write_len[12].IN1
write_len[13] => write_len[13].IN1
write_len[14] => write_len[14].IN1
write_len[15] => write_len[15].IN1
write_len[16] => write_len[16].IN1
write_len[17] => write_len[17].IN1
write_len[18] => write_len[18].IN1
write_len[19] => write_len[19].IN1
write_len[20] => write_len[20].IN1
write_len[21] => write_len[21].IN1
write_len[22] => write_len[22].IN1
write_len[23] => write_len[23].IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component
data[0] => dcfifo_aql1:auto_generated.data[0]
data[1] => dcfifo_aql1:auto_generated.data[1]
data[2] => dcfifo_aql1:auto_generated.data[2]
data[3] => dcfifo_aql1:auto_generated.data[3]
data[4] => dcfifo_aql1:auto_generated.data[4]
data[5] => dcfifo_aql1:auto_generated.data[5]
data[6] => dcfifo_aql1:auto_generated.data[6]
data[7] => dcfifo_aql1:auto_generated.data[7]
data[8] => dcfifo_aql1:auto_generated.data[8]
data[9] => dcfifo_aql1:auto_generated.data[9]
data[10] => dcfifo_aql1:auto_generated.data[10]
data[11] => dcfifo_aql1:auto_generated.data[11]
data[12] => dcfifo_aql1:auto_generated.data[12]
data[13] => dcfifo_aql1:auto_generated.data[13]
data[14] => dcfifo_aql1:auto_generated.data[14]
data[15] => dcfifo_aql1:auto_generated.data[15]
q[0] <= dcfifo_aql1:auto_generated.q[0]
q[1] <= dcfifo_aql1:auto_generated.q[1]
q[2] <= dcfifo_aql1:auto_generated.q[2]
q[3] <= dcfifo_aql1:auto_generated.q[3]
q[4] <= dcfifo_aql1:auto_generated.q[4]
q[5] <= dcfifo_aql1:auto_generated.q[5]
q[6] <= dcfifo_aql1:auto_generated.q[6]
q[7] <= dcfifo_aql1:auto_generated.q[7]
q[8] <= dcfifo_aql1:auto_generated.q[8]
q[9] <= dcfifo_aql1:auto_generated.q[9]
q[10] <= dcfifo_aql1:auto_generated.q[10]
q[11] <= dcfifo_aql1:auto_generated.q[11]
q[12] <= dcfifo_aql1:auto_generated.q[12]
q[13] <= dcfifo_aql1:auto_generated.q[13]
q[14] <= dcfifo_aql1:auto_generated.q[14]
q[15] <= dcfifo_aql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aql1:auto_generated.rdclk
rdreq => dcfifo_aql1:auto_generated.rdreq
wrclk => dcfifo_aql1:auto_generated.wrclk
wrreq => dcfifo_aql1:auto_generated.wrreq
aclr => dcfifo_aql1:auto_generated.aclr
rdempty <= dcfifo_aql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_aql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aql1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_aql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aql1:auto_generated.wrusedw[7]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_mv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mv61:fifo_ram.data_a[0]
data[1] => altsyncram_mv61:fifo_ram.data_a[1]
data[2] => altsyncram_mv61:fifo_ram.data_a[2]
data[3] => altsyncram_mv61:fifo_ram.data_a[3]
data[4] => altsyncram_mv61:fifo_ram.data_a[4]
data[5] => altsyncram_mv61:fifo_ram.data_a[5]
data[6] => altsyncram_mv61:fifo_ram.data_a[6]
data[7] => altsyncram_mv61:fifo_ram.data_a[7]
data[8] => altsyncram_mv61:fifo_ram.data_a[8]
data[9] => altsyncram_mv61:fifo_ram.data_a[9]
data[10] => altsyncram_mv61:fifo_ram.data_a[10]
data[11] => altsyncram_mv61:fifo_ram.data_a[11]
data[12] => altsyncram_mv61:fifo_ram.data_a[12]
data[13] => altsyncram_mv61:fifo_ram.data_a[13]
data[14] => altsyncram_mv61:fifo_ram.data_a[14]
data[15] => altsyncram_mv61:fifo_ram.data_a[15]
q[0] <= altsyncram_mv61:fifo_ram.q_b[0]
q[1] <= altsyncram_mv61:fifo_ram.q_b[1]
q[2] <= altsyncram_mv61:fifo_ram.q_b[2]
q[3] <= altsyncram_mv61:fifo_ram.q_b[3]
q[4] <= altsyncram_mv61:fifo_ram.q_b[4]
q[5] <= altsyncram_mv61:fifo_ram.q_b[5]
q[6] <= altsyncram_mv61:fifo_ram.q_b[6]
q[7] <= altsyncram_mv61:fifo_ram.q_b[7]
q[8] <= altsyncram_mv61:fifo_ram.q_b[8]
q[9] <= altsyncram_mv61:fifo_ram.q_b[9]
q[10] <= altsyncram_mv61:fifo_ram.q_b[10]
q[11] <= altsyncram_mv61:fifo_ram.q_b[11]
q[12] <= altsyncram_mv61:fifo_ram.q_b[12]
q[13] <= altsyncram_mv61:fifo_ram.q_b[13]
q[14] <= altsyncram_mv61:fifo_ram.q_b[14]
q[15] <= altsyncram_mv61:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_mv61:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_mv61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.ACLR
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => write_req_ack~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => write_cnt[0].ACLR
rst => write_cnt[1].ACLR
rst => write_cnt[2].ACLR
rst => write_cnt[3].ACLR
rst => write_cnt[4].ACLR
rst => write_cnt[5].ACLR
rst => write_cnt[6].ACLR
rst => write_cnt[7].ACLR
rst => write_cnt[8].ACLR
rst => write_cnt[9].ACLR
rst => write_cnt[10].ACLR
rst => write_cnt[11].ACLR
rst => write_cnt[12].ACLR
rst => write_cnt[13].ACLR
rst => write_cnt[14].ACLR
rst => write_cnt[15].ACLR
rst => write_cnt[16].ACLR
rst => write_cnt[17].ACLR
rst => write_cnt[18].ACLR
rst => write_cnt[19].ACLR
rst => write_cnt[20].ACLR
rst => write_cnt[21].ACLR
rst => write_cnt[22].ACLR
rst => write_cnt[23].ACLR
rst => wr_burst_req~reg0.ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => write_len_latch[0].ACLR
rst => write_len_latch[1].ACLR
rst => write_len_latch[2].ACLR
rst => write_len_latch[3].ACLR
rst => write_len_latch[4].ACLR
rst => write_len_latch[5].ACLR
rst => write_len_latch[6].ACLR
rst => write_len_latch[7].ACLR
rst => write_len_latch[8].ACLR
rst => write_len_latch[9].ACLR
rst => write_len_latch[10].ACLR
rst => write_len_latch[11].ACLR
rst => write_len_latch[12].ACLR
rst => write_len_latch[13].ACLR
rst => write_len_latch[14].ACLR
rst => write_len_latch[15].ACLR
rst => write_len_latch[16].ACLR
rst => write_len_latch[17].ACLR
rst => write_len_latch[18].ACLR
rst => write_len_latch[19].ACLR
rst => write_len_latch[20].ACLR
rst => write_len_latch[21].ACLR
rst => write_len_latch[22].ACLR
rst => write_len_latch[23].ACLR
rst => write_addr_index_d1[0].ACLR
rst => write_addr_index_d1[1].ACLR
rst => write_addr_index_d0[0].ACLR
rst => write_addr_index_d0[1].ACLR
rst => write_len_d1[0].ACLR
rst => write_len_d1[1].ACLR
rst => write_len_d1[2].ACLR
rst => write_len_d1[3].ACLR
rst => write_len_d1[4].ACLR
rst => write_len_d1[5].ACLR
rst => write_len_d1[6].ACLR
rst => write_len_d1[7].ACLR
rst => write_len_d1[8].ACLR
rst => write_len_d1[9].ACLR
rst => write_len_d1[10].ACLR
rst => write_len_d1[11].ACLR
rst => write_len_d1[12].ACLR
rst => write_len_d1[13].ACLR
rst => write_len_d1[14].ACLR
rst => write_len_d1[15].ACLR
rst => write_len_d1[16].ACLR
rst => write_len_d1[17].ACLR
rst => write_len_d1[18].ACLR
rst => write_len_d1[19].ACLR
rst => write_len_d1[20].ACLR
rst => write_len_d1[21].ACLR
rst => write_len_d1[22].ACLR
rst => write_len_d1[23].ACLR
rst => write_len_d0[0].ACLR
rst => write_len_d0[1].ACLR
rst => write_len_d0[2].ACLR
rst => write_len_d0[3].ACLR
rst => write_len_d0[4].ACLR
rst => write_len_d0[5].ACLR
rst => write_len_d0[6].ACLR
rst => write_len_d0[7].ACLR
rst => write_len_d0[8].ACLR
rst => write_len_d0[9].ACLR
rst => write_len_d0[10].ACLR
rst => write_len_d0[11].ACLR
rst => write_len_d0[12].ACLR
rst => write_len_d0[13].ACLR
rst => write_len_d0[14].ACLR
rst => write_len_d0[15].ACLR
rst => write_len_d0[16].ACLR
rst => write_len_d0[17].ACLR
rst => write_len_d0[18].ACLR
rst => write_len_d0[19].ACLR
rst => write_len_d0[20].ACLR
rst => write_len_d0[21].ACLR
rst => write_len_d0[22].ACLR
rst => write_len_d0[23].ACLR
rst => write_req_d2.ACLR
rst => write_req_d1.ACLR
rst => write_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => write_req_ack~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => write_cnt[0].CLK
mem_clk => write_cnt[1].CLK
mem_clk => write_cnt[2].CLK
mem_clk => write_cnt[3].CLK
mem_clk => write_cnt[4].CLK
mem_clk => write_cnt[5].CLK
mem_clk => write_cnt[6].CLK
mem_clk => write_cnt[7].CLK
mem_clk => write_cnt[8].CLK
mem_clk => write_cnt[9].CLK
mem_clk => write_cnt[10].CLK
mem_clk => write_cnt[11].CLK
mem_clk => write_cnt[12].CLK
mem_clk => write_cnt[13].CLK
mem_clk => write_cnt[14].CLK
mem_clk => write_cnt[15].CLK
mem_clk => write_cnt[16].CLK
mem_clk => write_cnt[17].CLK
mem_clk => write_cnt[18].CLK
mem_clk => write_cnt[19].CLK
mem_clk => write_cnt[20].CLK
mem_clk => write_cnt[21].CLK
mem_clk => write_cnt[22].CLK
mem_clk => write_cnt[23].CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => write_len_latch[0].CLK
mem_clk => write_len_latch[1].CLK
mem_clk => write_len_latch[2].CLK
mem_clk => write_len_latch[3].CLK
mem_clk => write_len_latch[4].CLK
mem_clk => write_len_latch[5].CLK
mem_clk => write_len_latch[6].CLK
mem_clk => write_len_latch[7].CLK
mem_clk => write_len_latch[8].CLK
mem_clk => write_len_latch[9].CLK
mem_clk => write_len_latch[10].CLK
mem_clk => write_len_latch[11].CLK
mem_clk => write_len_latch[12].CLK
mem_clk => write_len_latch[13].CLK
mem_clk => write_len_latch[14].CLK
mem_clk => write_len_latch[15].CLK
mem_clk => write_len_latch[16].CLK
mem_clk => write_len_latch[17].CLK
mem_clk => write_len_latch[18].CLK
mem_clk => write_len_latch[19].CLK
mem_clk => write_len_latch[20].CLK
mem_clk => write_len_latch[21].CLK
mem_clk => write_len_latch[22].CLK
mem_clk => write_len_latch[23].CLK
mem_clk => write_addr_index_d1[0].CLK
mem_clk => write_addr_index_d1[1].CLK
mem_clk => write_addr_index_d0[0].CLK
mem_clk => write_addr_index_d0[1].CLK
mem_clk => write_len_d1[0].CLK
mem_clk => write_len_d1[1].CLK
mem_clk => write_len_d1[2].CLK
mem_clk => write_len_d1[3].CLK
mem_clk => write_len_d1[4].CLK
mem_clk => write_len_d1[5].CLK
mem_clk => write_len_d1[6].CLK
mem_clk => write_len_d1[7].CLK
mem_clk => write_len_d1[8].CLK
mem_clk => write_len_d1[9].CLK
mem_clk => write_len_d1[10].CLK
mem_clk => write_len_d1[11].CLK
mem_clk => write_len_d1[12].CLK
mem_clk => write_len_d1[13].CLK
mem_clk => write_len_d1[14].CLK
mem_clk => write_len_d1[15].CLK
mem_clk => write_len_d1[16].CLK
mem_clk => write_len_d1[17].CLK
mem_clk => write_len_d1[18].CLK
mem_clk => write_len_d1[19].CLK
mem_clk => write_len_d1[20].CLK
mem_clk => write_len_d1[21].CLK
mem_clk => write_len_d1[22].CLK
mem_clk => write_len_d1[23].CLK
mem_clk => write_len_d0[0].CLK
mem_clk => write_len_d0[1].CLK
mem_clk => write_len_d0[2].CLK
mem_clk => write_len_d0[3].CLK
mem_clk => write_len_d0[4].CLK
mem_clk => write_len_d0[5].CLK
mem_clk => write_len_d0[6].CLK
mem_clk => write_len_d0[7].CLK
mem_clk => write_len_d0[8].CLK
mem_clk => write_len_d0[9].CLK
mem_clk => write_len_d0[10].CLK
mem_clk => write_len_d0[11].CLK
mem_clk => write_len_d0[12].CLK
mem_clk => write_len_d0[13].CLK
mem_clk => write_len_d0[14].CLK
mem_clk => write_len_d0[15].CLK
mem_clk => write_len_d0[16].CLK
mem_clk => write_len_d0[17].CLK
mem_clk => write_len_d0[18].CLK
mem_clk => write_len_d0[19].CLK
mem_clk => write_len_d0[20].CLK
mem_clk => write_len_d0[21].CLK
mem_clk => write_len_d0[22].CLK
mem_clk => write_len_d0[23].CLK
mem_clk => write_req_d2.CLK
mem_clk => write_req_d1.CLK
mem_clk => write_req_d0.CLK
mem_clk => state~6.DATAIN
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data_req => ~NO_FANOUT~
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
write_req => write_req_d0.DATAIN
write_req_ack <= write_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_finish <= write_finish.DB_MAX_OUTPUT_PORT_TYPE
write_addr_0[0] => wr_burst_addr.DATAB
write_addr_0[1] => wr_burst_addr.DATAB
write_addr_0[2] => wr_burst_addr.DATAB
write_addr_0[3] => wr_burst_addr.DATAB
write_addr_0[4] => wr_burst_addr.DATAB
write_addr_0[5] => wr_burst_addr.DATAB
write_addr_0[6] => wr_burst_addr.DATAB
write_addr_0[7] => wr_burst_addr.DATAB
write_addr_0[8] => wr_burst_addr.DATAB
write_addr_0[9] => wr_burst_addr.DATAB
write_addr_0[10] => wr_burst_addr.DATAB
write_addr_0[11] => wr_burst_addr.DATAB
write_addr_0[12] => wr_burst_addr.DATAB
write_addr_0[13] => wr_burst_addr.DATAB
write_addr_0[14] => wr_burst_addr.DATAB
write_addr_0[15] => wr_burst_addr.DATAB
write_addr_0[16] => wr_burst_addr.DATAB
write_addr_0[17] => wr_burst_addr.DATAB
write_addr_0[18] => wr_burst_addr.DATAB
write_addr_0[19] => wr_burst_addr.DATAB
write_addr_0[20] => wr_burst_addr.DATAB
write_addr_0[21] => wr_burst_addr.DATAB
write_addr_0[22] => wr_burst_addr.DATAB
write_addr_0[23] => wr_burst_addr.DATAB
write_addr_1[0] => wr_burst_addr.DATAB
write_addr_1[1] => wr_burst_addr.DATAB
write_addr_1[2] => wr_burst_addr.DATAB
write_addr_1[3] => wr_burst_addr.DATAB
write_addr_1[4] => wr_burst_addr.DATAB
write_addr_1[5] => wr_burst_addr.DATAB
write_addr_1[6] => wr_burst_addr.DATAB
write_addr_1[7] => wr_burst_addr.DATAB
write_addr_1[8] => wr_burst_addr.DATAB
write_addr_1[9] => wr_burst_addr.DATAB
write_addr_1[10] => wr_burst_addr.DATAB
write_addr_1[11] => wr_burst_addr.DATAB
write_addr_1[12] => wr_burst_addr.DATAB
write_addr_1[13] => wr_burst_addr.DATAB
write_addr_1[14] => wr_burst_addr.DATAB
write_addr_1[15] => wr_burst_addr.DATAB
write_addr_1[16] => wr_burst_addr.DATAB
write_addr_1[17] => wr_burst_addr.DATAB
write_addr_1[18] => wr_burst_addr.DATAB
write_addr_1[19] => wr_burst_addr.DATAB
write_addr_1[20] => wr_burst_addr.DATAB
write_addr_1[21] => wr_burst_addr.DATAB
write_addr_1[22] => wr_burst_addr.DATAB
write_addr_1[23] => wr_burst_addr.DATAB
write_addr_2[0] => wr_burst_addr.DATAB
write_addr_2[1] => wr_burst_addr.DATAB
write_addr_2[2] => wr_burst_addr.DATAB
write_addr_2[3] => wr_burst_addr.DATAB
write_addr_2[4] => wr_burst_addr.DATAB
write_addr_2[5] => wr_burst_addr.DATAB
write_addr_2[6] => wr_burst_addr.DATAB
write_addr_2[7] => wr_burst_addr.DATAB
write_addr_2[8] => wr_burst_addr.DATAB
write_addr_2[9] => wr_burst_addr.DATAB
write_addr_2[10] => wr_burst_addr.DATAB
write_addr_2[11] => wr_burst_addr.DATAB
write_addr_2[12] => wr_burst_addr.DATAB
write_addr_2[13] => wr_burst_addr.DATAB
write_addr_2[14] => wr_burst_addr.DATAB
write_addr_2[15] => wr_burst_addr.DATAB
write_addr_2[16] => wr_burst_addr.DATAB
write_addr_2[17] => wr_burst_addr.DATAB
write_addr_2[18] => wr_burst_addr.DATAB
write_addr_2[19] => wr_burst_addr.DATAB
write_addr_2[20] => wr_burst_addr.DATAB
write_addr_2[21] => wr_burst_addr.DATAB
write_addr_2[22] => wr_burst_addr.DATAB
write_addr_2[23] => wr_burst_addr.DATAB
write_addr_3[0] => wr_burst_addr.DATAB
write_addr_3[1] => wr_burst_addr.DATAB
write_addr_3[2] => wr_burst_addr.DATAB
write_addr_3[3] => wr_burst_addr.DATAB
write_addr_3[4] => wr_burst_addr.DATAB
write_addr_3[5] => wr_burst_addr.DATAB
write_addr_3[6] => wr_burst_addr.DATAB
write_addr_3[7] => wr_burst_addr.DATAB
write_addr_3[8] => wr_burst_addr.DATAB
write_addr_3[9] => wr_burst_addr.DATAB
write_addr_3[10] => wr_burst_addr.DATAB
write_addr_3[11] => wr_burst_addr.DATAB
write_addr_3[12] => wr_burst_addr.DATAB
write_addr_3[13] => wr_burst_addr.DATAB
write_addr_3[14] => wr_burst_addr.DATAB
write_addr_3[15] => wr_burst_addr.DATAB
write_addr_3[16] => wr_burst_addr.DATAB
write_addr_3[17] => wr_burst_addr.DATAB
write_addr_3[18] => wr_burst_addr.DATAB
write_addr_3[19] => wr_burst_addr.DATAB
write_addr_3[20] => wr_burst_addr.DATAB
write_addr_3[21] => wr_burst_addr.DATAB
write_addr_3[22] => wr_burst_addr.DATAB
write_addr_3[23] => wr_burst_addr.DATAB
write_addr_index[0] => write_addr_index_d0[0].DATAIN
write_addr_index[1] => write_addr_index_d0[1].DATAIN
write_len[0] => write_len_d0[0].DATAIN
write_len[1] => write_len_d0[1].DATAIN
write_len[2] => write_len_d0[2].DATAIN
write_len[3] => write_len_d0[3].DATAIN
write_len[4] => write_len_d0[4].DATAIN
write_len[5] => write_len_d0[5].DATAIN
write_len[6] => write_len_d0[6].DATAIN
write_len[7] => write_len_d0[7].DATAIN
write_len[8] => write_len_d0[8].DATAIN
write_len[9] => write_len_d0[9].DATAIN
write_len[10] => write_len_d0[10].DATAIN
write_len[11] => write_len_d0[11].DATAIN
write_len[12] => write_len_d0[12].DATAIN
write_len[13] => write_len_d0[13].DATAIN
write_len[14] => write_len_d0[14].DATAIN
write_len[15] => write_len_d0[15].DATAIN
write_len[16] => write_len_d0[16].DATAIN
write_len[17] => write_len_d0[17].DATAIN
write_len[18] => write_len_d0[18].DATAIN
write_len[19] => write_len_d0[19].DATAIN
write_len[20] => write_len_d0[20].DATAIN
write_len[21] => write_len_d0[21].DATAIN
write_len[22] => write_len_d0[22].DATAIN
write_len[23] => write_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] => LessThan0.IN32
rdusedw[1] => LessThan0.IN31
rdusedw[2] => LessThan0.IN30
rdusedw[3] => LessThan0.IN29
rdusedw[4] => LessThan0.IN28
rdusedw[5] => LessThan0.IN27
rdusedw[6] => LessThan0.IN26
rdusedw[7] => LessThan0.IN25
rdusedw[8] => LessThan0.IN24
rdusedw[9] => LessThan0.IN23
rdusedw[10] => LessThan0.IN22
rdusedw[11] => LessThan0.IN21
rdusedw[12] => LessThan0.IN20
rdusedw[13] => LessThan0.IN19
rdusedw[14] => LessThan0.IN18
rdusedw[15] => LessThan0.IN17


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component
data[0] => dcfifo_aql1:auto_generated.data[0]
data[1] => dcfifo_aql1:auto_generated.data[1]
data[2] => dcfifo_aql1:auto_generated.data[2]
data[3] => dcfifo_aql1:auto_generated.data[3]
data[4] => dcfifo_aql1:auto_generated.data[4]
data[5] => dcfifo_aql1:auto_generated.data[5]
data[6] => dcfifo_aql1:auto_generated.data[6]
data[7] => dcfifo_aql1:auto_generated.data[7]
data[8] => dcfifo_aql1:auto_generated.data[8]
data[9] => dcfifo_aql1:auto_generated.data[9]
data[10] => dcfifo_aql1:auto_generated.data[10]
data[11] => dcfifo_aql1:auto_generated.data[11]
data[12] => dcfifo_aql1:auto_generated.data[12]
data[13] => dcfifo_aql1:auto_generated.data[13]
data[14] => dcfifo_aql1:auto_generated.data[14]
data[15] => dcfifo_aql1:auto_generated.data[15]
q[0] <= dcfifo_aql1:auto_generated.q[0]
q[1] <= dcfifo_aql1:auto_generated.q[1]
q[2] <= dcfifo_aql1:auto_generated.q[2]
q[3] <= dcfifo_aql1:auto_generated.q[3]
q[4] <= dcfifo_aql1:auto_generated.q[4]
q[5] <= dcfifo_aql1:auto_generated.q[5]
q[6] <= dcfifo_aql1:auto_generated.q[6]
q[7] <= dcfifo_aql1:auto_generated.q[7]
q[8] <= dcfifo_aql1:auto_generated.q[8]
q[9] <= dcfifo_aql1:auto_generated.q[9]
q[10] <= dcfifo_aql1:auto_generated.q[10]
q[11] <= dcfifo_aql1:auto_generated.q[11]
q[12] <= dcfifo_aql1:auto_generated.q[12]
q[13] <= dcfifo_aql1:auto_generated.q[13]
q[14] <= dcfifo_aql1:auto_generated.q[14]
q[15] <= dcfifo_aql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aql1:auto_generated.rdclk
rdreq => dcfifo_aql1:auto_generated.rdreq
wrclk => dcfifo_aql1:auto_generated.wrclk
wrreq => dcfifo_aql1:auto_generated.wrreq
aclr => dcfifo_aql1:auto_generated.aclr
rdempty <= dcfifo_aql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_aql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aql1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_aql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aql1:auto_generated.wrusedw[7]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_mv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mv61:fifo_ram.data_a[0]
data[1] => altsyncram_mv61:fifo_ram.data_a[1]
data[2] => altsyncram_mv61:fifo_ram.data_a[2]
data[3] => altsyncram_mv61:fifo_ram.data_a[3]
data[4] => altsyncram_mv61:fifo_ram.data_a[4]
data[5] => altsyncram_mv61:fifo_ram.data_a[5]
data[6] => altsyncram_mv61:fifo_ram.data_a[6]
data[7] => altsyncram_mv61:fifo_ram.data_a[7]
data[8] => altsyncram_mv61:fifo_ram.data_a[8]
data[9] => altsyncram_mv61:fifo_ram.data_a[9]
data[10] => altsyncram_mv61:fifo_ram.data_a[10]
data[11] => altsyncram_mv61:fifo_ram.data_a[11]
data[12] => altsyncram_mv61:fifo_ram.data_a[12]
data[13] => altsyncram_mv61:fifo_ram.data_a[13]
data[14] => altsyncram_mv61:fifo_ram.data_a[14]
data[15] => altsyncram_mv61:fifo_ram.data_a[15]
q[0] <= altsyncram_mv61:fifo_ram.q_b[0]
q[1] <= altsyncram_mv61:fifo_ram.q_b[1]
q[2] <= altsyncram_mv61:fifo_ram.q_b[2]
q[3] <= altsyncram_mv61:fifo_ram.q_b[3]
q[4] <= altsyncram_mv61:fifo_ram.q_b[4]
q[5] <= altsyncram_mv61:fifo_ram.q_b[5]
q[6] <= altsyncram_mv61:fifo_ram.q_b[6]
q[7] <= altsyncram_mv61:fifo_ram.q_b[7]
q[8] <= altsyncram_mv61:fifo_ram.q_b[8]
q[9] <= altsyncram_mv61:fifo_ram.q_b[9]
q[10] <= altsyncram_mv61:fifo_ram.q_b[10]
q[11] <= altsyncram_mv61:fifo_ram.q_b[11]
q[12] <= altsyncram_mv61:fifo_ram.q_b[12]
q[13] <= altsyncram_mv61:fifo_ram.q_b[13]
q[14] <= altsyncram_mv61:fifo_ram.q_b[14]
q[15] <= altsyncram_mv61:fifo_ram.q_b[15]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_mv61:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_mv61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
rst => read_req_ack~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.ACLR
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => read_cnt[0].ACLR
rst => read_cnt[1].ACLR
rst => read_cnt[2].ACLR
rst => read_cnt[3].ACLR
rst => read_cnt[4].ACLR
rst => read_cnt[5].ACLR
rst => read_cnt[6].ACLR
rst => read_cnt[7].ACLR
rst => read_cnt[8].ACLR
rst => read_cnt[9].ACLR
rst => read_cnt[10].ACLR
rst => read_cnt[11].ACLR
rst => read_cnt[12].ACLR
rst => read_cnt[13].ACLR
rst => read_cnt[14].ACLR
rst => read_cnt[15].ACLR
rst => read_cnt[16].ACLR
rst => read_cnt[17].ACLR
rst => read_cnt[18].ACLR
rst => read_cnt[19].ACLR
rst => read_cnt[20].ACLR
rst => read_cnt[21].ACLR
rst => read_cnt[22].ACLR
rst => read_cnt[23].ACLR
rst => rd_burst_req~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => read_len_latch[0].ACLR
rst => read_len_latch[1].ACLR
rst => read_len_latch[2].ACLR
rst => read_len_latch[3].ACLR
rst => read_len_latch[4].ACLR
rst => read_len_latch[5].ACLR
rst => read_len_latch[6].ACLR
rst => read_len_latch[7].ACLR
rst => read_len_latch[8].ACLR
rst => read_len_latch[9].ACLR
rst => read_len_latch[10].ACLR
rst => read_len_latch[11].ACLR
rst => read_len_latch[12].ACLR
rst => read_len_latch[13].ACLR
rst => read_len_latch[14].ACLR
rst => read_len_latch[15].ACLR
rst => read_len_latch[16].ACLR
rst => read_len_latch[17].ACLR
rst => read_len_latch[18].ACLR
rst => read_len_latch[19].ACLR
rst => read_len_latch[20].ACLR
rst => read_len_latch[21].ACLR
rst => read_len_latch[22].ACLR
rst => read_len_latch[23].ACLR
rst => read_addr_index_d1[0].ACLR
rst => read_addr_index_d1[1].ACLR
rst => read_addr_index_d0[0].ACLR
rst => read_addr_index_d0[1].ACLR
rst => read_len_d1[0].ACLR
rst => read_len_d1[1].ACLR
rst => read_len_d1[2].ACLR
rst => read_len_d1[3].ACLR
rst => read_len_d1[4].ACLR
rst => read_len_d1[5].ACLR
rst => read_len_d1[6].ACLR
rst => read_len_d1[7].ACLR
rst => read_len_d1[8].ACLR
rst => read_len_d1[9].ACLR
rst => read_len_d1[10].ACLR
rst => read_len_d1[11].ACLR
rst => read_len_d1[12].ACLR
rst => read_len_d1[13].ACLR
rst => read_len_d1[14].ACLR
rst => read_len_d1[15].ACLR
rst => read_len_d1[16].ACLR
rst => read_len_d1[17].ACLR
rst => read_len_d1[18].ACLR
rst => read_len_d1[19].ACLR
rst => read_len_d1[20].ACLR
rst => read_len_d1[21].ACLR
rst => read_len_d1[22].ACLR
rst => read_len_d1[23].ACLR
rst => read_len_d0[0].ACLR
rst => read_len_d0[1].ACLR
rst => read_len_d0[2].ACLR
rst => read_len_d0[3].ACLR
rst => read_len_d0[4].ACLR
rst => read_len_d0[5].ACLR
rst => read_len_d0[6].ACLR
rst => read_len_d0[7].ACLR
rst => read_len_d0[8].ACLR
rst => read_len_d0[9].ACLR
rst => read_len_d0[10].ACLR
rst => read_len_d0[11].ACLR
rst => read_len_d0[12].ACLR
rst => read_len_d0[13].ACLR
rst => read_len_d0[14].ACLR
rst => read_len_d0[15].ACLR
rst => read_len_d0[16].ACLR
rst => read_len_d0[17].ACLR
rst => read_len_d0[18].ACLR
rst => read_len_d0[19].ACLR
rst => read_len_d0[20].ACLR
rst => read_len_d0[21].ACLR
rst => read_len_d0[22].ACLR
rst => read_len_d0[23].ACLR
rst => read_req_d2.ACLR
rst => read_req_d1.ACLR
rst => read_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => read_req_ack~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => read_cnt[0].CLK
mem_clk => read_cnt[1].CLK
mem_clk => read_cnt[2].CLK
mem_clk => read_cnt[3].CLK
mem_clk => read_cnt[4].CLK
mem_clk => read_cnt[5].CLK
mem_clk => read_cnt[6].CLK
mem_clk => read_cnt[7].CLK
mem_clk => read_cnt[8].CLK
mem_clk => read_cnt[9].CLK
mem_clk => read_cnt[10].CLK
mem_clk => read_cnt[11].CLK
mem_clk => read_cnt[12].CLK
mem_clk => read_cnt[13].CLK
mem_clk => read_cnt[14].CLK
mem_clk => read_cnt[15].CLK
mem_clk => read_cnt[16].CLK
mem_clk => read_cnt[17].CLK
mem_clk => read_cnt[18].CLK
mem_clk => read_cnt[19].CLK
mem_clk => read_cnt[20].CLK
mem_clk => read_cnt[21].CLK
mem_clk => read_cnt[22].CLK
mem_clk => read_cnt[23].CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => read_len_latch[0].CLK
mem_clk => read_len_latch[1].CLK
mem_clk => read_len_latch[2].CLK
mem_clk => read_len_latch[3].CLK
mem_clk => read_len_latch[4].CLK
mem_clk => read_len_latch[5].CLK
mem_clk => read_len_latch[6].CLK
mem_clk => read_len_latch[7].CLK
mem_clk => read_len_latch[8].CLK
mem_clk => read_len_latch[9].CLK
mem_clk => read_len_latch[10].CLK
mem_clk => read_len_latch[11].CLK
mem_clk => read_len_latch[12].CLK
mem_clk => read_len_latch[13].CLK
mem_clk => read_len_latch[14].CLK
mem_clk => read_len_latch[15].CLK
mem_clk => read_len_latch[16].CLK
mem_clk => read_len_latch[17].CLK
mem_clk => read_len_latch[18].CLK
mem_clk => read_len_latch[19].CLK
mem_clk => read_len_latch[20].CLK
mem_clk => read_len_latch[21].CLK
mem_clk => read_len_latch[22].CLK
mem_clk => read_len_latch[23].CLK
mem_clk => read_addr_index_d1[0].CLK
mem_clk => read_addr_index_d1[1].CLK
mem_clk => read_addr_index_d0[0].CLK
mem_clk => read_addr_index_d0[1].CLK
mem_clk => read_len_d1[0].CLK
mem_clk => read_len_d1[1].CLK
mem_clk => read_len_d1[2].CLK
mem_clk => read_len_d1[3].CLK
mem_clk => read_len_d1[4].CLK
mem_clk => read_len_d1[5].CLK
mem_clk => read_len_d1[6].CLK
mem_clk => read_len_d1[7].CLK
mem_clk => read_len_d1[8].CLK
mem_clk => read_len_d1[9].CLK
mem_clk => read_len_d1[10].CLK
mem_clk => read_len_d1[11].CLK
mem_clk => read_len_d1[12].CLK
mem_clk => read_len_d1[13].CLK
mem_clk => read_len_d1[14].CLK
mem_clk => read_len_d1[15].CLK
mem_clk => read_len_d1[16].CLK
mem_clk => read_len_d1[17].CLK
mem_clk => read_len_d1[18].CLK
mem_clk => read_len_d1[19].CLK
mem_clk => read_len_d1[20].CLK
mem_clk => read_len_d1[21].CLK
mem_clk => read_len_d1[22].CLK
mem_clk => read_len_d1[23].CLK
mem_clk => read_len_d0[0].CLK
mem_clk => read_len_d0[1].CLK
mem_clk => read_len_d0[2].CLK
mem_clk => read_len_d0[3].CLK
mem_clk => read_len_d0[4].CLK
mem_clk => read_len_d0[5].CLK
mem_clk => read_len_d0[6].CLK
mem_clk => read_len_d0[7].CLK
mem_clk => read_len_d0[8].CLK
mem_clk => read_len_d0[9].CLK
mem_clk => read_len_d0[10].CLK
mem_clk => read_len_d0[11].CLK
mem_clk => read_len_d0[12].CLK
mem_clk => read_len_d0[13].CLK
mem_clk => read_len_d0[14].CLK
mem_clk => read_len_d0[15].CLK
mem_clk => read_len_d0[16].CLK
mem_clk => read_len_d0[17].CLK
mem_clk => read_len_d0[18].CLK
mem_clk => read_len_d0[19].CLK
mem_clk => read_len_d0[20].CLK
mem_clk => read_len_d0[21].CLK
mem_clk => read_len_d0[22].CLK
mem_clk => read_len_d0[23].CLK
mem_clk => read_req_d2.CLK
mem_clk => read_req_d1.CLK
mem_clk => read_req_d0.CLK
mem_clk => state~6.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
read_req => read_req_d0.DATAIN
read_req_ack <= read_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_finish <= read_finish.DB_MAX_OUTPUT_PORT_TYPE
read_addr_0[0] => rd_burst_addr.DATAB
read_addr_0[1] => rd_burst_addr.DATAB
read_addr_0[2] => rd_burst_addr.DATAB
read_addr_0[3] => rd_burst_addr.DATAB
read_addr_0[4] => rd_burst_addr.DATAB
read_addr_0[5] => rd_burst_addr.DATAB
read_addr_0[6] => rd_burst_addr.DATAB
read_addr_0[7] => rd_burst_addr.DATAB
read_addr_0[8] => rd_burst_addr.DATAB
read_addr_0[9] => rd_burst_addr.DATAB
read_addr_0[10] => rd_burst_addr.DATAB
read_addr_0[11] => rd_burst_addr.DATAB
read_addr_0[12] => rd_burst_addr.DATAB
read_addr_0[13] => rd_burst_addr.DATAB
read_addr_0[14] => rd_burst_addr.DATAB
read_addr_0[15] => rd_burst_addr.DATAB
read_addr_0[16] => rd_burst_addr.DATAB
read_addr_0[17] => rd_burst_addr.DATAB
read_addr_0[18] => rd_burst_addr.DATAB
read_addr_0[19] => rd_burst_addr.DATAB
read_addr_0[20] => rd_burst_addr.DATAB
read_addr_0[21] => rd_burst_addr.DATAB
read_addr_0[22] => rd_burst_addr.DATAB
read_addr_0[23] => rd_burst_addr.DATAB
read_addr_1[0] => rd_burst_addr.DATAB
read_addr_1[1] => rd_burst_addr.DATAB
read_addr_1[2] => rd_burst_addr.DATAB
read_addr_1[3] => rd_burst_addr.DATAB
read_addr_1[4] => rd_burst_addr.DATAB
read_addr_1[5] => rd_burst_addr.DATAB
read_addr_1[6] => rd_burst_addr.DATAB
read_addr_1[7] => rd_burst_addr.DATAB
read_addr_1[8] => rd_burst_addr.DATAB
read_addr_1[9] => rd_burst_addr.DATAB
read_addr_1[10] => rd_burst_addr.DATAB
read_addr_1[11] => rd_burst_addr.DATAB
read_addr_1[12] => rd_burst_addr.DATAB
read_addr_1[13] => rd_burst_addr.DATAB
read_addr_1[14] => rd_burst_addr.DATAB
read_addr_1[15] => rd_burst_addr.DATAB
read_addr_1[16] => rd_burst_addr.DATAB
read_addr_1[17] => rd_burst_addr.DATAB
read_addr_1[18] => rd_burst_addr.DATAB
read_addr_1[19] => rd_burst_addr.DATAB
read_addr_1[20] => rd_burst_addr.DATAB
read_addr_1[21] => rd_burst_addr.DATAB
read_addr_1[22] => rd_burst_addr.DATAB
read_addr_1[23] => rd_burst_addr.DATAB
read_addr_2[0] => rd_burst_addr.DATAB
read_addr_2[1] => rd_burst_addr.DATAB
read_addr_2[2] => rd_burst_addr.DATAB
read_addr_2[3] => rd_burst_addr.DATAB
read_addr_2[4] => rd_burst_addr.DATAB
read_addr_2[5] => rd_burst_addr.DATAB
read_addr_2[6] => rd_burst_addr.DATAB
read_addr_2[7] => rd_burst_addr.DATAB
read_addr_2[8] => rd_burst_addr.DATAB
read_addr_2[9] => rd_burst_addr.DATAB
read_addr_2[10] => rd_burst_addr.DATAB
read_addr_2[11] => rd_burst_addr.DATAB
read_addr_2[12] => rd_burst_addr.DATAB
read_addr_2[13] => rd_burst_addr.DATAB
read_addr_2[14] => rd_burst_addr.DATAB
read_addr_2[15] => rd_burst_addr.DATAB
read_addr_2[16] => rd_burst_addr.DATAB
read_addr_2[17] => rd_burst_addr.DATAB
read_addr_2[18] => rd_burst_addr.DATAB
read_addr_2[19] => rd_burst_addr.DATAB
read_addr_2[20] => rd_burst_addr.DATAB
read_addr_2[21] => rd_burst_addr.DATAB
read_addr_2[22] => rd_burst_addr.DATAB
read_addr_2[23] => rd_burst_addr.DATAB
read_addr_3[0] => rd_burst_addr.DATAB
read_addr_3[1] => rd_burst_addr.DATAB
read_addr_3[2] => rd_burst_addr.DATAB
read_addr_3[3] => rd_burst_addr.DATAB
read_addr_3[4] => rd_burst_addr.DATAB
read_addr_3[5] => rd_burst_addr.DATAB
read_addr_3[6] => rd_burst_addr.DATAB
read_addr_3[7] => rd_burst_addr.DATAB
read_addr_3[8] => rd_burst_addr.DATAB
read_addr_3[9] => rd_burst_addr.DATAB
read_addr_3[10] => rd_burst_addr.DATAB
read_addr_3[11] => rd_burst_addr.DATAB
read_addr_3[12] => rd_burst_addr.DATAB
read_addr_3[13] => rd_burst_addr.DATAB
read_addr_3[14] => rd_burst_addr.DATAB
read_addr_3[15] => rd_burst_addr.DATAB
read_addr_3[16] => rd_burst_addr.DATAB
read_addr_3[17] => rd_burst_addr.DATAB
read_addr_3[18] => rd_burst_addr.DATAB
read_addr_3[19] => rd_burst_addr.DATAB
read_addr_3[20] => rd_burst_addr.DATAB
read_addr_3[21] => rd_burst_addr.DATAB
read_addr_3[22] => rd_burst_addr.DATAB
read_addr_3[23] => rd_burst_addr.DATAB
read_addr_index[0] => read_addr_index_d0[0].DATAIN
read_addr_index[1] => read_addr_index_d0[1].DATAIN
read_len[0] => read_len_d0[0].DATAIN
read_len[1] => read_len_d0[1].DATAIN
read_len[2] => read_len_d0[2].DATAIN
read_len[3] => read_len_d0[3].DATAIN
read_len[4] => read_len_d0[4].DATAIN
read_len[5] => read_len_d0[5].DATAIN
read_len[6] => read_len_d0[6].DATAIN
read_len[7] => read_len_d0[7].DATAIN
read_len[8] => read_len_d0[8].DATAIN
read_len[9] => read_len_d0[9].DATAIN
read_len[10] => read_len_d0[10].DATAIN
read_len[11] => read_len_d0[11].DATAIN
read_len[12] => read_len_d0[12].DATAIN
read_len[13] => read_len_d0[13].DATAIN
read_len[14] => read_len_d0[14].DATAIN
read_len[15] => read_len_d0[15].DATAIN
read_len[16] => read_len_d0[16].DATAIN
read_len[17] => read_len_d0[17].DATAIN
read_len[18] => read_len_d0[18].DATAIN
read_len[19] => read_len_d0[19].DATAIN
read_len[20] => read_len_d0[20].DATAIN
read_len[21] => read_len_d0[21].DATAIN
read_len[22] => read_len_d0[22].DATAIN
read_len[23] => read_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] => LessThan0.IN32
wrusedw[1] => LessThan0.IN31
wrusedw[2] => LessThan0.IN30
wrusedw[3] => LessThan0.IN29
wrusedw[4] => LessThan0.IN28
wrusedw[5] => LessThan0.IN27
wrusedw[6] => LessThan0.IN26
wrusedw[7] => LessThan0.IN25
wrusedw[8] => LessThan0.IN24
wrusedw[9] => LessThan0.IN23
wrusedw[10] => LessThan0.IN22
wrusedw[11] => LessThan0.IN21
wrusedw[12] => LessThan0.IN20
wrusedw[13] => LessThan0.IN19
wrusedw[14] => LessThan0.IN18
wrusedw[15] => LessThan0.IN17


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => cnt_clk_r[9].CLK
clk => rd_burst_data_valid~reg0.CLK
clk => wr_burst_data_req~reg0.CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_we_n~reg0.CLK
clk => sdram_cas_n~reg0.CLK
clk => sdram_ras_n~reg0.CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => cnt_clk_r[9].ACLR
rst => rd_burst_data_valid~reg0.ACLR
rst => wr_burst_data_req~reg0.ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => sdram_addr[0]~reg0.PRESET
rst => sdram_addr[1]~reg0.PRESET
rst => sdram_addr[2]~reg0.PRESET
rst => sdram_addr[3]~reg0.PRESET
rst => sdram_addr[4]~reg0.PRESET
rst => sdram_addr[5]~reg0.PRESET
rst => sdram_addr[6]~reg0.PRESET
rst => sdram_addr[7]~reg0.PRESET
rst => sdram_addr[8]~reg0.PRESET
rst => sdram_addr[9]~reg0.PRESET
rst => sdram_addr[10]~reg0.PRESET
rst => sdram_addr[11]~reg0.PRESET
rst => sdram_addr[12]~reg0.PRESET
rst => sdram_ba[0]~reg0.PRESET
rst => sdram_ba[1]~reg0.PRESET
rst => sdram_we_n~reg0.PRESET
rst => sdram_cas_n~reg0.PRESET
rst => sdram_ras_n~reg0.PRESET
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN20
wr_burst_len[0] => LessThan3.IN20
wr_burst_len[0] => LessThan4.IN20
wr_burst_len[0] => LessThan5.IN10
wr_burst_len[1] => Add2.IN19
wr_burst_len[1] => LessThan3.IN19
wr_burst_len[1] => LessThan4.IN19
wr_burst_len[1] => Add5.IN18
wr_burst_len[2] => Add2.IN18
wr_burst_len[2] => LessThan3.IN18
wr_burst_len[2] => LessThan4.IN18
wr_burst_len[2] => Add5.IN17
wr_burst_len[3] => Add2.IN17
wr_burst_len[3] => LessThan3.IN17
wr_burst_len[3] => LessThan4.IN17
wr_burst_len[3] => Add5.IN16
wr_burst_len[4] => Add2.IN16
wr_burst_len[4] => LessThan3.IN16
wr_burst_len[4] => LessThan4.IN16
wr_burst_len[4] => Add5.IN15
wr_burst_len[5] => Add2.IN15
wr_burst_len[5] => LessThan3.IN15
wr_burst_len[5] => LessThan4.IN15
wr_burst_len[5] => Add5.IN14
wr_burst_len[6] => Add2.IN14
wr_burst_len[6] => LessThan3.IN14
wr_burst_len[6] => LessThan4.IN14
wr_burst_len[6] => Add5.IN13
wr_burst_len[7] => Add2.IN13
wr_burst_len[7] => LessThan3.IN13
wr_burst_len[7] => LessThan4.IN13
wr_burst_len[7] => Add5.IN12
wr_burst_len[8] => Add2.IN12
wr_burst_len[8] => LessThan3.IN12
wr_burst_len[8] => LessThan4.IN12
wr_burst_len[8] => Add5.IN11
wr_burst_len[9] => Add2.IN11
wr_burst_len[9] => LessThan3.IN11
wr_burst_len[9] => LessThan4.IN11
wr_burst_len[9] => Add5.IN10
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Add0.IN20
rd_burst_len[0] => Add1.IN20
rd_burst_len[1] => Add0.IN19
rd_burst_len[1] => Add1.IN19
rd_burst_len[2] => Add0.IN18
rd_burst_len[2] => Add1.IN18
rd_burst_len[3] => Add0.IN17
rd_burst_len[3] => Add1.IN17
rd_burst_len[4] => Add0.IN16
rd_burst_len[4] => Add1.IN16
rd_burst_len[5] => Add0.IN15
rd_burst_len[5] => Add1.IN15
rd_burst_len[6] => Add0.IN14
rd_burst_len[6] => Add1.IN14
rd_burst_len[7] => Add0.IN13
rd_burst_len[7] => Add1.IN13
rd_burst_len[8] => Add0.IN12
rd_burst_len[8] => Add1.IN12
rd_burst_len[9] => Add0.IN11
rd_burst_len[9] => Add1.IN11
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= sdram_ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


