{"vcs1":{"timestamp_begin":1677560812.510908132, "rt":0.38, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1677560812.946649268, "rt":0.38, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1677560813.376614522, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677560812.212961113}
{"VCS_COMP_START_TIME": 1677560812.212961113}
{"VCS_COMP_END_TIME": 1677560813.642851143}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 239032}}
