Analysis & Synthesis report for VGA
Thu Jan 07 15:21:19 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition PLL:pll0
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |VGA|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |VGA
 15. Parameter Settings for User Entity Instance: PLL:pll
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 23. Partition Dependent Files
 24. Partition "PLL:pll0" Resource Utilization by Entity
 25. Parameter Settings for User Entity Instance: PLL:pll0
 26. Partition Dependent Files
 27. Port Connectivity Checks: "SegOUT:SEG7"
 28. Port Connectivity Checks: "SegOUT:SEG6"
 29. Port Connectivity Checks: "SegOUT:SEG5"
 30. Port Connectivity Checks: "SegOUT:SEG4"
 31. Port Connectivity Checks: "SegOUT:SEG3"
 32. Port Connectivity Checks: "SegOUT:SEG2"
 33. Port Connectivity Checks: "SegOUT:SEG1"
 34. Port Connectivity Checks: "SegOUT:SEG0"
 35. Port Connectivity Checks: "PLL:pll"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 07 15:21:19 2016       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; VGA                                         ;
; Top-level Entity Name              ; VGA                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; VGA                ; VGA                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.89        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  88.9%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+
; VGA.v                            ; yes             ; User Verilog HDL File        ; C:/HDL/Board/VGA/VGA.v       ;         ;
; Keyboard.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/HDL/Board/VGA/Keyboard.v  ;         ;
; LCD.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/HDL/Board/VGA/LCD.v       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+


+-----------------------------------------------------------+
; Partition Status Summary                                  ;
+----------------+-------------+----------------------------+
; Partition Name ; Synthesized ; Reason                     ;
+----------------+-------------+----------------------------+
; Top            ; yes         ; netlist type = Source File ;
; PLL:pll0       ; yes         ; Dependent files changed    ;
+----------------+-------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition PLL:pll0                                                                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; PLL:pll0  ; VGA.v     ; Project Directory ; Checksum ; 8b379430127decfadb5f018b1acb0361 ; c8939f0f3f9ab346367c43de91d4dc8a ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                          ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |VGA                                        ; 1749 (1267)       ; 355 (308)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA                                                                                                   ; work         ;
;    |LCD:lcdout|                             ; 205 (205)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|LCD:lcdout                                                                                        ; work         ;
;    |SegOUT:SEG4|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|SegOUT:SEG4                                                                                       ; work         ;
;    |SegOUT:SEG5|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|SegOUT:SEG5                                                                                       ; work         ;
;    |SegOUT:SEG6|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|SegOUT:SEG6                                                                                       ; work         ;
;    |SegOUT:SEG7|                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|SegOUT:SEG7                                                                                       ; work         ;
;    |lpm_divide:Div0|                        ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div0                                                                                   ; work         ;
;       |lpm_divide_ihm:auto_generated|       ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                     ; work         ;
;          |sign_div_unsign_akh:divider|      ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                         ; work         ;
;             |alt_u_div_84f:divider|         ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ; work         ;
;    |lpm_divide:Div1|                        ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div1                                                                                   ; work         ;
;       |lpm_divide_ihm:auto_generated|       ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                     ; work         ;
;          |sign_div_unsign_akh:divider|      ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                         ; work         ;
;             |alt_u_div_84f:divider|         ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ; work         ;
;    |lpm_divide:Mod0|                        ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod0                                                                                   ; work         ;
;       |lpm_divide_l9m:auto_generated|       ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod0|lpm_divide_l9m:auto_generated                                                     ; work         ;
;          |sign_div_unsign_akh:divider|      ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                         ; work         ;
;             |alt_u_div_84f:divider|         ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ; work         ;
;    |lpm_divide:Mod1|                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod1                                                                                   ; work         ;
;       |lpm_divide_o9m:auto_generated|       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod1|lpm_divide_o9m:auto_generated                                                     ; work         ;
;          |sign_div_unsign_dkh:divider|      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod1|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                         ; work         ;
;             |alt_u_div_e4f:divider|         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod1|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider   ; work         ;
;    |lpm_divide:Mod2|                        ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod2                                                                                   ; work         ;
;       |lpm_divide_l9m:auto_generated|       ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod2|lpm_divide_l9m:auto_generated                                                     ; work         ;
;          |sign_div_unsign_akh:divider|      ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                         ; work         ;
;             |alt_u_div_84f:divider|         ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider   ; work         ;
;    |lpm_divide:Mod3|                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod3                                                                                   ; work         ;
;       |lpm_divide_o9m:auto_generated|       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod3|lpm_divide_o9m:auto_generated                                                     ; work         ;
;          |sign_div_unsign_dkh:divider|      ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod3|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                         ; work         ;
;             |alt_u_div_e4f:divider|         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_divide:Mod3|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider   ; work         ;
;    |lpm_mult:Mult0|                         ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_mult:Mult0                                                                                    ; work         ;
;       |multcore:mult_core|                  ; 25 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;          |mpar_add:padder|                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;             |lpm_add_sub:adder[0]|          ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                |add_sub_kgh:auto_generated| ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |VGA|state                           ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LCD:lcdout|data[9][0]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[3][0]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[7][0]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[22][0]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[2][0]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[5][0]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[20][0]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[25][0]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[27][0]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[9][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[6][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[21][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[3][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[7][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[18][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[19][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[8][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[4][1]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[23][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[24][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[26][1]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[9][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[7][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[4][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[3][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[8][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[20][2]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[2][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[5][2]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[18][2]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[23][2]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[24][2]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[25][2]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[3][3]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[4][3]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[18][3]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[20][3]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[22][3]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[8][3]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[7][3]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[23][3]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[24][3]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[4][4]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[21][4]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[19][4]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[26][4]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[6][5]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[21][5]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[9][5]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[5][6]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[7][6]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[8][6]                               ; GND                 ; yes                    ;
; LCD:lcdout|data[20][6]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[22][6]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[23][6]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[24][6]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[25][6]                              ; GND                 ; yes                    ;
; LCD:lcdout|data[26][6]                              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 58  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; sizeB[5]                               ; Stuck at GND due to stuck port data_in ;
; sizeA[5]                               ; Stuck at GND due to stuck port data_in ;
; LCD:lcdout|LCD_DATA[8]                 ; Stuck at GND due to stuck port data_in ;
; boardB_R[1..7]                         ; Merged with boardB_R[0]                ;
; boardA_R[1..7]                         ; Merged with boardA_R[0]                ;
; dateR[1..7]                            ; Merged with dateR[0]                   ;
; boardB_G[1..7]                         ; Merged with boardB_G[0]                ;
; boardA_G[1..7]                         ; Merged with boardA_G[0]                ;
; dateG[1..7]                            ; Merged with dateG[0]                   ;
; boardB_B[1..7]                         ; Merged with boardB_B[0]                ;
; boardA_B[1..7]                         ; Merged with boardA_B[0]                ;
; dateB[1..7]                            ; Merged with dateB[0]                   ;
; originalX[0]                           ; Stuck at GND due to stuck port data_in ;
; state~5                                ; Lost fanout                            ;
; state~6                                ; Lost fanout                            ;
; state.11                               ; Lost fanout                            ;
; Total Number of Removed Registers = 70 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; sizeB[5]      ; Stuck at GND              ; originalX[0]                           ;
;               ; due to stuck port data_in ;                                        ;
; state~5       ; Lost Fanouts              ; state.11                               ;
+---------------+---------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA|LCD:lcdout|LCD_DATA[10] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |VGA|LCD:lcdout|state[2]     ;
; 5:1                ; 57 bits   ; 171 LEs       ; 57 LEs               ; 114 LEs                ; Yes        ; |VGA|originalY[2]            ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |VGA|boardAposition[28]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA|boardAposition[5]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA|boardAposition[1]       ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |VGA|boardBposition[11]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA|boardBposition[5]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA|boardBposition[2]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |VGA|originalY[7]            ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; No         ; |VGA|originalY               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |VGA|LCD:lcdout|state        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |VGA|concat                  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |VGA|state                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                             ;
; H_SYNC         ; 96    ; Signed Integer                             ;
; H_BACK         ; 48    ; Signed Integer                             ;
; H_ACT          ; 640   ; Signed Integer                             ;
; H_BLANK        ; 160   ; Signed Integer                             ;
; H_TOTAL        ; 800   ; Signed Integer                             ;
; V_FRONT        ; 11    ; Signed Integer                             ;
; V_SYNC         ; 2     ; Signed Integer                             ;
; V_BACK         ; 32    ; Signed Integer                             ;
; V_ACT          ; 480   ; Signed Integer                             ;
; V_BLANK        ; 45    ; Signed Integer                             ;
; V_TOTAL        ; 525   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll ;
+----------------+--------+----------------------------+
; Parameter Name ; Value  ; Type                       ;
+----------------+--------+----------------------------+
; target         ; 500000 ; Signed Integer             ;
+----------------+--------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Partition Dependent Files                                                   ;
+------------+-------------------+---------+----------------------------------+
; File       ; Location          ; Library ; Checksum                         ;
+------------+-------------------+---------+----------------------------------+
; Keyboard.v ; Project Directory ; work    ; e852967c64a99a1394414456469d7876 ;
; LCD.v      ; Project Directory ; work    ; 04b2ba2dc7af2a4d8b7aa4083e8a88b0 ;
; VGA.v      ; Project Directory ; work    ; c8939f0f3f9ab346367c43de91d4dc8a ;
+------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "PLL:pll0" Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |VGA                       ; 58 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA                ; work         ;
;    |PLL:pll0|              ; 58 (58)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|PLL:pll0       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; target         ; 1     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Partition Dependent Files                                                   ;
+------------+-------------------+---------+----------------------------------+
; File       ; Location          ; Library ; Checksum                         ;
+------------+-------------------+---------+----------------------------------+
; Keyboard.v ; Project Directory ; work    ; e852967c64a99a1394414456469d7876 ;
; LCD.v      ; Project Directory ; work    ; 04b2ba2dc7af2a4d8b7aa4083e8a88b0 ;
; VGA.v      ; Project Directory ; work    ; c8939f0f3f9ab346367c43de91d4dc8a ;
+------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG7"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG6"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG5"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG4"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG3"                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG2"                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG1"                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SegOUT:SEG0"                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
; PLL:pll0       ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 07 15:21:10 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 5 design units, including 5 entities, in source file vga.v
    Info (12023): Found entity 1: Keyboard
    Info (12023): Found entity 2: LCD
    Info (12023): Found entity 3: VGA
    Info (12023): Found entity 4: PLL
    Info (12023): Found entity 5: SegOUT
Warning (10236): Verilog HDL Implicit Net warning at VGA.v(97): created implicit net for "right_B"
Warning (10236): Verilog HDL Implicit Net warning at VGA.v(98): created implicit net for "left_B"
Warning (10236): Verilog HDL Implicit Net warning at VGA.v(99): created implicit net for "right_A"
Warning (10236): Verilog HDL Implicit Net warning at VGA.v(100): created implicit net for "left_A"
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at VGA.v(160): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA.v(185): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA.v(259): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at VGA.v(274): truncated value with size 32 to match size of target (7)
Warning (10034): Output port "oLEDG" at VGA.v(33) has no driver
Warning (10034): Output port "oLEDR" at VGA.v(34) has no driver
Warning (10034): Output port "change" at VGA.v(55) has no driver
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll0"
Warning (10230): Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll"
Warning (10230): Verilog HDL assignment warning at VGA.v(382): truncated value with size 32 to match size of target (31)
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:lcdout"
Warning (10230): Verilog HDL assignment warning at LCD.v(25): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at LCD.v(29): truncated value with size 32 to match size of target (31)
Info (10041): Inferred latch for "data[0][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[0][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[1][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[2][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[3][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[4][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[5][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[6][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[7][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[8][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[9][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[10][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[11][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[12][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[13][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[14][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[15][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[16][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[17][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[18][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[19][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[20][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[21][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[22][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[23][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[24][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[25][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[26][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[27][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[28][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[29][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[30][7]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][0]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][1]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][2]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][3]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][4]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][5]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][6]" at LCD.v(111)
Info (10041): Inferred latch for "data[31][7]" at LCD.v(111)
Info (12128): Elaborating entity "SegOUT" for hierarchy "SegOUT:SEG0"
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12211): Partition "PLL:pll0" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 2 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 07 15:21:12 2016
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top VGA -c VGA
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf
    Info (12023): Found entity 1: lpm_divide_o9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[7]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_D[0]~synth"
    Warning (13010): Node "LCD_D[1]~synth"
    Warning (13010): Node "LCD_D[2]~synth"
    Warning (13010): Node "LCD_D[3]~synth"
    Warning (13010): Node "LCD_D[4]~synth"
    Warning (13010): Node "LCD_D[5]~synth"
    Warning (13010): Node "LCD_D[6]~synth"
    Warning (13010): Node "LCD_D[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[0]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[1]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[2]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[3]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[5]" is stuck at VCC
    Warning (13410): Pin "oHEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "oLEDG[0]" is stuck at GND
    Warning (13410): Pin "oLEDG[1]" is stuck at GND
    Warning (13410): Pin "oLEDG[2]" is stuck at GND
    Warning (13410): Pin "oLEDG[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[4]" is stuck at GND
    Warning (13410): Pin "oLEDG[5]" is stuck at GND
    Warning (13410): Pin "oLEDG[6]" is stuck at GND
    Warning (13410): Pin "oLEDG[7]" is stuck at GND
    Warning (13410): Pin "oLEDG[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[0]" is stuck at GND
    Warning (13410): Pin "oLEDR[1]" is stuck at GND
    Warning (13410): Pin "oLEDR[2]" is stuck at GND
    Warning (13410): Pin "oLEDR[3]" is stuck at GND
    Warning (13410): Pin "oLEDR[4]" is stuck at GND
    Warning (13410): Pin "oLEDR[5]" is stuck at GND
    Warning (13410): Pin "oLEDR[6]" is stuck at GND
    Warning (13410): Pin "oLEDR[7]" is stuck at GND
    Warning (13410): Pin "oLEDR[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[9]" is stuck at GND
    Warning (13410): Pin "oLEDR[10]" is stuck at GND
    Warning (13410): Pin "oLEDR[11]" is stuck at GND
    Warning (13410): Pin "oLEDR[12]" is stuck at GND
    Warning (13410): Pin "oLEDR[13]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at VCC
    Warning (13410): Pin "oLCD_BLON" is stuck at GND
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "change[0]" is stuck at GND
    Warning (13410): Pin "change[1]" is stuck at GND
    Warning (13410): Pin "change[2]" is stuck at GND
    Warning (13410): Pin "change[3]" is stuck at GND
    Warning (13410): Pin "change[4]" is stuck at GND
    Warning (13410): Pin "change[5]" is stuck at GND
    Warning (13410): Pin "change[6]" is stuck at GND
    Warning (13410): Pin "change[7]" is stuck at GND
    Warning (13410): Pin "change[8]" is stuck at GND
    Warning (13410): Pin "change[9]" is stuck at GND
    Warning (13410): Pin "change[10]" is stuck at GND
    Warning (13410): Pin "change[11]" is stuck at GND
    Warning (13410): Pin "change[12]" is stuck at GND
    Warning (13410): Pin "change[13]" is stuck at GND
    Warning (13410): Pin "change[14]" is stuck at GND
    Warning (13410): Pin "change[15]" is stuck at GND
    Warning (13410): Pin "change[16]" is stuck at GND
    Warning (13410): Pin "change[17]" is stuck at GND
    Warning (13410): Pin "change[18]" is stuck at GND
    Warning (13410): Pin "change[19]" is stuck at GND
    Warning (13410): Pin "change[20]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2005 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 140 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 1824 logic cells
    Info (21071): Implemented 1 partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Thu Jan 07 15:21:19 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 07 15:21:12 2016
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=PLL:pll0 VGA -c VGA
Info (281019): Starting Logic Optimization and Technology Mapping for Partition PLL:pll0
Info (286031): Timing-Driven Synthesis is running on partition "PLL:pll0"
Info (21057): Implemented 90 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 88 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Thu Jan 07 15:21:14 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file C:/HDL/Board/VGA/output_files/VGA.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Thu Jan 07 15:21:21 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HDL/Board/VGA/output_files/VGA.map.smsg.


