{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761027519359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761027519360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 00:18:39 2025 " "Processing started: Tue Oct 21 00:18:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761027519360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027519360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027519360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761027519633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761027519633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_moore.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Moore " "Found entity 1: FSM_Moore" {  } { { "FSM_Moore.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/FSM_Moore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fsm_chess_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fsm_chess_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_chess_clock " "Found entity 1: FSM_chess_clock" {  } { { "output_files/FSM_chess_clock.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/output_files/FSM_chess_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fsm_bakery.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fsm_bakery.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Bakery " "Found entity 1: FSM_Bakery" {  } { { "output_files/FSM_Bakery.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/output_files/FSM_Bakery.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/counter_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1s " "Found entity 1: counter_1s" {  } { { "output_files/counter_1s.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/output_files/counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_HW " "Found entity 1: FSM_HW" {  } { { "FSM_HW.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/FSM_HW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761027525617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525617 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(11) " "Verilog HDL Instantiation warning at main.v(11): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/main.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1761027525618 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "z FSM_HW.v(36) " "Verilog HDL Procedural Assignment error at FSM_HW.v(36): object \"z\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_HW.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/FSM_HW.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1761027525619 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "z FSM_HW.v(38) " "Verilog HDL Procedural Assignment error at FSM_HW.v(38): object \"z\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_HW.v" "" { Text "C:/Users/Jackson.Hall/Desktop/ENCE_3100_Jackson_Hall/QuartusLite/DE10_Board/Projects/MooreFSM/FSM_HW.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1761027525619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761027525703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 21 00:18:45 2025 " "Processing ended: Tue Oct 21 00:18:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761027525703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761027525703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761027525703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027525703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761027526307 ""}
