
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -21 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/paramvir/480A-D8B5/CS220Labs/Lab2_3/comparator/pa.fromHdl.tcl
# create_project -name comparator -dir "/media/paramvir/480A-D8B5/CS220Labs/Lab2_3/comparator/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "eight.ucf" [current_fileset -constrset]
Adding file '/media/paramvir/480A-D8B5/CS220Labs/Lab2_3/comparator/eight.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {eight.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top eight $srcset
# add_files [list {eight.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/paramvir/480A-D8B5/CS220Labs/Lab2_3/comparator/eight.v" into library work
