{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@194:204@HdlIdDef", "  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@193:203", "  wire    [23:0]    tdd_rx_on_2_s;\n  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@192:202", "  wire    [23:0]    tdd_vco_tx_off_2_s;\n  wire    [23:0]    tdd_rx_on_2_s;\n  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n"], ["hdl/library/common/ad_tdd_control.v@205:215", "  wire   [23:0]   tdd_tx_on_2_s;\n  wire   [23:0]   tdd_tx_off_2_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // synchronization of tdd_sync\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@190:200", "  wire    [23:0]    tdd_vco_rx_off_2_s;\n  wire    [23:0]    tdd_vco_tx_on_2_s;\n  wire    [23:0]    tdd_vco_tx_off_2_s;\n  wire    [23:0]    tdd_rx_on_2_s;\n  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n"], ["hdl/library/common/ad_tdd_control.v@203:213", "  wire   [23:0]   tdd_rx_on_2_s;\n  wire   [23:0]   tdd_rx_off_2_s;\n  wire   [23:0]   tdd_tx_on_2_s;\n  wire   [23:0]   tdd_tx_off_2_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n"], ["hdl/library/common/ad_tdd_control.v@202:212", "  wire   [23:0]   tdd_vco_tx_off_2_s;\n  wire   [23:0]   tdd_rx_on_2_s;\n  wire   [23:0]   tdd_rx_off_2_s;\n  wire   [23:0]   tdd_tx_on_2_s;\n  wire   [23:0]   tdd_tx_off_2_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n"], ["hdl/library/common/ad_tdd_control.v@204:214", "  wire   [23:0]   tdd_rx_off_2_s;\n  wire   [23:0]   tdd_tx_on_2_s;\n  wire   [23:0]   tdd_tx_off_2_s;\n  wire   [23:0]   tdd_tx_dp_on_2_s;\n  wire   [23:0]   tdd_tx_dp_off_2_s;\n  wire            tdd_endof_frame;\n  wire            tdd_endof_burst;\n  wire            tdd_txrx_only_en_s;\n\n  assign  tdd_counter_status = tdd_counter;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@191:201", "  wire    [23:0]    tdd_vco_tx_on_2_s;\n  wire    [23:0]    tdd_vco_tx_off_2_s;\n  wire    [23:0]    tdd_rx_on_2_s;\n  wire    [23:0]    tdd_rx_off_2_s;\n  wire    [23:0]    tdd_tx_on_2_s;\n  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n  wire    [23:0]    tdd_counter_status;\n"]], "Diff Content": {"Delete": [[199, "  wire              tdd_sync_s;\n"]], "Add": []}}