|top_2
clk => clk.IN16
keysn[0] => demo:intf.keysn[0]
keysn[1] => demo:intf.keysn[1]
keysn[2] => demo:intf.keysn[2]
keysn[3] => rstn.IN11
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
rstn_led <= rstn.DB_MAX_OUTPUT_PORT_TYPE
m1_ack_led <= m1_ack.DB_MAX_OUTPUT_PORT_TYPE
m1_master_ready_led <= master_port:mp_1.master_ready
m1_slave_valid_led <= m1_slave_valid.DB_MAX_OUTPUT_PORT_TYPE
m1_slave_ready_led <= m1_slave_ready.DB_MAX_OUTPUT_PORT_TYPE
m1_master_valid_led <= master_port:mp_1.master_valid
s1_master_ready_led <= s2_master_ready.DB_MAX_OUTPUT_PORT_TYPE
s1_slave_valid_led <= slave_port_v2:sp_2.slave_valid
s1_slave_ready_led <= slave_port_v2:sp_2.slave_ready
s1_master_valid_led <= s2_master_valid.DB_MAX_OUTPUT_PORT_TYPE
m1_mode_led <= m1_mode_in.DB_MAX_OUTPUT_PORT_TYPE
m2_mode_led <= demo:intf.m2_mode_in
hex0[0] <= demo:intf.hex0[0]
hex0[1] <= demo:intf.hex0[1]
hex0[2] <= demo:intf.hex0[2]
hex0[3] <= demo:intf.hex0[3]
hex0[4] <= demo:intf.hex0[4]
hex0[5] <= demo:intf.hex0[5]
hex0[6] <= demo:intf.hex0[6]
hex1[0] <= demo:intf.hex1[0]
hex1[1] <= demo:intf.hex1[1]
hex1[2] <= demo:intf.hex1[2]
hex1[3] <= demo:intf.hex1[3]
hex1[4] <= demo:intf.hex1[4]
hex1[5] <= demo:intf.hex1[5]
hex1[6] <= demo:intf.hex1[6]
hex2[0] <= demo:intf.hex2[0]
hex2[1] <= demo:intf.hex2[1]
hex2[2] <= demo:intf.hex2[2]
hex2[3] <= demo:intf.hex2[3]
hex2[4] <= demo:intf.hex2[4]
hex2[5] <= demo:intf.hex2[5]
hex2[6] <= demo:intf.hex2[6]
hex3[0] <= demo:intf.hex3[0]
hex3[1] <= demo:intf.hex3[1]
hex3[2] <= demo:intf.hex3[2]
hex3[3] <= demo:intf.hex3[3]
hex3[4] <= demo:intf.hex3[4]
hex3[5] <= demo:intf.hex3[5]
hex3[6] <= demo:intf.hex3[6]
s_sig_tx <= uart_tx:s_uart_tx.sig_tx
s_ready_tx <= uart_tx:s_uart_tx.ready_tx
s_sig_rx => s_sig_rx.IN1
s_ready_rx => s_ready_rx.IN1
m_sig_tx <= uart_tx:m_uart_tx.sig_tx
m_ready_tx <= uart_tx:m_uart_tx.ready_tx
m_sig_rx => m_sig_rx.IN1
m_ready_rx => m_ready_rx.IN1


|top_2|demo:intf
clk => one_clk_flag.CLK
clk => m2_start~reg0.CLK
clk => m1_start~reg0.CLK
keysn[0] => m2_state[0].CLK
keysn[0] => m2_state[1].CLK
keysn[0] => m2_state[2].CLK
keysn[0] => m2_state[3].CLK
keysn[1] => m1_state[0].CLK
keysn[1] => m1_state[1].CLK
keysn[1] => m1_state[2].CLK
keysn[1] => m1_state[3].CLK
keysn[2] => one_clk_flag.OUTPUTSELECT
keysn[2] => always3.IN1
keysn[3] => one_clk_flag.PRESET
keysn[3] => m2_start~reg0.ACLR
keysn[3] => m1_start~reg0.ACLR
keysn[3] => m1_state[0].ACLR
keysn[3] => m1_state[1].ACLR
keysn[3] => m1_state[2].PRESET
keysn[3] => m1_state[3].PRESET
keysn[3] => m2_state[0].ACLR
keysn[3] => m2_state[1].ACLR
keysn[3] => m2_state[2].PRESET
keysn[3] => m2_state[3].PRESET
hex0[0] <= seg:m2_seg_state.hex
hex0[1] <= seg:m2_seg_state.hex
hex0[2] <= seg:m2_seg_state.hex
hex0[3] <= seg:m2_seg_state.hex
hex0[4] <= seg:m2_seg_state.hex
hex0[5] <= seg:m2_seg_state.hex
hex0[6] <= seg:m2_seg_state.hex
hex1[0] <= seg:m2_seg_label.hex
hex1[1] <= seg:m2_seg_label.hex
hex1[2] <= seg:m2_seg_label.hex
hex1[3] <= seg:m2_seg_label.hex
hex1[4] <= seg:m2_seg_label.hex
hex1[5] <= seg:m2_seg_label.hex
hex1[6] <= seg:m2_seg_label.hex
hex2[0] <= seg:m1_seg_state.hex
hex2[1] <= seg:m1_seg_state.hex
hex2[2] <= seg:m1_seg_state.hex
hex2[3] <= seg:m1_seg_state.hex
hex2[4] <= seg:m1_seg_state.hex
hex2[5] <= seg:m1_seg_state.hex
hex2[6] <= seg:m1_seg_state.hex
hex3[0] <= seg:m1_seg_label.hex
hex3[1] <= seg:m1_seg_label.hex
hex3[2] <= seg:m1_seg_label.hex
hex3[3] <= seg:m1_seg_label.hex
hex3[4] <= seg:m1_seg_label.hex
hex3[5] <= seg:m1_seg_label.hex
hex3[6] <= seg:m1_seg_label.hex
m1_start <= m1_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_mode_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
m2_start <= m2_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
m2_mode_in <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top_2|demo:intf|seg:m2_seg_state
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|demo:intf|seg:m2_seg_label
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|demo:intf|seg:m1_seg_state
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|demo:intf|seg:m1_seg_label
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|master_port:mp_1
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => t_mode.CLK
clk => t_addr[0].CLK
clk => t_addr[1].CLK
clk => t_addr[2].CLK
clk => t_addr[3].CLK
clk => t_addr[4].CLK
clk => t_addr[5].CLK
clk => t_addr[6].CLK
clk => t_addr[7].CLK
clk => t_addr[8].CLK
clk => t_addr[9].CLK
clk => t_addr[10].CLK
clk => t_addr[11].CLK
clk => t_addr[12].CLK
clk => t_addr[13].CLK
clk => t_addr[14].CLK
clk => t_addr[15].CLK
clk => t_rd_data[0].CLK
clk => t_rd_data[1].CLK
clk => t_rd_data[2].CLK
clk => t_rd_data[3].CLK
clk => t_rd_data[4].CLK
clk => t_rd_data[5].CLK
clk => t_rd_data[6].CLK
clk => t_rd_data[7].CLK
clk => t_wr_data[0].CLK
clk => t_wr_data[1].CLK
clk => t_wr_data[2].CLK
clk => t_wr_data[3].CLK
clk => t_wr_data[4].CLK
clk => t_wr_data[5].CLK
clk => t_wr_data[6].CLK
clk => t_wr_data[7].CLK
clk => t_count[0].CLK
clk => t_count[1].CLK
clk => t_count[2].CLK
clk => t_count[3].CLK
clk => state~1.DATAIN
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_mode.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
mode <= t_mode.DB_MAX_OUTPUT_PORT_TYPE
rd_bus => t_rd_data.DATAB
wr_bus <= wr_bus.DB_MAX_OUTPUT_PORT_TYPE
ack => next_state.DATAB
ack => next_state.DATAB
master_valid <= master_valid.DB_MAX_OUTPUT_PORT_TYPE
slave_ready => next_state.IN1
slave_ready => next_state.IN1
slave_ready => next_state.IN1
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
master_ready <= master_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid => next_state.IN1
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
breq <= breq.DB_MAX_OUTPUT_PORT_TYPE
bgrant => next_state.FETCH.DATAB
bgrant => Selector1.IN2
split => Selector7.IN1
split => next_state.OUTPUTSELECT
split => next_state.OUTPUTSELECT
split => Selector5.IN2
m_wr_data[0] => Selector15.IN3
m_wr_data[1] => Selector14.IN3
m_wr_data[2] => Selector13.IN3
m_wr_data[3] => Selector12.IN3
m_wr_data[4] => Selector11.IN3
m_wr_data[5] => Selector10.IN3
m_wr_data[6] => Selector9.IN3
m_wr_data[7] => Selector8.IN3
m_rd_data[0] <= t_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[1] <= t_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[2] <= t_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[3] <= t_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[4] <= t_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[5] <= t_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[6] <= t_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
m_rd_data[7] <= t_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
m_addr[0] => Selector31.IN2
m_addr[1] => Selector30.IN2
m_addr[2] => Selector29.IN2
m_addr[3] => Selector28.IN2
m_addr[4] => Selector27.IN2
m_addr[5] => Selector26.IN2
m_addr[6] => Selector25.IN2
m_addr[7] => Selector24.IN2
m_addr[8] => Selector23.IN2
m_addr[9] => Selector22.IN2
m_addr[10] => Selector21.IN2
m_addr[11] => Selector20.IN2
m_addr[12] => Selector19.IN2
m_addr[13] => Selector18.IN2
m_addr[14] => Selector17.IN2
m_addr[15] => Selector16.IN2
m_mode => Selector32.IN2
m_wr_en <= m_wr_en.DB_MAX_OUTPUT_PORT_TYPE
m_start => Selector1.IN4
m_start => Selector0.IN2


|top_2|bb_master_port:mp_bb
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => t_mode.CLK
clk => t_addr[0].CLK
clk => t_addr[1].CLK
clk => t_addr[2].CLK
clk => t_addr[3].CLK
clk => t_addr[4].CLK
clk => t_addr[5].CLK
clk => t_addr[6].CLK
clk => t_addr[7].CLK
clk => t_addr[8].CLK
clk => t_addr[9].CLK
clk => t_addr[10].CLK
clk => t_addr[11].CLK
clk => t_addr[12].CLK
clk => t_addr[13].CLK
clk => t_addr[14].CLK
clk => t_addr[15].CLK
clk => t_rd_data[0].CLK
clk => t_rd_data[1].CLK
clk => t_rd_data[2].CLK
clk => t_rd_data[3].CLK
clk => t_rd_data[4].CLK
clk => t_rd_data[5].CLK
clk => t_rd_data[6].CLK
clk => t_rd_data[7].CLK
clk => t_wr_data[0].CLK
clk => t_wr_data[1].CLK
clk => t_wr_data[2].CLK
clk => t_wr_data[3].CLK
clk => t_wr_data[4].CLK
clk => t_wr_data[5].CLK
clk => t_wr_data[6].CLK
clk => t_wr_data[7].CLK
clk => t_count[0].CLK
clk => t_count[1].CLK
clk => t_count[2].CLK
clk => t_count[3].CLK
clk => state~1.DATAIN
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_wr_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_rd_data.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_mode.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
mode <= t_mode.DB_MAX_OUTPUT_PORT_TYPE
rd_bus => t_rd_data.DATAB
wr_bus <= wr_bus.DB_MAX_OUTPUT_PORT_TYPE
ack => next_state.DATAB
ack => next_state.DATAB
master_valid <= master_valid.DB_MAX_OUTPUT_PORT_TYPE
slave_ready => next_state.IN1
slave_ready => next_state.IN1
slave_ready => next_state.IN1
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_count.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
slave_ready => t_wr_data.OUTPUTSELECT
master_ready <= master_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid => next_state.IN1
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_rd_data.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
slave_valid => t_count.OUTPUTSELECT
breq <= breq.DB_MAX_OUTPUT_PORT_TYPE
bgrant => Selector2.IN3
bgrant => Selector1.IN2
split => Selector7.IN1
split => next_state.OUTPUTSELECT
split => next_state.OUTPUTSELECT
split => Selector5.IN2
fifo_data_in[0] => Selector15.IN3
fifo_data_in[1] => Selector14.IN3
fifo_data_in[2] => Selector13.IN3
fifo_data_in[3] => Selector12.IN3
fifo_data_in[4] => Selector11.IN3
fifo_data_in[5] => Selector10.IN3
fifo_data_in[6] => Selector9.IN3
fifo_data_in[7] => Selector8.IN3
fifo_data_in[8] => Selector31.IN2
fifo_data_in[9] => Selector30.IN2
fifo_data_in[10] => Selector29.IN2
fifo_data_in[11] => Selector28.IN2
fifo_data_in[12] => Selector27.IN2
fifo_data_in[13] => Selector26.IN2
fifo_data_in[14] => Selector25.IN2
fifo_data_in[15] => Selector24.IN2
fifo_data_in[16] => Selector23.IN2
fifo_data_in[17] => Selector22.IN2
fifo_data_in[18] => Selector21.IN2
fifo_data_in[19] => Selector20.IN2
fifo_data_in[20] => Selector19.IN2
fifo_data_in[21] => Selector18.IN2
fifo_data_in[22] => Selector17.IN2
fifo_data_in[23] => Selector16.IN2
fifo_data_in[24] => Selector32.IN2
uart_register_out[0] <= t_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[1] <= t_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[2] <= t_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[3] <= t_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[4] <= t_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[5] <= t_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[6] <= t_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[7] <= t_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
m_out_valid <= m_out_valid.DB_MAX_OUTPUT_PORT_TYPE
fifo_empty => Selector0.IN4
fifo_empty => next_state.DEQ.DATAB
fifo_deq <= fifo_deq.DB_MAX_OUTPUT_PORT_TYPE


|top_2|FIFO:fifo
clk => memory[0][0].CLK
clk => memory[0][1].CLK
clk => memory[0][2].CLK
clk => memory[0][3].CLK
clk => memory[0][4].CLK
clk => memory[0][5].CLK
clk => memory[0][6].CLK
clk => memory[0][7].CLK
clk => memory[0][8].CLK
clk => memory[0][9].CLK
clk => memory[0][10].CLK
clk => memory[0][11].CLK
clk => memory[0][12].CLK
clk => memory[0][13].CLK
clk => memory[0][14].CLK
clk => memory[0][15].CLK
clk => memory[0][16].CLK
clk => memory[0][17].CLK
clk => memory[0][18].CLK
clk => memory[0][19].CLK
clk => memory[0][20].CLK
clk => memory[0][21].CLK
clk => memory[0][22].CLK
clk => memory[0][23].CLK
clk => memory[0][24].CLK
clk => memory[1][0].CLK
clk => memory[1][1].CLK
clk => memory[1][2].CLK
clk => memory[1][3].CLK
clk => memory[1][4].CLK
clk => memory[1][5].CLK
clk => memory[1][6].CLK
clk => memory[1][7].CLK
clk => memory[1][8].CLK
clk => memory[1][9].CLK
clk => memory[1][10].CLK
clk => memory[1][11].CLK
clk => memory[1][12].CLK
clk => memory[1][13].CLK
clk => memory[1][14].CLK
clk => memory[1][15].CLK
clk => memory[1][16].CLK
clk => memory[1][17].CLK
clk => memory[1][18].CLK
clk => memory[1][19].CLK
clk => memory[1][20].CLK
clk => memory[1][21].CLK
clk => memory[1][22].CLK
clk => memory[1][23].CLK
clk => memory[1][24].CLK
clk => memory[2][0].CLK
clk => memory[2][1].CLK
clk => memory[2][2].CLK
clk => memory[2][3].CLK
clk => memory[2][4].CLK
clk => memory[2][5].CLK
clk => memory[2][6].CLK
clk => memory[2][7].CLK
clk => memory[2][8].CLK
clk => memory[2][9].CLK
clk => memory[2][10].CLK
clk => memory[2][11].CLK
clk => memory[2][12].CLK
clk => memory[2][13].CLK
clk => memory[2][14].CLK
clk => memory[2][15].CLK
clk => memory[2][16].CLK
clk => memory[2][17].CLK
clk => memory[2][18].CLK
clk => memory[2][19].CLK
clk => memory[2][20].CLK
clk => memory[2][21].CLK
clk => memory[2][22].CLK
clk => memory[2][23].CLK
clk => memory[2][24].CLK
clk => memory[3][0].CLK
clk => memory[3][1].CLK
clk => memory[3][2].CLK
clk => memory[3][3].CLK
clk => memory[3][4].CLK
clk => memory[3][5].CLK
clk => memory[3][6].CLK
clk => memory[3][7].CLK
clk => memory[3][8].CLK
clk => memory[3][9].CLK
clk => memory[3][10].CLK
clk => memory[3][11].CLK
clk => memory[3][12].CLK
clk => memory[3][13].CLK
clk => memory[3][14].CLK
clk => memory[3][15].CLK
clk => memory[3][16].CLK
clk => memory[3][17].CLK
clk => memory[3][18].CLK
clk => memory[3][19].CLK
clk => memory[3][20].CLK
clk => memory[3][21].CLK
clk => memory[3][22].CLK
clk => memory[3][23].CLK
clk => memory[3][24].CLK
clk => memory[4][0].CLK
clk => memory[4][1].CLK
clk => memory[4][2].CLK
clk => memory[4][3].CLK
clk => memory[4][4].CLK
clk => memory[4][5].CLK
clk => memory[4][6].CLK
clk => memory[4][7].CLK
clk => memory[4][8].CLK
clk => memory[4][9].CLK
clk => memory[4][10].CLK
clk => memory[4][11].CLK
clk => memory[4][12].CLK
clk => memory[4][13].CLK
clk => memory[4][14].CLK
clk => memory[4][15].CLK
clk => memory[4][16].CLK
clk => memory[4][17].CLK
clk => memory[4][18].CLK
clk => memory[4][19].CLK
clk => memory[4][20].CLK
clk => memory[4][21].CLK
clk => memory[4][22].CLK
clk => memory[4][23].CLK
clk => memory[4][24].CLK
clk => memory[5][0].CLK
clk => memory[5][1].CLK
clk => memory[5][2].CLK
clk => memory[5][3].CLK
clk => memory[5][4].CLK
clk => memory[5][5].CLK
clk => memory[5][6].CLK
clk => memory[5][7].CLK
clk => memory[5][8].CLK
clk => memory[5][9].CLK
clk => memory[5][10].CLK
clk => memory[5][11].CLK
clk => memory[5][12].CLK
clk => memory[5][13].CLK
clk => memory[5][14].CLK
clk => memory[5][15].CLK
clk => memory[5][16].CLK
clk => memory[5][17].CLK
clk => memory[5][18].CLK
clk => memory[5][19].CLK
clk => memory[5][20].CLK
clk => memory[5][21].CLK
clk => memory[5][22].CLK
clk => memory[5][23].CLK
clk => memory[5][24].CLK
clk => memory[6][0].CLK
clk => memory[6][1].CLK
clk => memory[6][2].CLK
clk => memory[6][3].CLK
clk => memory[6][4].CLK
clk => memory[6][5].CLK
clk => memory[6][6].CLK
clk => memory[6][7].CLK
clk => memory[6][8].CLK
clk => memory[6][9].CLK
clk => memory[6][10].CLK
clk => memory[6][11].CLK
clk => memory[6][12].CLK
clk => memory[6][13].CLK
clk => memory[6][14].CLK
clk => memory[6][15].CLK
clk => memory[6][16].CLK
clk => memory[6][17].CLK
clk => memory[6][18].CLK
clk => memory[6][19].CLK
clk => memory[6][20].CLK
clk => memory[6][21].CLK
clk => memory[6][22].CLK
clk => memory[6][23].CLK
clk => memory[6][24].CLK
clk => memory[7][0].CLK
clk => memory[7][1].CLK
clk => memory[7][2].CLK
clk => memory[7][3].CLK
clk => memory[7][4].CLK
clk => memory[7][5].CLK
clk => memory[7][6].CLK
clk => memory[7][7].CLK
clk => memory[7][8].CLK
clk => memory[7][9].CLK
clk => memory[7][10].CLK
clk => memory[7][11].CLK
clk => memory[7][12].CLK
clk => memory[7][13].CLK
clk => memory[7][14].CLK
clk => memory[7][15].CLK
clk => memory[7][16].CLK
clk => memory[7][17].CLK
clk => memory[7][18].CLK
clk => memory[7][19].CLK
clk => memory[7][20].CLK
clk => memory[7][21].CLK
clk => memory[7][22].CLK
clk => memory[7][23].CLK
clk => memory[7][24].CLK
clk => memory[8][0].CLK
clk => memory[8][1].CLK
clk => memory[8][2].CLK
clk => memory[8][3].CLK
clk => memory[8][4].CLK
clk => memory[8][5].CLK
clk => memory[8][6].CLK
clk => memory[8][7].CLK
clk => memory[8][8].CLK
clk => memory[8][9].CLK
clk => memory[8][10].CLK
clk => memory[8][11].CLK
clk => memory[8][12].CLK
clk => memory[8][13].CLK
clk => memory[8][14].CLK
clk => memory[8][15].CLK
clk => memory[8][16].CLK
clk => memory[8][17].CLK
clk => memory[8][18].CLK
clk => memory[8][19].CLK
clk => memory[8][20].CLK
clk => memory[8][21].CLK
clk => memory[8][22].CLK
clk => memory[8][23].CLK
clk => memory[8][24].CLK
clk => memory[9][0].CLK
clk => memory[9][1].CLK
clk => memory[9][2].CLK
clk => memory[9][3].CLK
clk => memory[9][4].CLK
clk => memory[9][5].CLK
clk => memory[9][6].CLK
clk => memory[9][7].CLK
clk => memory[9][8].CLK
clk => memory[9][9].CLK
clk => memory[9][10].CLK
clk => memory[9][11].CLK
clk => memory[9][12].CLK
clk => memory[9][13].CLK
clk => memory[9][14].CLK
clk => memory[9][15].CLK
clk => memory[9][16].CLK
clk => memory[9][17].CLK
clk => memory[9][18].CLK
clk => memory[9][19].CLK
clk => memory[9][20].CLK
clk => memory[9][21].CLK
clk => memory[9][22].CLK
clk => memory[9][23].CLK
clk => memory[9][24].CLK
clk => memory[10][0].CLK
clk => memory[10][1].CLK
clk => memory[10][2].CLK
clk => memory[10][3].CLK
clk => memory[10][4].CLK
clk => memory[10][5].CLK
clk => memory[10][6].CLK
clk => memory[10][7].CLK
clk => memory[10][8].CLK
clk => memory[10][9].CLK
clk => memory[10][10].CLK
clk => memory[10][11].CLK
clk => memory[10][12].CLK
clk => memory[10][13].CLK
clk => memory[10][14].CLK
clk => memory[10][15].CLK
clk => memory[10][16].CLK
clk => memory[10][17].CLK
clk => memory[10][18].CLK
clk => memory[10][19].CLK
clk => memory[10][20].CLK
clk => memory[10][21].CLK
clk => memory[10][22].CLK
clk => memory[10][23].CLK
clk => memory[10][24].CLK
clk => memory[11][0].CLK
clk => memory[11][1].CLK
clk => memory[11][2].CLK
clk => memory[11][3].CLK
clk => memory[11][4].CLK
clk => memory[11][5].CLK
clk => memory[11][6].CLK
clk => memory[11][7].CLK
clk => memory[11][8].CLK
clk => memory[11][9].CLK
clk => memory[11][10].CLK
clk => memory[11][11].CLK
clk => memory[11][12].CLK
clk => memory[11][13].CLK
clk => memory[11][14].CLK
clk => memory[11][15].CLK
clk => memory[11][16].CLK
clk => memory[11][17].CLK
clk => memory[11][18].CLK
clk => memory[11][19].CLK
clk => memory[11][20].CLK
clk => memory[11][21].CLK
clk => memory[11][22].CLK
clk => memory[11][23].CLK
clk => memory[11][24].CLK
clk => memory[12][0].CLK
clk => memory[12][1].CLK
clk => memory[12][2].CLK
clk => memory[12][3].CLK
clk => memory[12][4].CLK
clk => memory[12][5].CLK
clk => memory[12][6].CLK
clk => memory[12][7].CLK
clk => memory[12][8].CLK
clk => memory[12][9].CLK
clk => memory[12][10].CLK
clk => memory[12][11].CLK
clk => memory[12][12].CLK
clk => memory[12][13].CLK
clk => memory[12][14].CLK
clk => memory[12][15].CLK
clk => memory[12][16].CLK
clk => memory[12][17].CLK
clk => memory[12][18].CLK
clk => memory[12][19].CLK
clk => memory[12][20].CLK
clk => memory[12][21].CLK
clk => memory[12][22].CLK
clk => memory[12][23].CLK
clk => memory[12][24].CLK
clk => memory[13][0].CLK
clk => memory[13][1].CLK
clk => memory[13][2].CLK
clk => memory[13][3].CLK
clk => memory[13][4].CLK
clk => memory[13][5].CLK
clk => memory[13][6].CLK
clk => memory[13][7].CLK
clk => memory[13][8].CLK
clk => memory[13][9].CLK
clk => memory[13][10].CLK
clk => memory[13][11].CLK
clk => memory[13][12].CLK
clk => memory[13][13].CLK
clk => memory[13][14].CLK
clk => memory[13][15].CLK
clk => memory[13][16].CLK
clk => memory[13][17].CLK
clk => memory[13][18].CLK
clk => memory[13][19].CLK
clk => memory[13][20].CLK
clk => memory[13][21].CLK
clk => memory[13][22].CLK
clk => memory[13][23].CLK
clk => memory[13][24].CLK
clk => memory[14][0].CLK
clk => memory[14][1].CLK
clk => memory[14][2].CLK
clk => memory[14][3].CLK
clk => memory[14][4].CLK
clk => memory[14][5].CLK
clk => memory[14][6].CLK
clk => memory[14][7].CLK
clk => memory[14][8].CLK
clk => memory[14][9].CLK
clk => memory[14][10].CLK
clk => memory[14][11].CLK
clk => memory[14][12].CLK
clk => memory[14][13].CLK
clk => memory[14][14].CLK
clk => memory[14][15].CLK
clk => memory[14][16].CLK
clk => memory[14][17].CLK
clk => memory[14][18].CLK
clk => memory[14][19].CLK
clk => memory[14][20].CLK
clk => memory[14][21].CLK
clk => memory[14][22].CLK
clk => memory[14][23].CLK
clk => memory[14][24].CLK
clk => memory[15][0].CLK
clk => memory[15][1].CLK
clk => memory[15][2].CLK
clk => memory[15][3].CLK
clk => memory[15][4].CLK
clk => memory[15][5].CLK
clk => memory[15][6].CLK
clk => memory[15][7].CLK
clk => memory[15][8].CLK
clk => memory[15][9].CLK
clk => memory[15][10].CLK
clk => memory[15][11].CLK
clk => memory[15][12].CLK
clk => memory[15][13].CLK
clk => memory[15][14].CLK
clk => memory[15][15].CLK
clk => memory[15][16].CLK
clk => memory[15][17].CLK
clk => memory[15][18].CLK
clk => memory[15][19].CLK
clk => memory[15][20].CLK
clk => memory[15][21].CLK
clk => memory[15][22].CLK
clk => memory[15][23].CLK
clk => memory[15][24].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
rstn => rd_ptr.OUTPUTSELECT
rstn => rd_ptr.OUTPUTSELECT
rstn => rd_ptr.OUTPUTSELECT
rstn => rd_ptr.OUTPUTSELECT
rstn => rd_ptr.OUTPUTSELECT
rstn => wr_ptr.OUTPUTSELECT
rstn => wr_ptr.OUTPUTSELECT
rstn => wr_ptr.OUTPUTSELECT
rstn => wr_ptr.OUTPUTSELECT
rstn => wr_ptr.OUTPUTSELECT
rstn => memory[0][1].ENA
rstn => memory[0][0].ENA
rstn => memory[0][2].ENA
rstn => memory[0][3].ENA
rstn => memory[0][4].ENA
rstn => memory[0][5].ENA
rstn => memory[0][6].ENA
rstn => memory[0][7].ENA
rstn => memory[0][8].ENA
rstn => memory[0][9].ENA
rstn => memory[0][10].ENA
rstn => memory[0][11].ENA
rstn => memory[0][12].ENA
rstn => memory[0][13].ENA
rstn => memory[0][14].ENA
rstn => memory[0][15].ENA
rstn => memory[0][16].ENA
rstn => memory[0][17].ENA
rstn => memory[0][18].ENA
rstn => memory[0][19].ENA
rstn => memory[0][20].ENA
rstn => memory[0][21].ENA
rstn => memory[0][22].ENA
rstn => memory[0][23].ENA
rstn => memory[0][24].ENA
rstn => memory[1][0].ENA
rstn => memory[1][1].ENA
rstn => memory[1][2].ENA
rstn => memory[1][3].ENA
rstn => memory[1][4].ENA
rstn => memory[1][5].ENA
rstn => memory[1][6].ENA
rstn => memory[1][7].ENA
rstn => memory[1][8].ENA
rstn => memory[1][9].ENA
rstn => memory[1][10].ENA
rstn => memory[1][11].ENA
rstn => memory[1][12].ENA
rstn => memory[1][13].ENA
rstn => memory[1][14].ENA
rstn => memory[1][15].ENA
rstn => memory[1][16].ENA
rstn => memory[1][17].ENA
rstn => memory[1][18].ENA
rstn => memory[1][19].ENA
rstn => memory[1][20].ENA
rstn => memory[1][21].ENA
rstn => memory[1][22].ENA
rstn => memory[1][23].ENA
rstn => memory[1][24].ENA
rstn => memory[2][0].ENA
rstn => memory[2][1].ENA
rstn => memory[2][2].ENA
rstn => memory[2][3].ENA
rstn => memory[2][4].ENA
rstn => memory[2][5].ENA
rstn => memory[2][6].ENA
rstn => memory[2][7].ENA
rstn => memory[2][8].ENA
rstn => memory[2][9].ENA
rstn => memory[2][10].ENA
rstn => memory[2][11].ENA
rstn => memory[2][12].ENA
rstn => memory[2][13].ENA
rstn => memory[2][14].ENA
rstn => memory[2][15].ENA
rstn => memory[2][16].ENA
rstn => memory[2][17].ENA
rstn => memory[2][18].ENA
rstn => memory[2][19].ENA
rstn => memory[2][20].ENA
rstn => memory[2][21].ENA
rstn => memory[2][22].ENA
rstn => memory[2][23].ENA
rstn => memory[2][24].ENA
rstn => memory[3][0].ENA
rstn => memory[3][1].ENA
rstn => memory[3][2].ENA
rstn => memory[3][3].ENA
rstn => memory[3][4].ENA
rstn => memory[3][5].ENA
rstn => memory[3][6].ENA
rstn => memory[3][7].ENA
rstn => memory[3][8].ENA
rstn => memory[3][9].ENA
rstn => memory[3][10].ENA
rstn => memory[3][11].ENA
rstn => memory[3][12].ENA
rstn => memory[3][13].ENA
rstn => memory[3][14].ENA
rstn => memory[3][15].ENA
rstn => memory[3][16].ENA
rstn => memory[3][17].ENA
rstn => memory[3][18].ENA
rstn => memory[3][19].ENA
rstn => memory[3][20].ENA
rstn => memory[3][21].ENA
rstn => memory[3][22].ENA
rstn => memory[3][23].ENA
rstn => memory[3][24].ENA
rstn => memory[4][0].ENA
rstn => memory[4][1].ENA
rstn => memory[4][2].ENA
rstn => memory[4][3].ENA
rstn => memory[4][4].ENA
rstn => memory[4][5].ENA
rstn => memory[4][6].ENA
rstn => memory[4][7].ENA
rstn => memory[4][8].ENA
rstn => memory[4][9].ENA
rstn => memory[4][10].ENA
rstn => memory[4][11].ENA
rstn => memory[4][12].ENA
rstn => memory[4][13].ENA
rstn => memory[4][14].ENA
rstn => memory[4][15].ENA
rstn => memory[4][16].ENA
rstn => memory[4][17].ENA
rstn => memory[4][18].ENA
rstn => memory[4][19].ENA
rstn => memory[4][20].ENA
rstn => memory[4][21].ENA
rstn => memory[4][22].ENA
rstn => memory[4][23].ENA
rstn => memory[4][24].ENA
rstn => memory[5][0].ENA
rstn => memory[5][1].ENA
rstn => memory[5][2].ENA
rstn => memory[5][3].ENA
rstn => memory[5][4].ENA
rstn => memory[5][5].ENA
rstn => memory[5][6].ENA
rstn => memory[5][7].ENA
rstn => memory[5][8].ENA
rstn => memory[5][9].ENA
rstn => memory[5][10].ENA
rstn => memory[5][11].ENA
rstn => memory[5][12].ENA
rstn => memory[5][13].ENA
rstn => memory[5][14].ENA
rstn => memory[5][15].ENA
rstn => memory[5][16].ENA
rstn => memory[5][17].ENA
rstn => memory[5][18].ENA
rstn => memory[5][19].ENA
rstn => memory[5][20].ENA
rstn => memory[5][21].ENA
rstn => memory[5][22].ENA
rstn => memory[5][23].ENA
rstn => memory[5][24].ENA
rstn => memory[6][0].ENA
rstn => memory[6][1].ENA
rstn => memory[6][2].ENA
rstn => memory[6][3].ENA
rstn => memory[6][4].ENA
rstn => memory[6][5].ENA
rstn => memory[6][6].ENA
rstn => memory[6][7].ENA
rstn => memory[6][8].ENA
rstn => memory[6][9].ENA
rstn => memory[6][10].ENA
rstn => memory[6][11].ENA
rstn => memory[6][12].ENA
rstn => memory[6][13].ENA
rstn => memory[6][14].ENA
rstn => memory[6][15].ENA
rstn => memory[6][16].ENA
rstn => memory[6][17].ENA
rstn => memory[6][18].ENA
rstn => memory[6][19].ENA
rstn => memory[6][20].ENA
rstn => memory[6][21].ENA
rstn => memory[6][22].ENA
rstn => memory[6][23].ENA
rstn => memory[6][24].ENA
rstn => memory[7][0].ENA
rstn => memory[7][1].ENA
rstn => memory[7][2].ENA
rstn => memory[7][3].ENA
rstn => memory[7][4].ENA
rstn => memory[7][5].ENA
rstn => memory[7][6].ENA
rstn => memory[7][7].ENA
rstn => memory[7][8].ENA
rstn => memory[7][9].ENA
rstn => memory[7][10].ENA
rstn => memory[7][11].ENA
rstn => memory[7][12].ENA
rstn => memory[7][13].ENA
rstn => memory[7][14].ENA
rstn => memory[7][15].ENA
rstn => memory[7][16].ENA
rstn => memory[7][17].ENA
rstn => memory[7][18].ENA
rstn => memory[7][19].ENA
rstn => memory[7][20].ENA
rstn => memory[7][21].ENA
rstn => memory[7][22].ENA
rstn => memory[7][23].ENA
rstn => memory[7][24].ENA
rstn => memory[8][0].ENA
rstn => memory[8][1].ENA
rstn => memory[8][2].ENA
rstn => memory[8][3].ENA
rstn => memory[8][4].ENA
rstn => memory[8][5].ENA
rstn => memory[8][6].ENA
rstn => memory[8][7].ENA
rstn => memory[8][8].ENA
rstn => memory[8][9].ENA
rstn => memory[8][10].ENA
rstn => memory[8][11].ENA
rstn => memory[8][12].ENA
rstn => memory[8][13].ENA
rstn => memory[8][14].ENA
rstn => memory[8][15].ENA
rstn => memory[8][16].ENA
rstn => memory[8][17].ENA
rstn => memory[8][18].ENA
rstn => memory[8][19].ENA
rstn => memory[8][20].ENA
rstn => memory[8][21].ENA
rstn => memory[8][22].ENA
rstn => memory[8][23].ENA
rstn => memory[8][24].ENA
rstn => memory[9][0].ENA
rstn => memory[9][1].ENA
rstn => memory[9][2].ENA
rstn => memory[9][3].ENA
rstn => memory[9][4].ENA
rstn => memory[9][5].ENA
rstn => memory[9][6].ENA
rstn => memory[9][7].ENA
rstn => memory[9][8].ENA
rstn => memory[9][9].ENA
rstn => memory[9][10].ENA
rstn => memory[9][11].ENA
rstn => memory[9][12].ENA
rstn => memory[9][13].ENA
rstn => memory[9][14].ENA
rstn => memory[9][15].ENA
rstn => memory[9][16].ENA
rstn => memory[9][17].ENA
rstn => memory[9][18].ENA
rstn => memory[9][19].ENA
rstn => memory[9][20].ENA
rstn => memory[9][21].ENA
rstn => memory[9][22].ENA
rstn => memory[9][23].ENA
rstn => memory[9][24].ENA
rstn => memory[10][0].ENA
rstn => memory[10][1].ENA
rstn => memory[10][2].ENA
rstn => memory[10][3].ENA
rstn => memory[10][4].ENA
rstn => memory[10][5].ENA
rstn => memory[10][6].ENA
rstn => memory[10][7].ENA
rstn => memory[10][8].ENA
rstn => memory[10][9].ENA
rstn => memory[10][10].ENA
rstn => memory[10][11].ENA
rstn => memory[10][12].ENA
rstn => memory[10][13].ENA
rstn => memory[10][14].ENA
rstn => memory[10][15].ENA
rstn => memory[10][16].ENA
rstn => memory[10][17].ENA
rstn => memory[10][18].ENA
rstn => memory[10][19].ENA
rstn => memory[10][20].ENA
rstn => memory[10][21].ENA
rstn => memory[10][22].ENA
rstn => memory[10][23].ENA
rstn => memory[10][24].ENA
rstn => memory[11][0].ENA
rstn => memory[11][1].ENA
rstn => memory[11][2].ENA
rstn => memory[11][3].ENA
rstn => memory[11][4].ENA
rstn => memory[11][5].ENA
rstn => memory[11][6].ENA
rstn => memory[11][7].ENA
rstn => memory[11][8].ENA
rstn => memory[11][9].ENA
rstn => memory[11][10].ENA
rstn => memory[11][11].ENA
rstn => memory[11][12].ENA
rstn => memory[11][13].ENA
rstn => memory[11][14].ENA
rstn => memory[11][15].ENA
rstn => memory[11][16].ENA
rstn => memory[11][17].ENA
rstn => memory[11][18].ENA
rstn => memory[11][19].ENA
rstn => memory[11][20].ENA
rstn => memory[11][21].ENA
rstn => memory[11][22].ENA
rstn => memory[11][23].ENA
rstn => memory[11][24].ENA
rstn => memory[12][0].ENA
rstn => memory[12][1].ENA
rstn => memory[12][2].ENA
rstn => memory[12][3].ENA
rstn => memory[12][4].ENA
rstn => memory[12][5].ENA
rstn => memory[12][6].ENA
rstn => memory[12][7].ENA
rstn => memory[12][8].ENA
rstn => memory[12][9].ENA
rstn => memory[12][10].ENA
rstn => memory[12][11].ENA
rstn => memory[12][12].ENA
rstn => memory[12][13].ENA
rstn => memory[12][14].ENA
rstn => memory[12][15].ENA
rstn => memory[12][16].ENA
rstn => memory[12][17].ENA
rstn => memory[12][18].ENA
rstn => memory[12][19].ENA
rstn => memory[12][20].ENA
rstn => memory[12][21].ENA
rstn => memory[12][22].ENA
rstn => memory[12][23].ENA
rstn => memory[12][24].ENA
rstn => memory[13][0].ENA
rstn => memory[13][1].ENA
rstn => memory[13][2].ENA
rstn => memory[13][3].ENA
rstn => memory[13][4].ENA
rstn => memory[13][5].ENA
rstn => memory[13][6].ENA
rstn => memory[13][7].ENA
rstn => memory[13][8].ENA
rstn => memory[13][9].ENA
rstn => memory[13][10].ENA
rstn => memory[13][11].ENA
rstn => memory[13][12].ENA
rstn => memory[13][13].ENA
rstn => memory[13][14].ENA
rstn => memory[13][15].ENA
rstn => memory[13][16].ENA
rstn => memory[13][17].ENA
rstn => memory[13][18].ENA
rstn => memory[13][19].ENA
rstn => memory[13][20].ENA
rstn => memory[13][21].ENA
rstn => memory[13][22].ENA
rstn => memory[13][23].ENA
rstn => memory[13][24].ENA
rstn => memory[14][0].ENA
rstn => memory[14][1].ENA
rstn => memory[14][2].ENA
rstn => memory[14][3].ENA
rstn => memory[14][4].ENA
rstn => memory[14][5].ENA
rstn => memory[14][6].ENA
rstn => memory[14][7].ENA
rstn => memory[14][8].ENA
rstn => memory[14][9].ENA
rstn => memory[14][10].ENA
rstn => memory[14][11].ENA
rstn => memory[14][12].ENA
rstn => memory[14][13].ENA
rstn => memory[14][14].ENA
rstn => memory[14][15].ENA
rstn => memory[14][16].ENA
rstn => memory[14][17].ENA
rstn => memory[14][18].ENA
rstn => memory[14][19].ENA
rstn => memory[14][20].ENA
rstn => memory[14][21].ENA
rstn => memory[14][22].ENA
rstn => memory[14][23].ENA
rstn => memory[14][24].ENA
rstn => memory[15][0].ENA
rstn => memory[15][1].ENA
rstn => memory[15][2].ENA
rstn => memory[15][3].ENA
rstn => memory[15][4].ENA
rstn => memory[15][5].ENA
rstn => memory[15][6].ENA
rstn => memory[15][7].ENA
rstn => memory[15][8].ENA
rstn => memory[15][9].ENA
rstn => memory[15][10].ENA
rstn => memory[15][11].ENA
rstn => memory[15][12].ENA
rstn => memory[15][13].ENA
rstn => memory[15][14].ENA
rstn => memory[15][15].ENA
rstn => memory[15][16].ENA
rstn => memory[15][17].ENA
rstn => memory[15][18].ENA
rstn => memory[15][19].ENA
rstn => memory[15][20].ENA
rstn => memory[15][21].ENA
rstn => memory[15][22].ENA
rstn => memory[15][23].ENA
rstn => memory[15][24].ENA
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[0] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[1] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[2] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[3] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[4] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[5] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[6] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[7] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[8] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[9] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[10] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[11] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[12] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[13] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[14] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[15] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[16] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[17] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[18] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[19] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[20] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[21] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[22] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[23] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
data_in[24] => memory.DATAB
enq => always0.IN1
deq => always0.IN1
data_out[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|uart_tx:m_uart_tx
sig_tx <= sig_r.DB_MAX_OUTPUT_PORT_TYPE
data_tx[0] => data_r.DATAB
data_tx[1] => data_r.DATAB
data_tx[2] => data_r.DATAB
data_tx[3] => data_r.DATAB
data_tx[4] => data_r.DATAB
data_tx[5] => data_r.DATAB
data_tx[6] => data_r.DATAB
data_tx[7] => data_r.DATAB
valid_tx => state.OUTPUTSELECT
valid_tx => state.OUTPUTSELECT
valid_tx => state.OUTPUTSELECT
valid_tx => sig_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => ready_r.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
ready_tx <= ready_r.DB_MAX_OUTPUT_PORT_TYPE
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => ready_r.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => sig_r.CLK
clk => state~4.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => sig_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => ready_r.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT


|top_2|uart_rx:m_uart_rx
sig_rx => sig_q.DATAB
data_rx[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_rx[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_rx[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_rx[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_rx[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_rx[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_rx[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_rx[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
data_rx[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
data_rx[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
data_rx[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
data_rx[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
data_rx[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
data_rx[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
data_rx[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
data_rx[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
data_rx[16] <= data_r[16].DB_MAX_OUTPUT_PORT_TYPE
data_rx[17] <= data_r[17].DB_MAX_OUTPUT_PORT_TYPE
data_rx[18] <= data_r[18].DB_MAX_OUTPUT_PORT_TYPE
data_rx[19] <= data_r[19].DB_MAX_OUTPUT_PORT_TYPE
data_rx[20] <= data_r[20].DB_MAX_OUTPUT_PORT_TYPE
data_rx[21] <= data_r[21].DB_MAX_OUTPUT_PORT_TYPE
data_rx[22] <= data_r[22].DB_MAX_OUTPUT_PORT_TYPE
data_rx[23] <= data_r[23].DB_MAX_OUTPUT_PORT_TYPE
data_rx[24] <= data_r[24].DB_MAX_OUTPUT_PORT_TYPE
valid_rx <= valid_r.DB_MAX_OUTPUT_PORT_TYPE
ready_rx => always2.IN1
clk => valid_r.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => data_r[8].CLK
clk => data_r[9].CLK
clk => data_r[10].CLK
clk => data_r[11].CLK
clk => data_r[12].CLK
clk => data_r[13].CLK
clk => data_r[14].CLK
clk => data_r[15].CLK
clk => data_r[16].CLK
clk => data_r[17].CLK
clk => data_r[18].CLK
clk => data_r[19].CLK
clk => data_r[20].CLK
clk => data_r[21].CLK
clk => data_r[22].CLK
clk => data_r[23].CLK
clk => data_r[24].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_tmp_r[0].CLK
clk => data_tmp_r[1].CLK
clk => data_tmp_r[2].CLK
clk => data_tmp_r[3].CLK
clk => data_tmp_r[4].CLK
clk => data_tmp_r[5].CLK
clk => data_tmp_r[6].CLK
clk => data_tmp_r[7].CLK
clk => data_tmp_r[8].CLK
clk => data_tmp_r[9].CLK
clk => data_tmp_r[10].CLK
clk => data_tmp_r[11].CLK
clk => data_tmp_r[12].CLK
clk => data_tmp_r[13].CLK
clk => data_tmp_r[14].CLK
clk => data_tmp_r[15].CLK
clk => data_tmp_r[16].CLK
clk => data_tmp_r[17].CLK
clk => data_tmp_r[18].CLK
clk => data_tmp_r[19].CLK
clk => data_tmp_r[20].CLK
clk => data_tmp_r[21].CLK
clk => data_tmp_r[22].CLK
clk => data_tmp_r[23].CLK
clk => data_tmp_r[24].CLK
clk => sig_r.CLK
clk => sig_q[0].CLK
clk => sig_q[1].CLK
clk => sig_q[2].CLK
clk => sig_q[3].CLK
clk => sig_q[4].CLK
clk => sampling_cnt[0].CLK
clk => sampling_cnt[1].CLK
clk => state~4.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => valid_r.OUTPUTSELECT
rstn => sampling_cnt.OUTPUTSELECT
rstn => sampling_cnt.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_r.OUTPUTSELECT


|top_2|slave_port_v2:sp_1
mode => next_state.DATAA
mode => next_state.DATAA
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
master_valid => next_state.IN1
master_valid => Selector1.IN3
master_valid => Selector0.IN2
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
clk => read_counter[0].CLK
clk => read_counter[1].CLK
clk => read_counter[2].CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => addr_in[0].CLK
clk => addr_in[1].CLK
clk => addr_in[2].CLK
clk => addr_in[3].CLK
clk => addr_in[4].CLK
clk => addr_in[5].CLK
clk => addr_in[6].CLK
clk => addr_in[7].CLK
clk => addr_in[8].CLK
clk => addr_in[9].CLK
clk => addr_in[10].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => state~1.DATAIN
rd_bus <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready <= port_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid <= port_valid.DB_MAX_OUTPUT_PORT_TYPE
split <= split.DB_MAX_OUTPUT_PORT_TYPE
ram_in[0] => Mux0.IN3
ram_in[1] => Mux0.IN4
ram_in[2] => Mux0.IN5
ram_in[3] => Mux0.IN6
ram_in[4] => Mux0.IN7
ram_in[5] => Mux0.IN8
ram_in[6] => Mux0.IN9
ram_in[7] => Mux0.IN10
ram_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
ram_wr_en <= ram_wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_port_v2:sp_2
mode => next_state.DATAA
mode => next_state.DATAA
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
master_valid => next_state.IN1
master_valid => Selector1.IN3
master_valid => Selector0.IN2
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
clk => read_counter[0].CLK
clk => read_counter[1].CLK
clk => read_counter[2].CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => addr_in[0].CLK
clk => addr_in[1].CLK
clk => addr_in[2].CLK
clk => addr_in[3].CLK
clk => addr_in[4].CLK
clk => addr_in[5].CLK
clk => addr_in[6].CLK
clk => addr_in[7].CLK
clk => addr_in[8].CLK
clk => addr_in[9].CLK
clk => addr_in[10].CLK
clk => addr_in[11].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => state~1.DATAIN
rd_bus <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready <= port_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid <= port_valid.DB_MAX_OUTPUT_PORT_TYPE
split <= split.DB_MAX_OUTPUT_PORT_TYPE
ram_in[0] => Mux0.IN3
ram_in[1] => Mux0.IN4
ram_in[2] => Mux0.IN5
ram_in[3] => Mux0.IN6
ram_in[4] => Mux0.IN7
ram_in[5] => Mux0.IN8
ram_in[6] => Mux0.IN9
ram_in[7] => Mux0.IN10
ram_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[11] <= addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wr_en <= ram_wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_port_v2:sp_3
mode => next_state.DATAA
mode => next_state.DATAA
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
master_valid => next_state.IN1
master_valid => Selector1.IN3
master_valid => Selector0.IN2
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
clk => read_counter[0].CLK
clk => read_counter[1].CLK
clk => read_counter[2].CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => addr_in[0].CLK
clk => addr_in[1].CLK
clk => addr_in[2].CLK
clk => addr_in[3].CLK
clk => addr_in[4].CLK
clk => addr_in[5].CLK
clk => addr_in[6].CLK
clk => addr_in[7].CLK
clk => addr_in[8].CLK
clk => addr_in[9].CLK
clk => addr_in[10].CLK
clk => addr_in[11].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => state~1.DATAIN
rd_bus <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready <= port_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid <= port_valid.DB_MAX_OUTPUT_PORT_TYPE
split <= split.DB_MAX_OUTPUT_PORT_TYPE
ram_in[0] => Mux0.IN3
ram_in[1] => Mux0.IN4
ram_in[2] => Mux0.IN5
ram_in[3] => Mux0.IN6
ram_in[4] => Mux0.IN7
ram_in[5] => Mux0.IN8
ram_in[6] => Mux0.IN9
ram_in[7] => Mux0.IN10
ram_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[11] <= addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wr_en <= ram_wr_en.DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_bus_bridge:bb_s
mode => next_state.DATAA
mode => next_state.DATAA
mode => uart_register_out[24]~reg0.DATAIN
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => addr_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
wr_bus => data_in.DATAB
master_valid => next_state.IN1
master_valid => Selector1.IN3
master_valid => Selector0.IN2
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
master_ready => counter.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
clk => uart_register_out[0]~reg0.CLK
clk => uart_register_out[1]~reg0.CLK
clk => uart_register_out[2]~reg0.CLK
clk => uart_register_out[3]~reg0.CLK
clk => uart_register_out[4]~reg0.CLK
clk => uart_register_out[5]~reg0.CLK
clk => uart_register_out[6]~reg0.CLK
clk => uart_register_out[7]~reg0.CLK
clk => uart_register_out[8]~reg0.CLK
clk => uart_register_out[9]~reg0.CLK
clk => uart_register_out[10]~reg0.CLK
clk => uart_register_out[11]~reg0.CLK
clk => uart_register_out[12]~reg0.CLK
clk => uart_register_out[13]~reg0.CLK
clk => uart_register_out[14]~reg0.CLK
clk => uart_register_out[15]~reg0.CLK
clk => uart_register_out[16]~reg0.CLK
clk => uart_register_out[17]~reg0.CLK
clk => uart_register_out[18]~reg0.CLK
clk => uart_register_out[19]~reg0.CLK
clk => uart_register_out[20]~reg0.CLK
clk => uart_register_out[21]~reg0.CLK
clk => uart_register_out[22]~reg0.CLK
clk => uart_register_out[23]~reg0.CLK
clk => uart_register_out[24]~reg0.CLK
clk => valid_out~reg0.CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => addr_in[0].CLK
clk => addr_in[1].CLK
clk => addr_in[2].CLK
clk => addr_in[3].CLK
clk => addr_in[4].CLK
clk => addr_in[5].CLK
clk => addr_in[6].CLK
clk => addr_in[7].CLK
clk => addr_in[8].CLK
clk => addr_in[9].CLK
clk => addr_in[10].CLK
clk => addr_in[11].CLK
clk => addr_in[12].CLK
clk => addr_in[13].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => state~1.DATAIN
valid_in => Selector4.IN3
valid_in => Selector4.IN4
valid_in => next_state.SPLIT.DATAB
valid_in => Selector3.IN2
uart_register_in[0] => Mux0.IN3
uart_register_in[1] => Mux0.IN4
uart_register_in[2] => Mux0.IN5
uart_register_in[3] => Mux0.IN6
uart_register_in[4] => Mux0.IN7
uart_register_in[5] => Mux0.IN8
uart_register_in[6] => Mux0.IN9
uart_register_in[7] => Mux0.IN10
uart_register_out[0] <= uart_register_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[1] <= uart_register_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[2] <= uart_register_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[3] <= uart_register_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[4] <= uart_register_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[5] <= uart_register_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[6] <= uart_register_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[7] <= uart_register_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[8] <= uart_register_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[9] <= uart_register_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[10] <= uart_register_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[11] <= uart_register_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[12] <= uart_register_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[13] <= uart_register_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[14] <= uart_register_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[15] <= uart_register_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[16] <= uart_register_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[17] <= uart_register_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[18] <= uart_register_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[19] <= uart_register_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[20] <= uart_register_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[21] <= uart_register_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[22] <= uart_register_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[23] <= uart_register_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_register_out[24] <= uart_register_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bus <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready <= port_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_valid <= port_valid.DB_MAX_OUTPUT_PORT_TYPE
split <= split.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_2|uart_tx:s_uart_tx
sig_tx <= sig_r.DB_MAX_OUTPUT_PORT_TYPE
data_tx[0] => data_r.DATAB
data_tx[1] => data_r.DATAB
data_tx[2] => data_r.DATAB
data_tx[3] => data_r.DATAB
data_tx[4] => data_r.DATAB
data_tx[5] => data_r.DATAB
data_tx[6] => data_r.DATAB
data_tx[7] => data_r.DATAB
data_tx[8] => data_r.DATAB
data_tx[9] => data_r.DATAB
data_tx[10] => data_r.DATAB
data_tx[11] => data_r.DATAB
data_tx[12] => data_r.DATAB
data_tx[13] => data_r.DATAB
data_tx[14] => data_r.DATAB
data_tx[15] => data_r.DATAB
data_tx[16] => data_r.DATAB
data_tx[17] => data_r.DATAB
data_tx[18] => data_r.DATAB
data_tx[19] => data_r.DATAB
data_tx[20] => data_r.DATAB
data_tx[21] => data_r.DATAB
data_tx[22] => data_r.DATAB
data_tx[23] => data_r.DATAB
data_tx[24] => data_r.DATAB
valid_tx => state.OUTPUTSELECT
valid_tx => state.OUTPUTSELECT
valid_tx => state.OUTPUTSELECT
valid_tx => sig_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => data_r.OUTPUTSELECT
valid_tx => ready_r.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => data_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
valid_tx => clk_cnt.OUTPUTSELECT
ready_tx <= ready_r.DB_MAX_OUTPUT_PORT_TYPE
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => ready_r.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => data_r[8].CLK
clk => data_r[9].CLK
clk => data_r[10].CLK
clk => data_r[11].CLK
clk => data_r[12].CLK
clk => data_r[13].CLK
clk => data_r[14].CLK
clk => data_r[15].CLK
clk => data_r[16].CLK
clk => data_r[17].CLK
clk => data_r[18].CLK
clk => data_r[19].CLK
clk => data_r[20].CLK
clk => data_r[21].CLK
clk => data_r[22].CLK
clk => data_r[23].CLK
clk => data_r[24].CLK
clk => sig_r.CLK
clk => state~4.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => sig_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => ready_r.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT


|top_2|uart_rx:s_uart_rx
sig_rx => sig_q.DATAB
data_rx[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_rx[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_rx[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_rx[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_rx[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_rx[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_rx[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_rx[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
valid_rx <= valid_r.DB_MAX_OUTPUT_PORT_TYPE
ready_rx => always2.IN1
clk => valid_r.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_tmp_r[0].CLK
clk => data_tmp_r[1].CLK
clk => data_tmp_r[2].CLK
clk => data_tmp_r[3].CLK
clk => data_tmp_r[4].CLK
clk => data_tmp_r[5].CLK
clk => data_tmp_r[6].CLK
clk => data_tmp_r[7].CLK
clk => sig_r.CLK
clk => sig_q[0].CLK
clk => sig_q[1].CLK
clk => sig_q[2].CLK
clk => sig_q[3].CLK
clk => sig_q[4].CLK
clk => sampling_cnt[0].CLK
clk => sampling_cnt[1].CLK
clk => state~4.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_tmp_r.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => data_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => clk_cnt.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => data_r.OUTPUTSELECT
rstn => valid_r.OUTPUTSELECT
rstn => sampling_cnt.OUTPUTSELECT
rstn => sampling_cnt.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_q.OUTPUTSELECT
rstn => sig_r.OUTPUTSELECT


|top_2|master_1_ram:m1_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component
wren_a => altsyncram_6bn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6bn1:auto_generated.data_a[0]
data_a[1] => altsyncram_6bn1:auto_generated.data_a[1]
data_a[2] => altsyncram_6bn1:auto_generated.data_a[2]
data_a[3] => altsyncram_6bn1:auto_generated.data_a[3]
data_a[4] => altsyncram_6bn1:auto_generated.data_a[4]
data_a[5] => altsyncram_6bn1:auto_generated.data_a[5]
data_a[6] => altsyncram_6bn1:auto_generated.data_a[6]
data_a[7] => altsyncram_6bn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6bn1:auto_generated.address_a[0]
address_a[1] => altsyncram_6bn1:auto_generated.address_a[1]
address_a[2] => altsyncram_6bn1:auto_generated.address_a[2]
address_a[3] => altsyncram_6bn1:auto_generated.address_a[3]
address_a[4] => altsyncram_6bn1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6bn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6bn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6bn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6bn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6bn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6bn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6bn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6bn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6bn1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated
address_a[0] => altsyncram_bnd2:altsyncram1.address_a[0]
address_a[1] => altsyncram_bnd2:altsyncram1.address_a[1]
address_a[2] => altsyncram_bnd2:altsyncram1.address_a[2]
address_a[3] => altsyncram_bnd2:altsyncram1.address_a[3]
address_a[4] => altsyncram_bnd2:altsyncram1.address_a[4]
clock0 => altsyncram_bnd2:altsyncram1.clock0
data_a[0] => altsyncram_bnd2:altsyncram1.data_a[0]
data_a[1] => altsyncram_bnd2:altsyncram1.data_a[1]
data_a[2] => altsyncram_bnd2:altsyncram1.data_a[2]
data_a[3] => altsyncram_bnd2:altsyncram1.data_a[3]
data_a[4] => altsyncram_bnd2:altsyncram1.data_a[4]
data_a[5] => altsyncram_bnd2:altsyncram1.data_a[5]
data_a[6] => altsyncram_bnd2:altsyncram1.data_a[6]
data_a[7] => altsyncram_bnd2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_bnd2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_bnd2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_bnd2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_bnd2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_bnd2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_bnd2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_bnd2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_bnd2:altsyncram1.q_a[7]
wren_a => altsyncram_bnd2:altsyncram1.wren_a


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_2|master_2_ram:m2_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component
wren_a => altsyncram_8bn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bn1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bn1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bn1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bn1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bn1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bn1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bn1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8bn1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bn1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bn1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bn1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bn1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8bn1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8bn1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8bn1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8bn1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8bn1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8bn1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8bn1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8bn1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated
address_a[0] => altsyncram_cnd2:altsyncram1.address_a[0]
address_a[1] => altsyncram_cnd2:altsyncram1.address_a[1]
address_a[2] => altsyncram_cnd2:altsyncram1.address_a[2]
address_a[3] => altsyncram_cnd2:altsyncram1.address_a[3]
address_a[4] => altsyncram_cnd2:altsyncram1.address_a[4]
clock0 => altsyncram_cnd2:altsyncram1.clock0
data_a[0] => altsyncram_cnd2:altsyncram1.data_a[0]
data_a[1] => altsyncram_cnd2:altsyncram1.data_a[1]
data_a[2] => altsyncram_cnd2:altsyncram1.data_a[2]
data_a[3] => altsyncram_cnd2:altsyncram1.data_a[3]
data_a[4] => altsyncram_cnd2:altsyncram1.data_a[4]
data_a[5] => altsyncram_cnd2:altsyncram1.data_a[5]
data_a[6] => altsyncram_cnd2:altsyncram1.data_a[6]
data_a[7] => altsyncram_cnd2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_cnd2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_cnd2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_cnd2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_cnd2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_cnd2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_cnd2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_cnd2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_cnd2:altsyncram1.q_a[7]
wren_a => altsyncram_cnd2:altsyncram1.wren_a


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_1_ram:s1_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component
wren_a => altsyncram_nnl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nnl1:auto_generated.data_a[0]
data_a[1] => altsyncram_nnl1:auto_generated.data_a[1]
data_a[2] => altsyncram_nnl1:auto_generated.data_a[2]
data_a[3] => altsyncram_nnl1:auto_generated.data_a[3]
data_a[4] => altsyncram_nnl1:auto_generated.data_a[4]
data_a[5] => altsyncram_nnl1:auto_generated.data_a[5]
data_a[6] => altsyncram_nnl1:auto_generated.data_a[6]
data_a[7] => altsyncram_nnl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nnl1:auto_generated.address_a[0]
address_a[1] => altsyncram_nnl1:auto_generated.address_a[1]
address_a[2] => altsyncram_nnl1:auto_generated.address_a[2]
address_a[3] => altsyncram_nnl1:auto_generated.address_a[3]
address_a[4] => altsyncram_nnl1:auto_generated.address_a[4]
address_a[5] => altsyncram_nnl1:auto_generated.address_a[5]
address_a[6] => altsyncram_nnl1:auto_generated.address_a[6]
address_a[7] => altsyncram_nnl1:auto_generated.address_a[7]
address_a[8] => altsyncram_nnl1:auto_generated.address_a[8]
address_a[9] => altsyncram_nnl1:auto_generated.address_a[9]
address_a[10] => altsyncram_nnl1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nnl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nnl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nnl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nnl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nnl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nnl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nnl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nnl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nnl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated
address_a[0] => altsyncram_c8c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_c8c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_c8c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_c8c2:altsyncram1.address_a[3]
address_a[4] => altsyncram_c8c2:altsyncram1.address_a[4]
address_a[5] => altsyncram_c8c2:altsyncram1.address_a[5]
address_a[6] => altsyncram_c8c2:altsyncram1.address_a[6]
address_a[7] => altsyncram_c8c2:altsyncram1.address_a[7]
address_a[8] => altsyncram_c8c2:altsyncram1.address_a[8]
address_a[9] => altsyncram_c8c2:altsyncram1.address_a[9]
address_a[10] => altsyncram_c8c2:altsyncram1.address_a[10]
clock0 => altsyncram_c8c2:altsyncram1.clock0
data_a[0] => altsyncram_c8c2:altsyncram1.data_a[0]
data_a[1] => altsyncram_c8c2:altsyncram1.data_a[1]
data_a[2] => altsyncram_c8c2:altsyncram1.data_a[2]
data_a[3] => altsyncram_c8c2:altsyncram1.data_a[3]
data_a[4] => altsyncram_c8c2:altsyncram1.data_a[4]
data_a[5] => altsyncram_c8c2:altsyncram1.data_a[5]
data_a[6] => altsyncram_c8c2:altsyncram1.data_a[6]
data_a[7] => altsyncram_c8c2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_c8c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_c8c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_c8c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_c8c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_c8c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_c8c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_c8c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_c8c2:altsyncram1.q_a[7]
wren_a => altsyncram_c8c2:altsyncram1.wren_a


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_2_ram:s2_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component
wren_a => altsyncram_vnl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vnl1:auto_generated.data_a[0]
data_a[1] => altsyncram_vnl1:auto_generated.data_a[1]
data_a[2] => altsyncram_vnl1:auto_generated.data_a[2]
data_a[3] => altsyncram_vnl1:auto_generated.data_a[3]
data_a[4] => altsyncram_vnl1:auto_generated.data_a[4]
data_a[5] => altsyncram_vnl1:auto_generated.data_a[5]
data_a[6] => altsyncram_vnl1:auto_generated.data_a[6]
data_a[7] => altsyncram_vnl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vnl1:auto_generated.address_a[0]
address_a[1] => altsyncram_vnl1:auto_generated.address_a[1]
address_a[2] => altsyncram_vnl1:auto_generated.address_a[2]
address_a[3] => altsyncram_vnl1:auto_generated.address_a[3]
address_a[4] => altsyncram_vnl1:auto_generated.address_a[4]
address_a[5] => altsyncram_vnl1:auto_generated.address_a[5]
address_a[6] => altsyncram_vnl1:auto_generated.address_a[6]
address_a[7] => altsyncram_vnl1:auto_generated.address_a[7]
address_a[8] => altsyncram_vnl1:auto_generated.address_a[8]
address_a[9] => altsyncram_vnl1:auto_generated.address_a[9]
address_a[10] => altsyncram_vnl1:auto_generated.address_a[10]
address_a[11] => altsyncram_vnl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vnl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vnl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vnl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vnl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vnl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vnl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vnl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vnl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vnl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated
address_a[0] => altsyncram_p8c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_p8c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_p8c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_p8c2:altsyncram1.address_a[3]
address_a[4] => altsyncram_p8c2:altsyncram1.address_a[4]
address_a[5] => altsyncram_p8c2:altsyncram1.address_a[5]
address_a[6] => altsyncram_p8c2:altsyncram1.address_a[6]
address_a[7] => altsyncram_p8c2:altsyncram1.address_a[7]
address_a[8] => altsyncram_p8c2:altsyncram1.address_a[8]
address_a[9] => altsyncram_p8c2:altsyncram1.address_a[9]
address_a[10] => altsyncram_p8c2:altsyncram1.address_a[10]
address_a[11] => altsyncram_p8c2:altsyncram1.address_a[11]
clock0 => altsyncram_p8c2:altsyncram1.clock0
data_a[0] => altsyncram_p8c2:altsyncram1.data_a[0]
data_a[1] => altsyncram_p8c2:altsyncram1.data_a[1]
data_a[2] => altsyncram_p8c2:altsyncram1.data_a[2]
data_a[3] => altsyncram_p8c2:altsyncram1.data_a[3]
data_a[4] => altsyncram_p8c2:altsyncram1.data_a[4]
data_a[5] => altsyncram_p8c2:altsyncram1.data_a[5]
data_a[6] => altsyncram_p8c2:altsyncram1.data_a[6]
data_a[7] => altsyncram_p8c2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_p8c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_p8c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_p8c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_p8c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_p8c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_p8c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_p8c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_p8c2:altsyncram1.q_a[7]
wren_a => altsyncram_p8c2:altsyncram1.wren_a


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_2|slave_3_ram:s3_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component
wren_a => altsyncram_1ol1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1ol1:auto_generated.data_a[0]
data_a[1] => altsyncram_1ol1:auto_generated.data_a[1]
data_a[2] => altsyncram_1ol1:auto_generated.data_a[2]
data_a[3] => altsyncram_1ol1:auto_generated.data_a[3]
data_a[4] => altsyncram_1ol1:auto_generated.data_a[4]
data_a[5] => altsyncram_1ol1:auto_generated.data_a[5]
data_a[6] => altsyncram_1ol1:auto_generated.data_a[6]
data_a[7] => altsyncram_1ol1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ol1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ol1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ol1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ol1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ol1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ol1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ol1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ol1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ol1:auto_generated.address_a[8]
address_a[9] => altsyncram_1ol1:auto_generated.address_a[9]
address_a[10] => altsyncram_1ol1:auto_generated.address_a[10]
address_a[11] => altsyncram_1ol1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ol1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ol1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ol1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ol1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1ol1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1ol1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1ol1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1ol1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1ol1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated
address_a[0] => altsyncram_q8c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_q8c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_q8c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_q8c2:altsyncram1.address_a[3]
address_a[4] => altsyncram_q8c2:altsyncram1.address_a[4]
address_a[5] => altsyncram_q8c2:altsyncram1.address_a[5]
address_a[6] => altsyncram_q8c2:altsyncram1.address_a[6]
address_a[7] => altsyncram_q8c2:altsyncram1.address_a[7]
address_a[8] => altsyncram_q8c2:altsyncram1.address_a[8]
address_a[9] => altsyncram_q8c2:altsyncram1.address_a[9]
address_a[10] => altsyncram_q8c2:altsyncram1.address_a[10]
address_a[11] => altsyncram_q8c2:altsyncram1.address_a[11]
clock0 => altsyncram_q8c2:altsyncram1.clock0
data_a[0] => altsyncram_q8c2:altsyncram1.data_a[0]
data_a[1] => altsyncram_q8c2:altsyncram1.data_a[1]
data_a[2] => altsyncram_q8c2:altsyncram1.data_a[2]
data_a[3] => altsyncram_q8c2:altsyncram1.data_a[3]
data_a[4] => altsyncram_q8c2:altsyncram1.data_a[4]
data_a[5] => altsyncram_q8c2:altsyncram1.data_a[5]
data_a[6] => altsyncram_q8c2:altsyncram1.data_a[6]
data_a[7] => altsyncram_q8c2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_q8c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_q8c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_q8c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_q8c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_q8c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_q8c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_q8c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_q8c2:altsyncram1.q_a[7]
wren_a => altsyncram_q8c2:altsyncram1.wren_a


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_2|arbiter:arb
clk => bus_owner.CLK
clk => t_addr[0].CLK
clk => t_addr[1].CLK
clk => t_addr[2].CLK
clk => t_addr[3].CLK
clk => t_addr[4].CLK
clk => t_count[0].CLK
clk => t_count[1].CLK
clk => t_count[2].CLK
clk => t_count[3].CLK
clk => t_count[4].CLK
clk => split_owner~1.DATAIN
clk => state~1.DATAIN
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_count.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => t_addr.OUTPUTSELECT
rstn => bus_owner.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
m1_mode => mode.DATAA
m1_rd_bus <= m1_rd_bus.DB_MAX_OUTPUT_PORT_TYPE
m1_wr_bus => wr_bus.DATAA
m1_ack <= m1_ack.DB_MAX_OUTPUT_PORT_TYPE
m1_master_valid => master_valid.DATAA
m1_master_valid => next_state.DATAA
m1_master_valid => next_state.DATAA
m1_master_valid => next_state.DATAA
m1_master_valid => next_state.DATAA
m1_slave_ready <= m1_slave_ready.DB_MAX_OUTPUT_PORT_TYPE
m1_master_ready => master_ready.DATAA
m1_slave_valid <= m1_slave_valid.DB_MAX_OUTPUT_PORT_TYPE
m1_breq => breq.DATAA
m1_breq => next_state.OUTPUTSELECT
m1_breq => next_state.OUTPUTSELECT
m1_breq => next_state.OUTPUTSELECT
m1_breq => next_state.OUTPUTSELECT
m1_breq => next_state.IN0
m1_breq => next_state.IN0
m1_breq => next_state.OUTPUTSELECT
m1_breq => next_state.OUTPUTSELECT
m1_breq => Selector0.IN2
m1_bgrant <= bus_owner.DB_MAX_OUTPUT_PORT_TYPE
m2_mode => mode.DATAB
m2_rd_bus <= m2_rd_bus.DB_MAX_OUTPUT_PORT_TYPE
m2_wr_bus => wr_bus.DATAB
m2_ack <= m2_ack.DB_MAX_OUTPUT_PORT_TYPE
m2_master_valid => master_valid.DATAB
m2_master_valid => next_state.DATAA
m2_master_valid => next_state.DATAA
m2_slave_ready <= m2_slave_ready.DB_MAX_OUTPUT_PORT_TYPE
m2_master_ready => master_ready.DATAB
m2_slave_valid <= m2_slave_valid.DB_MAX_OUTPUT_PORT_TYPE
m2_breq => breq.DATAB
m2_breq => next_state.DATAB
m2_breq => next_state.DATAA
m2_breq => next_state.IN0
m2_breq => next_state.IN1
m2_breq => next_state.OUTPUTSELECT
m2_breq => next_state.OUTPUTSELECT
m2_breq => Selector0.IN3
m2_breq => next_state.DATAA
m2_breq => next_state.DATAB
m2_bgrant <= bus_owner.DB_MAX_OUTPUT_PORT_TYPE
s1_mode <= s1_mode.DB_MAX_OUTPUT_PORT_TYPE
s1_wr_bus <= s1_wr_bus.DB_MAX_OUTPUT_PORT_TYPE
s1_master_valid <= s1_master_valid.DB_MAX_OUTPUT_PORT_TYPE
s1_master_ready <= s1_master_ready.DB_MAX_OUTPUT_PORT_TYPE
s1_rd_bus => Selector11.IN0
s1_slave_ready => Selector9.IN0
s1_slave_valid => Selector10.IN0
s2_mode <= s2_mode.DB_MAX_OUTPUT_PORT_TYPE
s2_wr_bus <= s2_wr_bus.DB_MAX_OUTPUT_PORT_TYPE
s2_master_valid <= s2_master_valid.DB_MAX_OUTPUT_PORT_TYPE
s2_master_ready <= s2_master_ready.DB_MAX_OUTPUT_PORT_TYPE
s2_rd_bus => Selector11.IN1
s2_slave_ready => Selector9.IN1
s2_slave_valid => Selector10.IN1
s3_mode <= s3_mode.DB_MAX_OUTPUT_PORT_TYPE
s3_wr_bus <= s3_wr_bus.DB_MAX_OUTPUT_PORT_TYPE
s3_master_valid <= s3_master_valid.DB_MAX_OUTPUT_PORT_TYPE
s3_master_ready <= s3_master_ready.DB_MAX_OUTPUT_PORT_TYPE
s3_rd_bus => Selector11.IN2
s3_slave_ready => Selector9.IN2
s3_slave_valid => Selector10.IN2
bb_mode <= bb_mode.DB_MAX_OUTPUT_PORT_TYPE
bb_wr_bus <= bb_wr_bus.DB_MAX_OUTPUT_PORT_TYPE
bb_master_valid <= bb_master_valid.DB_MAX_OUTPUT_PORT_TYPE
bb_master_ready <= bb_master_ready.DB_MAX_OUTPUT_PORT_TYPE
bb_rd_bus => Selector11.IN3
bb_slave_ready => Selector9.IN3
bb_slave_valid => Selector10.IN3
slave_split => next_state.IN1
slave_split => m1_split.DATAB
slave_split => m2_split.DATAB
slave_split => next_state.OUTPUTSELECT
slave_split => next_state.OUTPUTSELECT
slave_split => next_state.OUTPUTSELECT
slave_split => next_state.OUTPUTSELECT
slave_split => next_state.DATAA
slave_split => always4.IN0
m1_split <= m1_split.DB_MAX_OUTPUT_PORT_TYPE
m2_split <= m2_split.DB_MAX_OUTPUT_PORT_TYPE


