
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module Spec</title>
<meta name="description" content="Documentation of Coq module Spec" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module Spec</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html">PeanoNat</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.FunctionalExtensionality.html">Logic</a></span>.<span class="vernacular">FunctionalExtensionality</span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html">Expr</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html">ExprPath</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat">Nat</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr">Expr</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath">ExprPath</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<h1> Spec Module </h1>
<br/>
<div class="doc">This module formalizes the specification for SystemVerilog expressions bit
    sizing. </div>
<span class="vernacular">Module</span><span class="id"> </span><span id="Spec" class="id"><a name="Spec" class="">Spec</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Section</span><span class="id"> SpecDef</span>.<br/>
<br/>
<h2> Self-Determined Size Computation â€” <code class="bracket"><span class="id">determine</span></code> </h2>
<div class="doc">The function <code class="bracket"><span class="id">determine</span></code> defines how each expression computes its own
        size, independent of external constraints. The computation proceeds
        recursively from operands toward the root of the AST. </div>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Fixpoint</span><span class="id"> </span><span id="Spec.determine" class="id"><a name="Spec.determine" class="">determine</a></span><span class="id"> </span><span id="e:1" class="id"><a name="e:1" class="">e</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:1">e</a></span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EOperand">EOperand</a></span><span class="id"> op</span><span class="id"> =&gt;</span><span class="id"> op</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.max">max</a></span> (<span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> arg</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> 1</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> 1</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> 1</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> lhs</span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> lhs</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> lval</span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> lval</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> _</span><span class="id"> lhs</span><span class="id"> rhs</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.max">max</a></span> (<span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> lhs</span>) (<span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> rhs</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> args</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.sum">sum</a></span> (<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Lists.ListDef.html#map">map</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> args</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> i</span><span class="id"> arg</span><span class="id"> =&gt;</span><span class="id"> i</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Nat.html#ea2ff3d561159081cea6fb2e8113cc54"> *</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Nat.html#ea2ff3d561159081cea6fb2e8113cc54"> </a></span><span class="id"><a href="Verilog.Spec.html#determine:2">determine</a></span><span class="id"> arg</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;.<br/>
<br/>
<h2> Context-Determined Size Propagation â€” <code class="bracket"><span class="id">propagate</span></code> </h2>
&nbsp;&nbsp;&nbsp;&nbsp;<br/>
<div class="doc">After <code class="bracket"><span class="id">determine</span></code> computes the self-determined size of the top-level
        expression, the <code class="bracket"><span class="id">propagate</span></code> process distributes *context-dependent*
        sizes back down the AST. Each subexpression receives a *final size*,
        which may differ from its self-determined size due to operator
        constraints or contextual resizing.
        
        The function <code class="bracket"><span class="id">propagate</span> : <span class="id">path</span> -&gt; <span class="id">nat</span></code> assigns a bitwidth to each valid
        path (subexpression) within a given expression <code class="bracket"><span class="id">e</span></code>. Its behavior is
        governed by structural rules that capture how sizing information flows
        through the AST. </div>
&nbsp;&nbsp;&nbsp;&nbsp;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Variable</span><span class="id"> </span><span id="Spec.SpecDef.e" class="id"><a name="Spec.SpecDef.e" class="">e</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Expr.html#Expr.Expr">Expr</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Variable</span><span class="id"> </span><span id="Spec.SpecDef.propagate" class="id"><a name="Spec.SpecDef.propagate" class="">propagate</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.binop_propagate" class="id"><a name="Spec.binop_propagate" class="">binop_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:8" class="id"><a name="p:8" class="">p</a></span><span class="id"> </span><span id="lhs:9" class="id"><a name="lhs:9" class="">lhs</a></span><span class="id"> </span><span id="rhs:10" class="id"><a name="rhs:10" class="">rhs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:8">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:9">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:10">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:8">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:8">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:8">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">1</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:8">p</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.unop_propagate" class="id"><a name="Spec.unop_propagate" class="">unop_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:11" class="id"><a name="p:11" class="">p</a></span><span class="id"> </span><span id="arg:12" class="id"><a name="arg:12" class="">arg</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:11">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:12">arg</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:11">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:11">p</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.comp_propagate" class="id"><a name="Spec.comp_propagate" class="">comp_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:13" class="id"><a name="p:13" class="">p</a></span><span class="id"> </span><span id="lhs:14" class="id"><a name="lhs:14" class="">lhs</a></span><span class="id"> </span><span id="rhs:15" class="id"><a name="rhs:15" class="">rhs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:13">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:14">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:15">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="s:16" class="id"><a name="s:16" class="">s</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#s:16">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.max">max</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:14">lhs</a></span>) (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:15">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:13">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#s:16">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:13">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">1</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#s:16">s</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.logic_propagate" class="id"><a name="Spec.logic_propagate" class="">logic_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:17" class="id"><a name="p:17" class="">p</a></span><span class="id"> </span><span id="lhs:18" class="id"><a name="lhs:18" class="">lhs</a></span><span class="id"> </span><span id="rhs:19" class="id"><a name="rhs:19" class="">rhs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:17">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:18">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:19">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:17">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:18">lhs</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:17">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">1</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:19">rhs</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.red_propagate" class="id"><a name="Spec.red_propagate" class="">red_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:20" class="id"><a name="p:20" class="">p</a></span><span class="id"> </span><span id="arg:21" class="id"><a name="arg:21" class="">arg</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:20">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:21">arg</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:20">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:21">arg</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.shift_propagate" class="id"><a name="Spec.shift_propagate" class="">shift_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:22" class="id"><a name="p:22" class="">p</a></span><span class="id"> </span><span id="lhs:23" class="id"><a name="lhs:23" class="">lhs</a></span><span class="id"> </span><span id="rhs:24" class="id"><a name="rhs:24" class="">rhs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:22">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:23">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:24">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:22">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:22">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:22">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">1</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:24">rhs</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.assign_propagate" class="id"><a name="Spec.assign_propagate" class="">assign_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:25" class="id"><a name="p:25" class="">p</a></span><span class="id"> </span><span id="lval:26" class="id"><a name="lval:26" class="">lval</a></span><span class="id"> </span><span id="arg:27" class="id"><a name="arg:27" class="">arg</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:25">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lval:26">lval</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:27">arg</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="s:28" class="id"><a name="s:28" class="">s</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#s:28">s</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.max">max</a></span> (<span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:27">arg</a></span>)<span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lval:26">lval</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:25">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#s:28">s</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.cond_propagate" class="id"><a name="Spec.cond_propagate" class="">cond_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:29" class="id"><a name="p:29" class="">p</a></span><span class="id"> </span><span id="cond:30" class="id"><a name="cond:30" class="">cond</a></span><span class="id"> </span><span id="lhs:31" class="id"><a name="lhs:31" class="">lhs</a></span><span class="id"> </span><span id="rhs:32" class="id"><a name="rhs:32" class="">rhs</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:29">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#cond:30">cond</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#lhs:31">lhs</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#rhs:32">rhs</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:29">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#cond:30">cond</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:29">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">1</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:29">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:29">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">2</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:29">p</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.concat_propagate" class="id"><a name="Spec.concat_propagate" class="">concat_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:33" class="id"><a name="p:33" class="">p</a></span><span class="id"> </span><span id="args:34" class="id"><a name="args:34" class="">args</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:33">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#args:34">args</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="i:35" class="id"><a name="i:35" class="">i</a></span><span class="id"> </span><span id="f:36" class="id"><a name="f:36" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#args:34">args</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#i:35">i</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f:36">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:33">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id"><a href="Verilog.Spec.html#i:35">i</a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f:36">f</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.repl_propagate" class="id"><a name="Spec.repl_propagate" class="">repl_propagate</a></span><span class="id"> :=</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:37" class="id"><a name="p:37" class="">p</a></span><span class="id"> </span><span id="i:38" class="id"><a name="i:38" class="">i</a></span><span class="id"> </span><span id="arg:39" class="id"><a name="arg:39" class="">arg</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id"><a href="Verilog.Spec.html#p:37">p</a></span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#i:38">i</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:39">arg</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span> (<span class="id"><a href="Verilog.Spec.html#p:37">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id">0</span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#arg:39">arg</a></span>.<br/>
<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.toplevel_propagate" class="id"><a name="Spec.toplevel_propagate" class="">toplevel_propagate</a></span><span class="id"> :=</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.propagate">propagate</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.SpecDef.e">e</a></span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<br/>
<div class="doc"><code class="bracket"><span class="id">propagate_def</span></code> aggregates all constraints into a single specification
        stating that a function <code class="bracket"><span class="id">propagate</span></code> correctly implements context-driven
        size propagation for a given expression <code class="bracket"><span class="id">e</span></code>. </div>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.propagate_def" class="id"><a name="Spec.propagate_def" class="">propagate_def</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.toplevel_propagate">toplevel_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.binop_propagate">binop_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.unop_propagate">unop_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.comp_propagate">comp_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.logic_propagate">logic_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.red_propagate">red_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.shift_propagate">shift_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.assign_propagate">assign_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.cond_propagate">cond_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.concat_propagate">concat_propagate</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.repl_propagate">repl_propagate</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">End</span><span class="id"> SpecDef</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="id">Create</span><span class="vernacular"> HintDb</span><span class="id"> Spec</span><span class="id"> discriminated</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.toplevel_propagate">toplevel_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.binop_propagate">binop_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.unop_propagate">unop_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.comp_propagate">comp_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.logic_propagate">logic_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.red_propagate">red_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.shift_propagate">shift_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.assign_propagate">assign_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cond_propagate">cond_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.concat_propagate">concat_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.repl_propagate">repl_propagate</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Hint</span><span class="id"> Unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> :</span><span class="id"> Spec</span>.<br/>
&nbsp;&nbsp;<br/>
<h2> Proof Tactics </h2>
<div class="doc">Helper tactics used to manipulate propagation assumptions: </div>
&nbsp;&nbsp;<br/>
<div class="doc"><code class="bracket"><span class="id">prop_split</span></code>: Decomposes a hypothesis of the form <code class="bracket"><span class="id">propagate_def</span> <span class="id">e</span> <span class="id">f</span></code>
      into its propagation rules. </div>
&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> prop_split</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [?HTopLevel</span><span class="id"> [?HBinOp</span><span class="id"> [?HUnOp</span><span class="id"> [?HComp</span><span class="id"> [?HLogic</span><span class="id"> [?HRed</span><span class="id"> [?HShift</span><span class="id"> [?HAssign</span><span class="id"> [?HCond</span><span class="id"> [?HConcat</span><span class="id"> ?HRepl]]]]]]]]]]</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
<div class="doc"><code class="bracket"><span class="id">prop_gen_eq</span></code>: Specializes the appropriate propagation hypothesis
      based on the syntactic form of a subexpression found in the goal. </div>
&nbsp;&nbsp;<span class="vernacular">Ltac</span><span class="id"> prop_gen_eq</span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span><span class="id"> goal</span><span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.toplevel_propagate">toplevel_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.toplevel_propagate">toplevel_propagate</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EBinOp">EBinOp</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.binop_propagate">binop_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<span class="id">;</span><span class="id"> destruct</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EUnOp">EUnOp</a></span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.unop_propagate">unop_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EComp">EComp</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.comp_propagate">comp_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span><span class="id"> _</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.eq_refl">eq_refl</a></span><span class="id"> _</span>))<span class="id">;</span><span class="id"> destruct</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ELogic">ELogic</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.logic_propagate">logic_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<span class="id">;</span><span class="id"> destruct</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EReduction">EReduction</a></span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.red_propagate">red_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EShift">EShift</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.shift_propagate">shift_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<span class="id">;</span><span class="id"> destruct</span><span class="id"> H</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EAssign">EAssign</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.assign_propagate">assign_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span><span class="id"> _</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.eq_refl">eq_refl</a></span><span class="id"> _</span>))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ECond">ECond</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cond_propagate">cond_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<span class="id">;</span><span class="id"> destruct</span><span class="id"> H</span><span class="gallina-kwd"> as</span><span class="id"> [?</span><span class="id"> [?</span><span class="id"> ?]]</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> G:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#nth_error">nth_error</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id">_,</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.EConcat">EConcat</a></span><span class="id"> _</span>)<span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.concat_propagate">concat_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span><span class="id"> _</span><span class="id"> _</span><span class="id"> G</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> [</span><span class="id"> F:</span><span class="id"> _</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee"> @[</a></span><span class="id">_</span><span class="id"><a href="Verilog.ExprPath.html#808855a8f1e3452774832743415486ee">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Expr.html#Expr.ERepl">ERepl</a></span><span class="id"> _</span><span class="id"> _</span>)<span class="id">,</span><span class="id"> H:</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.repl_propagate">repl_propagate</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> |-</span><span class="id"> _</span><span class="id"> ]</span><span class="id"> =&gt;</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">H</span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> F</span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
<div class="doc"><code class="bracket"><span class="id">cure_propagate</span> <span class="id">e</span> <span class="id">f</span> <span class="id">p</span></code>: Wraps a propagation function <code class="bracket"><span class="id">f</span></code> to ensure
      it only returns a value for valid paths in <code class="bracket"><span class="id">e</span></code>. Returns <code class="bracket"><span class="id">Some</span> (<span class="id">f</span> <span class="id">p</span>)</code>
      when <code class="bracket"><span class="id">p</span></code> is a valid path, or <code class="bracket"><span class="id">None</span></code> otherwise. </div>
&nbsp;&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Spec.cure_propagate" class="id"><a name="Spec.cure_propagate" class="">cure_propagate</a></span><span class="id"> </span><span id="e:40" class="id"><a name="e:40" class="">e</a></span> (<span id="f:41" class="id"><a name="f:41" class="">f</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>)<span class="id"> </span><span id="p:42" class="id"><a name="p:42" class="">p</a></span><span class="id"> :=</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">match</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:40">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:42">p</a></span>)<span class="gallina-kwd"> with</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#left">left</a></span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Spec.html#f:41">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:42">p</a></span>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">|</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#right">right</a></span><span class="id"> _</span><span class="id"> =&gt;</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">end</span><br/>
&nbsp;&nbsp;.<br/>
<br/>
<h2> Theorems </h2>
&nbsp;&nbsp;<br/>
<div class="doc"><code class="bracket"><span class="id">propagate_val</span></code>:
      For every expression <code class="bracket"><span class="id">e</span></code> and valid propagation function <code class="bracket"><span class="id">f</span></code>,
      every valid path <code class="bracket"><span class="id">p</span></code> in <code class="bracket"><span class="id">e</span></code> yields the size of the expression: <code class="bracket"><span class="id">f</span> <span class="id">p</span></code>. </div>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Spec.propagate_val" class="id"><a name="Spec.propagate_val" class="">propagate_val</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:43" class="id"><a name="e:43" class="">e</a></span><span class="id"> </span><span id="f:44" class="id"><a name="f:44" class="">f</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:43">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f:44">f</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:45" class="id"><a name="p:45" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:43">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:45">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> exists</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span id="n:46" class="id"><a name="n:46" class="">n</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#a883bdd010993579f99d60b3775bcf54"> </a></span><span class="id"><a href="Verilog.Spec.html#f:44">f</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:45">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#n:46">n</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> p</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path_ind">path_ind</a></span><span class="id">;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_chunk">IsPath_chunk</a></span><span class="gallina-kwd"> in</span><span class="id"> H0</span>. <span class="id">destruct</span><span class="id"> H0</span><span class="gallina-kwd"> as</span><span class="id"> [expr</span><span class="id"> [H2</span><span class="id"> H3]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">assert</span> (<span class="id">He:</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> e</span><span class="id"> p</span>)<span class="gallina-kwd"> by</span><span class="id"> apply</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H2</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> expr;</span><span class="id"> inv</span><span class="id"> H3;</span><span class="id"> destruct</span> (<span class="id">IHp</span><span class="id"> He</span>)<span class="id">;</span><span class="id"> eexists;</span><span class="id"> firstorder</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">propagate_unique</span></code>:
      If two functions <code class="bracket"><span class="id">f1</span></code> and <code class="bracket"><span class="id">f2</span></code> both satisfy the specification of propagate
      for the same expression <code class="bracket"><span class="id">e</span></code>, then they agree on all valid paths of <code class="bracket"><span class="id">e</span></code>. </div>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Spec.propagate_unique" class="id"><a name="Spec.propagate_unique" class="">propagate_unique</a></span><span class="id"> :</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="e:47" class="id"><a name="e:47" class="">e</a></span><span class="id"> </span><span id="f1:48" class="id"><a name="f1:48" class="">f1</a></span><span class="id"> </span><span id="f2:49" class="id"><a name="f2:49" class="">f2</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:47">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f1:48">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:47">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f2:49">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="gallina-kwd">forall</span><span class="id"> </span><span id="p:50" class="id"><a name="p:50" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath">IsPath</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:47">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:50">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#f1:48">f1</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:50">p</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#f2:49">f2</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#p:50">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> p</span><span class="gallina-kwd"> using</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path_ind">path_ind</a></span><span class="id">;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.PeanoNat.html#Nat.eq_trans">eq_trans</a></span><span class="gallina-kwd"> with</span> (<span class="id">y</span><span class="id"> :=</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.determine">determine</a></span><span class="id"> e</span>). <span class="id">firstorder</span>. <span class="id">symmetry</span>. <span class="id">firstorder</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> rewrite</span><span class="id"> </span><span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_chunk">IsPath_chunk</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>. <span class="id">destruct</span><span class="id"> H1</span><span class="gallina-kwd"> as</span><span class="id"> [expr</span><span class="id"> [H3</span><span class="id"> H4]]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">specialize</span> (<span class="id">IHp</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.sub_expr_valid">sub_expr_valid</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H3</span>)).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span><span class="id"> expr;</span><span class="id"> inv</span><span class="id"> H4;</span><span class="id"> repeat</span><span class="id"> prop_split;</span><span class="id"> repeat</span><span class="id"> prop_gen_eq;</span><span class="id"> congruence</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
<div class="doc"><code class="bracket"><span class="id">cured_propagate_unique</span></code>:
      The cured (path-safe) versions of two propagate functions are
      extensionally equal. </div>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Spec.cured_propagate_unique" class="id"><a name="Spec.cured_propagate_unique" class="">cured_propagate_unique</a></span><span class="id">:</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="e:51" class="id"><a name="e:51" class="">e</a></span><span class="id"> </span><span id="f1:52" class="id"><a name="f1:52" class="">f1</a></span><span class="id"> </span><span id="f2:53" class="id"><a name="f2:53" class="">f2</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:51">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f1:52">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.propagate_def">propagate_def</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:51">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f2:53">f2</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:51">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f1:52">f1</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#e:51">e</a></span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#f2:53">f2</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Logic.FunctionalExtensionality.html#functional_extensionality">functional_extensionality</a></span>. <span class="id">intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">repeat</span><span class="id"> unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec.cure_propagate">cure_propagate</a></span>. <span class="id">destruct</span> (<span class="id"><a href="Verilog.ExprPath.html#ExprPath.IsPath_dec">IsPath_dec</a></span><span class="id"> e</span><span class="id"> x</span>).<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> rewrite</span> (<span class="id"><a href="Verilog.Spec.html#Spec.propagate_unique">propagate_unique</a></span><span class="id"> _</span><span class="id"> _</span><span class="id"> _</span><span class="id"> H</span><span class="id"> H0</span><span class="id"> _</span><span class="id"> i</span>). <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.Spec.html#Spec">Spec</a></span>.<br/>
<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
