# Reading D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do binary_up_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Maven_Silicon_Training/Verilog_Practice/Binary\ Loadable\ Up\ Counter {D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter/binary_up_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:20 on Sep 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter" D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter/binary_up_counter.v 
# -- Compiling module binary_up_counter
# 
# Top level modules:
# 	binary_up_counter
# End time: 12:16:20 on Sep 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Maven_Silicon_Training/Verilog_Practice/Binary\ Loadable\ Up\ Counter {D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter/binary_up_counter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:20 on Sep 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter" D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter/binary_up_counter_tb.v 
# -- Compiling module binary_up_counter_tb
# 
# Top level modules:
# 	binary_up_counter_tb
# End time: 12:16:20 on Sep 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  binary_up_counter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" binary_up_counter_tb 
# Start time: 12:16:20 on Sep 16,2023
# Loading work.binary_up_counter_tb
# Loading work.binary_up_counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module binary_up_counter_tb at D:/Maven_Silicon_Training/Verilog_Practice/Binary Loadable Up Counter/binary_up_counter_tb.v line 18
# End time: 12:19:40 on Sep 16,2023, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
