// Seed: 4036546791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_4 <= id_1 - 1;
endmodule : id_9
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0(
      id_2, id_8, id_10, id_5, id_8, id_8, id_10, id_8
  );
  for (id_11 = 1; id_11; id_5 = 1 & id_7) always id_5 <= id_11;
  wire id_12;
endmodule
