{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738253238133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738253238134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 13:07:18 2025 " "Processing started: Thu Jan 30 13:07:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738253238134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253238134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_scientific_calculator -c fpga_scientific_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_scientific_calculator -c fpga_scientific_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253238134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738253238355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738253238355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_convert_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/fp_convert_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_convert_pkg " "Found design unit 1: FP_convert_pkg" {  } { { "FPU/FP_convert_pkg.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/FPU/FP_convert_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FP_convert_pkg-body " "Found design unit 2: FP_convert_pkg-body" {  } { { "FPU/FP_convert_pkg.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/FPU/FP_convert_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/floatpoint_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/floatpoint_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatPoint_package " "Found design unit 1: FloatPoint_package" {  } { { "FPU/FloatPoint_package.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/FPU/FloatPoint_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245130 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FloatPoint_package-body " "Found design unit 2: FloatPoint_package-body" {  } { { "FPU/FloatPoint_package.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/FPU/FloatPoint_package.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245130 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" top_level.vhd(56) " "VHDL syntax error at top_level.vhd(56) near text \";\";  expecting \")\", or \",\"" {  } { { "keyboard/top_level.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/top_level.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file keyboard/top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/decodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/decodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifier-Behavioral " "Found design unit 1: decodifier-Behavioral" {  } { { "keyboard/decodifier.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/decodifier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245132 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifier " "Found entity 1: decodifier" {  } { { "keyboard/decodifier.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/decodifier.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "keyboard/debounce.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245133 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "keyboard/debounce.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/debounce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-Behavioral " "Found design unit 1: keyboard-Behavioral" {  } { { "keyboard/keyboard.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245134 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard/keyboard.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738253245134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738253245263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 30 13:07:25 2025 " "Processing ended: Thu Jan 30 13:07:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738253245263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738253245263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738253245263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245263 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738253245933 ""}
