{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461731299179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461731299181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 23:28:18 2016 " "Processing started: Tue Apr 26 23:28:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461731299181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461731299181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionCode -c instructionCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionCode -c instructionCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461731299181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461731299814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbitaddorsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbitaddorsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBitAddorSub-rt1 " "Found design unit 1: MBitAddorSub-rt1" {  } { { "MBitAddorSub.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/MBitAddorSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBitAddorSub " "Found entity 1: MBitAddorSub" {  } { { "MBitAddorSub.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/MBitAddorSub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xand-rtl " "Found design unit 1: xand-rtl" {  } { { "xand.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/xand.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300408 ""} { "Info" "ISGN_ENTITY_NAME" "1 xand " "Found entity 1: xand" {  } { { "xand.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/xand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRight-rtl " "Found design unit 1: shiftRight-rtl" {  } { { "shiftRight.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/shiftRight.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300419 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/shiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300435 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movertr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movertr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movertr-rtl " "Found design unit 1: movertr-rtl" {  } { { "movertr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/movertr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300451 ""} { "Info" "ISGN_ENTITY_NAME" "1 movertr " "Found entity 1: movertr" {  } { { "movertr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/movertr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moveimmtr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moveimmtr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveimmtr-rtl " "Found design unit 1: moveimmtr-rtl" {  } { { "moveimmtr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/moveimmtr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300467 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveimmtr " "Found entity 1: moveimmtr" {  } { { "moveimmtr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/moveimmtr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrreg-rtl " "Found design unit 1: incrreg-rtl" {  } { { "incrreg.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/incrreg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300485 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrreg " "Found entity 1: incrreg" {  } { { "incrreg.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/incrreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eOr-rtl " "Found design unit 1: eOr-rtl" {  } { { "eOr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/eOr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300497 ""} { "Info" "ISGN_ENTITY_NAME" "1 eOr " "Found entity 1: eOr" {  } { { "eOr.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/eOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-rtl " "Found design unit 1: Multiplexor-rtl" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300514 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerenabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerenabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerEnabler-rtl " "Found design unit 1: registerEnabler-rtl" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300530 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerEnabler " "Found entity 1: registerEnabler" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMux-rtl " "Found design unit 1: regMux-rtl" {  } { { "regMux.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/regMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300541 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMux " "Found entity 1: regMux" {  } { { "regMux.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/regMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-rtl " "Found design unit 1: Decoder-rtl" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitInverter-rtl " "Found design unit 1: bitInverter-rtl" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300567 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitInverter " "Found entity 1: bitInverter" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rt1 " "Found design unit 1: main-rt1" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300592 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMux2-rtl " "Found design unit 1: regMux2-rtl" {  } { { "regMux2.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/regMux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300606 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMux2 " "Found entity 1: regMux2" {  } { { "regMux2.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/regMux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processtodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processtodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processToDisplay-rtl " "Found design unit 1: processToDisplay-rtl" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300623 ""} { "Info" "ISGN_ENTITY_NAME" "1 processToDisplay " "Found entity 1: processToDisplay" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731300623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461731300623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461731300681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:D " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:D\"" {  } { { "main.vhd" "D" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstFour Decoder.vhd(38) " "VHDL Process Statement warning at Decoder.vhd(38): signal \"firstFour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301013 "|main|Decoder:D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg Decoder.vhd(44) " "VHDL Process Statement warning at Decoder.vhd(44): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301013 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrC Decoder.vhd(51) " "VHDL Process Statement warning at Decoder.vhd(51): inferring latch(es) for signal or variable \"instrC\", which holds its previous value in one or more paths through the process" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isSub Decoder.vhd(51) " "VHDL Process Statement warning at Decoder.vhd(51): inferring latch(es) for signal or variable \"isSub\", which holds its previous value in one or more paths through the process" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm Decoder.vhd(51) " "VHDL Process Statement warning at Decoder.vhd(51): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] Decoder.vhd(51) " "Inferred latch for \"imm\[0\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] Decoder.vhd(51) " "Inferred latch for \"imm\[1\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] Decoder.vhd(51) " "Inferred latch for \"imm\[2\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] Decoder.vhd(51) " "Inferred latch for \"imm\[3\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] Decoder.vhd(51) " "Inferred latch for \"imm\[4\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] Decoder.vhd(51) " "Inferred latch for \"imm\[5\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] Decoder.vhd(51) " "Inferred latch for \"imm\[6\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] Decoder.vhd(51) " "Inferred latch for \"imm\[7\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isSub Decoder.vhd(51) " "Inferred latch for \"isSub\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[0\] Decoder.vhd(51) " "Inferred latch for \"instrC\[0\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301014 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[1\] Decoder.vhd(51) " "Inferred latch for \"instrC\[1\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301015 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[2\] Decoder.vhd(51) " "Inferred latch for \"instrC\[2\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301015 "|main|Decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrC\[3\] Decoder.vhd(51) " "Inferred latch for \"instrC\[3\]\" at Decoder.vhd(51)" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301015 "|main|Decoder:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerEnabler registerEnabler:regE " "Elaborating entity \"registerEnabler\" for hierarchy \"registerEnabler:regE\"" {  } { { "main.vhd" "regE" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301017 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA registerEnabler.vhd(22) " "VHDL Process Statement warning at registerEnabler.vhd(22): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301018 "|registerEnabler"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB registerEnabler.vhd(22) " "VHDL Process Statement warning at registerEnabler.vhd(22): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301018 "|registerEnabler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB registerEnabler.vhd(22) " "Inferred latch for \"setB\" at registerEnabler.vhd(22)" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301018 "|registerEnabler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA registerEnabler.vhd(22) " "Inferred latch for \"setA\" at registerEnabler.vhd(22)" {  } { { "registerEnabler.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/registerEnabler.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301018 "|registerEnabler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitInverter bitInverter:toInvert " "Elaborating entity \"bitInverter\" for hierarchy \"bitInverter:toInvert\"" {  } { { "main.vhd" "toInvert" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "invertedV bitInverter.vhd(34) " "VHDL Process Statement warning at bitInverter.vhd(34): signal \"invertedV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "invertedV bitInverter.vhd(39) " "VHDL Process Statement warning at bitInverter.vhd(39): signal \"invertedV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invertedV bitInverter.vhd(27) " "VHDL Process Statement warning at bitInverter.vhd(27): inferring latch(es) for signal or variable \"invertedV\", which holds its previous value in one or more paths through the process" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[0\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[0\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[1\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[1\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[2\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[2\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[3\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[3\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[4\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[4\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[5\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[5\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[6\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[6\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invertedV\[7\] bitInverter.vhd(27) " "Inferred latch for \"invertedV\[7\]\" at bitInverter.vhd(27)" {  } { { "bitInverter.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/bitInverter.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301024 "|bitInverter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBitAddorSub MBitAddorSub:AddSub " "Elaborating entity \"MBitAddorSub\" for hierarchy \"MBitAddorSub:AddSub\"" {  } { { "main.vhd" "AddSub" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebitadder.vhd 2 1 " "Using design file onebitadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rt1 " "Found design unit 1: oneBitAdder-rt1" {  } { { "onebitadder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/onebitadder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731301071 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/onebitadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731301071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1461731301071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder MBitAddorSub:AddSub\|oneBitAdder:Bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"MBitAddorSub:AddSub\|oneBitAdder:Bit0\"" {  } { { "MBitAddorSub.vhd" "Bit0" { Text "C:/altera/13.0sp1/instructionCode/MBitAddorSub.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xand xand:AlandBl " "Elaborating entity \"xand\" for hierarchy \"xand:AlandBl\"" {  } { { "main.vhd" "AlandBl" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux2 regMux2:decideReg " "Elaborating entity \"regMux2\" for hierarchy \"regMux2:decideReg\"" {  } { { "main.vhd" "decideReg" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movertr movertr:MoveToReg1 " "Elaborating entity \"movertr\" for hierarchy \"movertr:MoveToReg1\"" {  } { { "main.vhd" "MoveToReg1" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eOr eOr:orReg " "Elaborating entity \"eOr\" for hierarchy \"eOr:orReg\"" {  } { { "main.vhd" "orReg" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMux regMux:wRegPass " "Elaborating entity \"regMux\" for hierarchy \"regMux:wRegPass\"" {  } { { "main.vhd" "wRegPass" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrreg incrreg:Increment " "Elaborating entity \"incrreg\" for hierarchy \"incrreg:Increment\"" {  } { { "main.vhd" "Increment" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftleft.vhd 2 1 " "Using design file shiftleft.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-rtl " "Found design unit 1: shiftLeft-rtl" {  } { { "shiftleft.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/shiftleft.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731301160 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftleft.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/shiftleft.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461731301160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1461731301160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftL " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftL\"" {  } { { "main.vhd" "shiftL" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight shiftRight:shiftR " "Elaborating entity \"shiftRight\" for hierarchy \"shiftRight:shiftR\"" {  } { { "main.vhd" "shiftR" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveimmtr moveimmtr:ImmtoReg " "Elaborating entity \"moveimmtr\" for hierarchy \"moveimmtr:ImmtoReg\"" {  } { { "main.vhd" "ImmtoReg" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor Multiplexor:Mux " "Elaborating entity \"Multiplexor\" for hierarchy \"Multiplexor:Mux\"" {  } { { "main.vhd" "Mux" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301181 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addorsub Multiplexor.vhd(36) " "VHDL Process Statement warning at Multiplexor.vhd(36): signal \"addorsub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xand Multiplexor.vhd(39) " "VHDL Process Statement warning at Multiplexor.vhd(39): signal \"xand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov Multiplexor.vhd(42) " "VHDL Process Statement warning at Multiplexor.vhd(42): signal \"mov\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incre Multiplexor.vhd(45) " "VHDL Process Statement warning at Multiplexor.vhd(45): signal \"incre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eor Multiplexor.vhd(48) " "VHDL Process Statement warning at Multiplexor.vhd(48): signal \"Eor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shl Multiplexor.vhd(51) " "VHDL Process Statement warning at Multiplexor.vhd(51): signal \"shl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr Multiplexor.vhd(54) " "VHDL Process Statement warning at Multiplexor.vhd(54): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "movimm Multiplexor.vhd(57) " "VHDL Process Statement warning at Multiplexor.vhd(57): signal \"movimm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currAns Multiplexor.vhd(31) " "VHDL Process Statement warning at Multiplexor.vhd(31): inferring latch(es) for signal or variable \"currAns\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[0\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[0\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[1\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[1\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[2\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[2\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[3\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[3\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[4\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[4\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301183 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[5\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[5\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301184 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[6\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[6\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301184 "|main|Multiplexor:Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currAns\[7\] Multiplexor.vhd(31) " "Inferred latch for \"currAns\[7\]\" at Multiplexor.vhd(31)" {  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301184 "|main|Multiplexor:Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:Temp " "Elaborating entity \"reg\" for hierarchy \"reg:Temp\"" {  } { { "main.vhd" "Temp" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processToDisplay processToDisplay:DisPro " "Elaborating entity \"processToDisplay\" for hierarchy \"processToDisplay:DisPro\"" {  } { { "main.vhd" "DisPro" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461731301193 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(29) " "VHDL Process Statement warning at processToDisplay.vhd(29): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301209 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(37) " "VHDL Process Statement warning at processToDisplay.vhd(37): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(45) " "VHDL Process Statement warning at processToDisplay.vhd(45): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(53) " "VHDL Process Statement warning at processToDisplay.vhd(53): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(61) " "VHDL Process Statement warning at processToDisplay.vhd(61): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(69) " "VHDL Process Statement warning at processToDisplay.vhd(69): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(77) " "VHDL Process Statement warning at processToDisplay.vhd(77): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(85) " "VHDL Process Statement warning at processToDisplay.vhd(85): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(93) " "VHDL Process Statement warning at processToDisplay.vhd(93): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301210 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(101) " "VHDL Process Statement warning at processToDisplay.vhd(101): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(109) " "VHDL Process Statement warning at processToDisplay.vhd(109): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(117) " "VHDL Process Statement warning at processToDisplay.vhd(117): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(125) " "VHDL Process Statement warning at processToDisplay.vhd(125): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(133) " "VHDL Process Statement warning at processToDisplay.vhd(133): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(141) " "VHDL Process Statement warning at processToDisplay.vhd(141): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rightMBs processToDisplay.vhd(149) " "VHDL Process Statement warning at processToDisplay.vhd(149): signal \"rightMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301211 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b0\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b2\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b3 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b3\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b4 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b4\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b5 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b5\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301212 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b6 processToDisplay.vhd(27) " "VHDL Process Statement warning at processToDisplay.vhd(27): inferring latch(es) for signal or variable \"b6\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(164) " "VHDL Process Statement warning at processToDisplay.vhd(164): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(172) " "VHDL Process Statement warning at processToDisplay.vhd(172): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(180) " "VHDL Process Statement warning at processToDisplay.vhd(180): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(188) " "VHDL Process Statement warning at processToDisplay.vhd(188): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(196) " "VHDL Process Statement warning at processToDisplay.vhd(196): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(204) " "VHDL Process Statement warning at processToDisplay.vhd(204): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(212) " "VHDL Process Statement warning at processToDisplay.vhd(212): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(220) " "VHDL Process Statement warning at processToDisplay.vhd(220): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301213 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(228) " "VHDL Process Statement warning at processToDisplay.vhd(228): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(236) " "VHDL Process Statement warning at processToDisplay.vhd(236): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(244) " "VHDL Process Statement warning at processToDisplay.vhd(244): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(252) " "VHDL Process Statement warning at processToDisplay.vhd(252): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(260) " "VHDL Process Statement warning at processToDisplay.vhd(260): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(268) " "VHDL Process Statement warning at processToDisplay.vhd(268): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(276) " "VHDL Process Statement warning at processToDisplay.vhd(276): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftMBs processToDisplay.vhd(284) " "VHDL Process Statement warning at processToDisplay.vhd(284): signal \"leftMBs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461731301214 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a0 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a0\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301215 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301215 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301216 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301216 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a4 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a4\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301216 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a5 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a5\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301216 "|main|processToDisplay:DisPro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a6 processToDisplay.vhd(162) " "VHDL Process Statement warning at processToDisplay.vhd(162): inferring latch(es) for signal or variable \"a6\", which holds its previous value in one or more paths through the process" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461731301217 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6 processToDisplay.vhd(162) " "Inferred latch for \"a6\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301219 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5 processToDisplay.vhd(162) " "Inferred latch for \"a5\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301219 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4 processToDisplay.vhd(162) " "Inferred latch for \"a4\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301219 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3 processToDisplay.vhd(162) " "Inferred latch for \"a3\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301219 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2 processToDisplay.vhd(162) " "Inferred latch for \"a2\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301220 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1 processToDisplay.vhd(162) " "Inferred latch for \"a1\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301220 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a0 processToDisplay.vhd(162) " "Inferred latch for \"a0\" at processToDisplay.vhd(162)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301220 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b6 processToDisplay.vhd(27) " "Inferred latch for \"b6\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301221 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b5 processToDisplay.vhd(27) " "Inferred latch for \"b5\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301221 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b4 processToDisplay.vhd(27) " "Inferred latch for \"b4\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301221 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3 processToDisplay.vhd(27) " "Inferred latch for \"b3\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301222 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2 processToDisplay.vhd(27) " "Inferred latch for \"b2\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301222 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1 processToDisplay.vhd(27) " "Inferred latch for \"b1\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301222 "|main|processToDisplay:DisPro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0 processToDisplay.vhd(27) " "Inferred latch for \"b0\" at processToDisplay.vhd(27)" {  } { { "processToDisplay.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/processToDisplay.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461731301222 "|main|processToDisplay:DisPro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[0\] " "Latch Multiplexor:Mux\|currAns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302155 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[1\] " "Latch Multiplexor:Mux\|currAns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[2\] " "Latch Multiplexor:Mux\|currAns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[3\] " "Latch Multiplexor:Mux\|currAns\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[4\] " "Latch Multiplexor:Mux\|currAns\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[5\] " "Latch Multiplexor:Mux\|currAns\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[6\] " "Latch Multiplexor:Mux\|currAns\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302156 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Multiplexor:Mux\|currAns\[7\] " "Latch Multiplexor:Mux\|currAns\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decoder:D\|instrC\[3\] " "Ports D and ENA on the latch are fed by the same signal Decoder:D\|instrC\[3\]" {  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Multiplexor.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Multiplexor.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|isSub " "Latch Decoder:D\|isSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instruction\[0\] " "Ports ENA and CLR on the latch are fed by the same signal instruction\[0\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[0\] " "Latch Decoder:D\|imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction\[0\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[1\] " "Latch Decoder:D\|imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[1\] " "Ports D and ENA on the latch are fed by the same signal instruction\[1\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[2\] " "Latch Decoder:D\|imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction\[2\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[3\] " "Latch Decoder:D\|imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\] " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302157 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[4\] " "Latch Decoder:D\|imm\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction\[4\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302158 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[5\] " "Latch Decoder:D\|imm\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[5\] " "Ports D and ENA on the latch are fed by the same signal instruction\[5\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302158 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[6\] " "Latch Decoder:D\|imm\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302158 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decoder:D\|imm\[7\] " "Latch Decoder:D\|imm\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[7\] " "Ports D and ENA on the latch are fed by the same signal instruction\[7\]" {  } { { "main.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/main.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1461731302158 ""}  } { { "Decoder.vhd" "" { Text "C:/altera/13.0sp1/instructionCode/Decoder.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1461731302158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461731302535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461731303577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461731303577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461731303688 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461731303688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461731303688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461731303688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461731303742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 23:28:23 2016 " "Processing ended: Tue Apr 26 23:28:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461731303742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461731303742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461731303742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461731303742 ""}
