// Seed: 1166307914
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  reg   id_3;
  initial begin
    SystemTFIdentifier(1 + 1);
    id_2 = id_1;
  end
  assign id_2 = id_1;
  initial begin
    id_3 <= 1;
  end
endmodule
