
Inzinerinis_L4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b454  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000056c  0800b5f8  0800b5f8  0000c5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb64  0800bb64  0000d218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb64  0800bb64  0000cb64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb6c  0800bb6c  0000d218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb6c  0800bb6c  0000cb6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb70  0800bb70  0000cb70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800bb74  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000060c  20000218  0800bd8c  0000d218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000824  0800bd8c  0000d824  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016821  00000000  00000000  0000d248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003126  00000000  00000000  00023a69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00026b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f8e  00000000  00000000  00027fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002626d  00000000  00000000  00028f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181c9  00000000  00000000  0004f1b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb09a  00000000  00000000  0006737c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152416  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006990  00000000  00000000  0015245c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00158dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000218 	.word	0x20000218
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b5dc 	.word	0x0800b5dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000021c 	.word	0x2000021c
 80001dc:	0800b5dc 	.word	0x0800b5dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <SEND_4_BIT>:
#include "main.h"
#include "stm32l4xx_hal.h"
#include "LCD_16x2_PARALLEL.h"

void SEND_4_BIT(char data, int rsPin)//rs=0 yra instruction register o HIGH(1) data register
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
	  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rsPin);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	2110      	movs	r1, #16
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f003 fb06 	bl	8004658 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data>>0)&0x1);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800105a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105e:	f003 fafb 	bl	8004658 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data>>1)&0x1);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	085b      	lsrs	r3, r3, #1
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	b2db      	uxtb	r3, r3
 800106e:	461a      	mov	r2, r3
 8001070:	2108      	movs	r1, #8
 8001072:	4817      	ldr	r0, [pc, #92]	@ (80010d0 <SEND_4_BIT+0xa0>)
 8001074:	f003 faf0 	bl	8004658 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data>>2)&0x1);
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	b2db      	uxtb	r3, r3
 8001084:	461a      	mov	r2, r3
 8001086:	2120      	movs	r1, #32
 8001088:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <SEND_4_BIT+0xa0>)
 800108a:	f003 fae5 	bl	8004658 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data>>3)&0x1);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	08db      	lsrs	r3, r3, #3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2db      	uxtb	r3, r3
 800109a:	461a      	mov	r2, r3
 800109c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a4:	f003 fad8 	bl	8004658 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2140      	movs	r1, #64	@ 0x40
 80010ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b0:	f003 fad2 	bl	8004658 <HAL_GPIO_WritePin>
	  DELAY_US(500);
 80010b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010b8:	f000 fd96 	bl	8001be8 <DELAY_US>
	  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2140      	movs	r1, #64	@ 0x40
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c4:	f003 fac8 	bl	8004658 <HAL_GPIO_WritePin>
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	48000400 	.word	0x48000400

080010d4 <LCD_SEND_COMMAND>:

void LCD_SEND_COMMAND(char komanda)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
	  //upper
	  static char siuntimas;
	  siuntimas=(komanda>>4)&0x0f;
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010e6:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 80010e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ff9e 	bl	8001030 <SEND_4_BIT>

	  //lower
	  siuntimas=(komanda)&0x0f;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 80010fe:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 8001100:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <LCD_SEND_COMMAND+0x40>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff92 	bl	8001030 <SEND_4_BIT>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000234 	.word	0x20000234

08001118 <LCD_SEND_DATA>:
void LCD_SEND_DATA(char komanda)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	  //upper
	  static char siuntimas;
	  siuntimas=(komanda>>4)&0x0f;
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <LCD_SEND_DATA+0x40>)
 800112a:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_DATA);
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <LCD_SEND_DATA+0x40>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2101      	movs	r1, #1
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff7c 	bl	8001030 <SEND_4_BIT>

	  //lower
	  siuntimas=(komanda)&0x0f;
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	b2da      	uxtb	r2, r3
 8001140:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <LCD_SEND_DATA+0x40>)
 8001142:	701a      	strb	r2, [r3, #0]
	  SEND_4_BIT(siuntimas, LCD_RS_DATA);
 8001144:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <LCD_SEND_DATA+0x40>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2101      	movs	r1, #1
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff70 	bl	8001030 <SEND_4_BIT>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000235 	.word	0x20000235

0800115c <LCD_CLEAR>:

void LCD_CLEAR()
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_DISPLAY_CLEAR);
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff ffb7 	bl	80010d4 <LCD_SEND_COMMAND>
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}

0800116a <LCD_CLEAR_DRAM>:

void LCD_CLEAR_DRAM()
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
 8001170:	2002      	movs	r0, #2
 8001172:	f7ff ffaf 	bl	80010d4 <LCD_SEND_COMMAND>
	for(uint8_t x = 0;x<0x28;x++)
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	e005      	b.n	8001188 <LCD_CLEAR_DRAM+0x1e>
	{
		LCD_SEND_DATA(' ');
 800117c:	2020      	movs	r0, #32
 800117e:	f7ff ffcb 	bl	8001118 <LCD_SEND_DATA>
	for(uint8_t x = 0;x<0x28;x++)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	3301      	adds	r3, #1
 8001186:	71fb      	strb	r3, [r7, #7]
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	2b27      	cmp	r3, #39	@ 0x27
 800118c:	d9f6      	bls.n	800117c <LCD_CLEAR_DRAM+0x12>
	}
	for(uint8_t x = 0x40;x<0x68;x++)
 800118e:	2340      	movs	r3, #64	@ 0x40
 8001190:	71bb      	strb	r3, [r7, #6]
 8001192:	e005      	b.n	80011a0 <LCD_CLEAR_DRAM+0x36>
	{
		LCD_SEND_DATA(' ');
 8001194:	2020      	movs	r0, #32
 8001196:	f7ff ffbf 	bl	8001118 <LCD_SEND_DATA>
	for(uint8_t x = 0x40;x<0x68;x++)
 800119a:	79bb      	ldrb	r3, [r7, #6]
 800119c:	3301      	adds	r3, #1
 800119e:	71bb      	strb	r3, [r7, #6]
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	2b67      	cmp	r3, #103	@ 0x67
 80011a4:	d9f6      	bls.n	8001194 <LCD_CLEAR_DRAM+0x2a>
	}
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
 80011a6:	2002      	movs	r0, #2
 80011a8:	f7ff ff94 	bl	80010d4 <LCD_SEND_COMMAND>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <LCD_Init>:

void LCD_Init()
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	  HAL_Delay(70);
 80011b8:	2046      	movs	r0, #70	@ 0x46
 80011ba:	f001 f9b7 	bl	800252c <HAL_Delay>
	  LCD_SEND_COMMAND(LCD_FUNCTION_SET);//x28 kad 2 line
 80011be:	2020      	movs	r0, #32
 80011c0:	f7ff ff88 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011c4:	2002      	movs	r0, #2
 80011c6:	f001 f9b1 	bl	800252c <HAL_Delay>
	  LCD_SEND_COMMAND(0x28);
 80011ca:	2028      	movs	r0, #40	@ 0x28
 80011cc:	f7ff ff82 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011d0:	2002      	movs	r0, #2
 80011d2:	f001 f9ab 	bl	800252c <HAL_Delay>
////////////////////////
	  LCD_SEND_COMMAND(LCD_SET_DISPLAY_DEFAULT);//display
 80011d6:	200c      	movs	r0, #12
 80011d8:	f7ff ff7c 	bl	80010d4 <LCD_SEND_COMMAND>
	  HAL_Delay(2);
 80011dc:	2002      	movs	r0, #2
 80011de:	f001 f9a5 	bl	800252c <HAL_Delay>
	  LCD_CLEAR();
 80011e2:	f7ff ffbb 	bl	800115c <LCD_CLEAR>

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <LCD_SEND_STR>:

void LCD_SEND_STR(const char data[], unsigned int place, unsigned int level)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	if(level==1)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d107      	bne.n	800120e <LCD_SEND_STR+0x22>
		{
		LCD_SEND_COMMAND(0xC0+place);
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	b2db      	uxtb	r3, r3
 8001202:	3b40      	subs	r3, #64	@ 0x40
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff ff64 	bl	80010d4 <LCD_SEND_COMMAND>
 800120c:	e006      	b.n	800121c <LCD_SEND_STR+0x30>
		}
	else LCD_SEND_COMMAND(0x80+place);
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	3b80      	subs	r3, #128	@ 0x80
 8001214:	b2db      	uxtb	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ff5c 	bl	80010d4 <LCD_SEND_COMMAND>
//kai N=high 2 line tai 1 line 0-4F o 2 0-27h   40-67h
// KAI level 0 tai pirmas kai 1 tai antras levelis
	static uint8_t x;
	x = 0;
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <LCD_SEND_STR+0x70>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8001222:	e00e      	b.n	8001242 <LCD_SEND_STR+0x56>
	{
		LCD_SEND_DATA(data[x]);
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <LCD_SEND_STR+0x70>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff71 	bl	8001118 <LCD_SEND_DATA>
		x++;
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <LCD_SEND_STR+0x70>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <LCD_SEND_STR+0x70>)
 8001240:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <LCD_SEND_STR+0x70>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1e8      	bne.n	8001224 <LCD_SEND_STR+0x38>
	}
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000236 	.word	0x20000236

08001260 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001266:	463b      	mov	r3, r7
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
 8001274:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001276:	4b38      	ldr	r3, [pc, #224]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001278:	4a38      	ldr	r2, [pc, #224]	@ (800135c <MX_ADC1_Init+0xfc>)
 800127a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800127c:	4b36      	ldr	r3, [pc, #216]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800127e:	2200      	movs	r2, #0
 8001280:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001282:	4b35      	ldr	r3, [pc, #212]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001288:	4b33      	ldr	r3, [pc, #204]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800128a:	2200      	movs	r2, #0
 800128c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800128e:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001290:	2201      	movs	r2, #1
 8001292:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001296:	2208      	movs	r2, #8
 8001298:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800129c:	2200      	movs	r2, #0
 800129e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80012a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012a8:	2203      	movs	r2, #3
 80012aa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80012b4:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012b6:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 80012ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012bc:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80012cc:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012d4:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012dc:	481e      	ldr	r0, [pc, #120]	@ (8001358 <MX_ADC1_Init+0xf8>)
 80012de:	f001 fb5d 	bl	800299c <HAL_ADC_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80012e8:	f000 fd42 	bl	8001d70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <MX_ADC1_Init+0x100>)
 80012ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012f0:	2306      	movs	r3, #6
 80012f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012f8:	237f      	movs	r3, #127	@ 0x7f
 80012fa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012fc:	2304      	movs	r3, #4
 80012fe:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	4619      	mov	r1, r3
 8001308:	4813      	ldr	r0, [pc, #76]	@ (8001358 <MX_ADC1_Init+0xf8>)
 800130a:	f001 feed 	bl	80030e8 <HAL_ADC_ConfigChannel>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001314:	f000 fd2c 	bl	8001d70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <MX_ADC1_Init+0x104>)
 800131a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800131c:	230c      	movs	r3, #12
 800131e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	480c      	ldr	r0, [pc, #48]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001326:	f001 fedf 	bl	80030e8 <HAL_ADC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8001330:	f000 fd1e 	bl	8001d70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <MX_ADC1_Init+0x108>)
 8001336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001338:	2312      	movs	r3, #18
 800133a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	@ (8001358 <MX_ADC1_Init+0xf8>)
 8001342:	f001 fed1 	bl	80030e8 <HAL_ADC_ConfigChannel>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 800134c:	f000 fd10 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000238 	.word	0x20000238
 800135c:	50040000 	.word	0x50040000
 8001360:	04300002 	.word	0x04300002
 8001364:	08600004 	.word	0x08600004
 8001368:	0c900008 	.word	0x0c900008

0800136c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b0a4      	sub	sp, #144	@ 0x90
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2268      	movs	r2, #104	@ 0x68
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f006 fd4a 	bl	8007e26 <memset>
  if(adcHandle->Instance==ADC1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a3f      	ldr	r2, [pc, #252]	@ (8001494 <HAL_ADC_MspInit+0x128>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d177      	bne.n	800148c <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800139c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013a0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013a6:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80013a8:	2302      	movs	r3, #2
 80013aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80013b0:	2308      	movs	r3, #8
 80013b2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013b4:	2307      	movs	r3, #7
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013b8:	2302      	movs	r3, #2
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013c4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 f82a 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80013d6:	f000 fccb 	bl	8001d70 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013da:	4b2f      	ldr	r3, [pc, #188]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a2e      	ldr	r2, [pc, #184]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	4b29      	ldr	r3, [pc, #164]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a28      	ldr	r2, [pc, #160]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <HAL_ADC_MspInit+0x12c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800140a:	2307      	movs	r3, #7
 800140c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800140e:	230b      	movs	r3, #11
 8001410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800141e:	4619      	mov	r1, r3
 8001420:	481e      	ldr	r0, [pc, #120]	@ (800149c <HAL_ADC_MspInit+0x130>)
 8001422:	f002 ff9f 	bl	8004364 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001426:	4b1e      	ldr	r3, [pc, #120]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001428:	4a1e      	ldr	r2, [pc, #120]	@ (80014a4 <HAL_ADC_MspInit+0x138>)
 800142a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800142c:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800142e:	2200      	movs	r2, #0
 8001430:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001432:	4b1b      	ldr	r3, [pc, #108]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001438:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800143e:	4b18      	ldr	r3, [pc, #96]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001440:	2280      	movs	r2, #128	@ 0x80
 8001442:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001444:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800144a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800144c:	4b14      	ldr	r3, [pc, #80]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800144e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001452:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001454:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001456:	2220      	movs	r2, #32
 8001458:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800145a:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001460:	480f      	ldr	r0, [pc, #60]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001462:	f002 fd87 	bl	8003f74 <HAL_DMA_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <HAL_ADC_MspInit+0x104>
    {
      Error_Handler();
 800146c:	f000 fc80 	bl	8001d70 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4a0b      	ldr	r2, [pc, #44]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001474:	651a      	str	r2, [r3, #80]	@ 0x50
 8001476:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <HAL_ADC_MspInit+0x134>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 2, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	2102      	movs	r1, #2
 8001480:	2012      	movs	r0, #18
 8001482:	f002 fd40 	bl	8003f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001486:	2012      	movs	r0, #18
 8001488:	f002 fd59 	bl	8003f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800148c:	bf00      	nop
 800148e:	3790      	adds	r7, #144	@ 0x90
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	50040000 	.word	0x50040000
 8001498:	40021000 	.word	0x40021000
 800149c:	48000800 	.word	0x48000800
 80014a0:	200002a0 	.word	0x200002a0
 80014a4:	40020008 	.word	0x40020008

080014a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014b2:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <MX_DMA_Init+0x38>)
 80014bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	200b      	movs	r0, #11
 80014cc:	f002 fd1b 	bl	8003f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014d0:	200b      	movs	r0, #11
 80014d2:	f002 fd34 	bl	8003f3e <HAL_NVIC_EnableIRQ>

}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40021000 	.word	0x40021000

080014e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	@ 0x28
 80014e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fa:	4b53      	ldr	r3, [pc, #332]	@ (8001648 <MX_GPIO_Init+0x164>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	4a52      	ldr	r2, [pc, #328]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001506:	4b50      	ldr	r3, [pc, #320]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	4b4d      	ldr	r3, [pc, #308]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001516:	4a4c      	ldr	r2, [pc, #304]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800151c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151e:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <MX_GPIO_Init+0x164>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152e:	4a46      	ldr	r2, [pc, #280]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001536:	4b44      	ldr	r3, [pc, #272]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	4b41      	ldr	r3, [pc, #260]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a40      	ldr	r2, [pc, #256]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b3e      	ldr	r3, [pc, #248]	@ (8001648 <MX_GPIO_Init+0x164>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LUX_VCC_GPIO_Port, LUX_VCC_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	2108      	movs	r1, #8
 800155e:	483b      	ldr	r0, [pc, #236]	@ (800164c <MX_GPIO_Init+0x168>)
 8001560:	f003 f87a 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RW_Pin|EN_Pin|D4_Pin
 8001564:	2200      	movs	r2, #0
 8001566:	f249 0170 	movw	r1, #36976	@ 0x9070
 800156a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800156e:	f003 f873 	bl	8004658 <HAL_GPIO_WritePin>
                          |D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|D5_Pin|D6_Pin, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f242 0128 	movw	r1, #8232	@ 0x2028
 8001578:	4835      	ldr	r0, [pc, #212]	@ (8001650 <MX_GPIO_Init+0x16c>)
 800157a:	f003 f86d 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800157e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001584:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800158e:	f107 0314 	add.w	r3, r7, #20
 8001592:	4619      	mov	r1, r3
 8001594:	482d      	ldr	r0, [pc, #180]	@ (800164c <MX_GPIO_Init+0x168>)
 8001596:	f002 fee5 	bl	8004364 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LUX_VCC_Pin;
 800159a:	2308      	movs	r3, #8
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LUX_VCC_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	4826      	ldr	r0, [pc, #152]	@ (800164c <MX_GPIO_Init+0x168>)
 80015b2:	f002 fed7 	bl	8004364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin;
 80015b6:	2370      	movs	r3, #112	@ 0x70
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c2:	2303      	movs	r3, #3
 80015c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015d0:	f002 fec8 	bl	8004364 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80015d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	4818      	ldr	r0, [pc, #96]	@ (8001650 <MX_GPIO_Init+0x16c>)
 80015ee:	f002 feb9 	bl	8004364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = D4_Pin|D7_Pin;
 80015f2:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001600:	2302      	movs	r3, #2
 8001602:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160e:	f002 fea9 	bl	8004364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = D5_Pin|D6_Pin;
 8001612:	2328      	movs	r3, #40	@ 0x28
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161e:	2302      	movs	r3, #2
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	4809      	ldr	r0, [pc, #36]	@ (8001650 <MX_GPIO_Init+0x16c>)
 800162a:	f002 fe9b 	bl	8004364 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2101      	movs	r1, #1
 8001632:	2028      	movs	r0, #40	@ 0x28
 8001634:	f002 fc67 	bl	8003f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001638:	2028      	movs	r0, #40	@ 0x28
 800163a:	f002 fc80 	bl	8003f3e <HAL_NVIC_EnableIRQ>

}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000
 800164c:	48000800 	.word	0x48000800
 8001650:	48000400 	.word	0x48000400

08001654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001654:	b5b0      	push	{r4, r5, r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165a:	f000 feeb 	bl	8002434 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165e:	f000 fa33 	bl	8001ac8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(300);
 8001662:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001666:	f000 ff61 	bl	800252c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800166a:	f7ff ff3b 	bl	80014e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800166e:	f7ff ff1b 	bl	80014a8 <MX_DMA_Init>
  MX_TIM6_Init();
 8001672:	f000 fcf1 	bl	8002058 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8001676:	f000 fde1 	bl	800223c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800167a:	f7ff fdf1 	bl	8001260 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800167e:	f000 fdad 	bl	80021dc <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8001682:	f000 fd1f 	bl	80020c4 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED) != HAL_OK)
 8001686:	217f      	movs	r1, #127	@ 0x7f
 8001688:	489d      	ldr	r0, [pc, #628]	@ (8001900 <main+0x2ac>)
 800168a:	f002 facf 	bl	8003c2c <HAL_ADCEx_Calibration_Start>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d00a      	beq.n	80016aa <main+0x56>
  {
  	sprintf(LCD_top_text,"ERR CALIBRATION");
 8001694:	499b      	ldr	r1, [pc, #620]	@ (8001904 <main+0x2b0>)
 8001696:	489c      	ldr	r0, [pc, #624]	@ (8001908 <main+0x2b4>)
 8001698:	f006 fb60 	bl	8007d5c <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 800169c:	499b      	ldr	r1, [pc, #620]	@ (800190c <main+0x2b8>)
 800169e:	489c      	ldr	r0, [pc, #624]	@ (8001910 <main+0x2bc>)
 80016a0:	f006 fb5c 	bl	8007d5c <siprintf>
  	ERROR_FLAG = 1;
 80016a4:	4b9b      	ldr	r3, [pc, #620]	@ (8001914 <main+0x2c0>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Samples,ADC_BUFFER_SIZE) != HAL_OK)
 80016aa:	22f0      	movs	r2, #240	@ 0xf0
 80016ac:	499a      	ldr	r1, [pc, #616]	@ (8001918 <main+0x2c4>)
 80016ae:	4894      	ldr	r0, [pc, #592]	@ (8001900 <main+0x2ac>)
 80016b0:	f001 faba 	bl	8002c28 <HAL_ADC_Start_DMA>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00a      	beq.n	80016d0 <main+0x7c>
  {
  	sprintf(LCD_top_text,"ERROR ADC");
 80016ba:	4998      	ldr	r1, [pc, #608]	@ (800191c <main+0x2c8>)
 80016bc:	4892      	ldr	r0, [pc, #584]	@ (8001908 <main+0x2b4>)
 80016be:	f006 fb4d 	bl	8007d5c <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 80016c2:	4992      	ldr	r1, [pc, #584]	@ (800190c <main+0x2b8>)
 80016c4:	4892      	ldr	r0, [pc, #584]	@ (8001910 <main+0x2bc>)
 80016c6:	f006 fb49 	bl	8007d5c <siprintf>
  	ERROR_FLAG = 1;
 80016ca:	4b92      	ldr	r3, [pc, #584]	@ (8001914 <main+0x2c0>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_TIM_Base_Start_IT(&htim15) != HAL_OK)
 80016d0:	4893      	ldr	r0, [pc, #588]	@ (8001920 <main+0x2cc>)
 80016d2:	f004 fab1 	bl	8005c38 <HAL_TIM_Base_Start_IT>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00a      	beq.n	80016f2 <main+0x9e>
  {
  	sprintf(LCD_top_text,"DISPLAY TIM ERR");
 80016dc:	4991      	ldr	r1, [pc, #580]	@ (8001924 <main+0x2d0>)
 80016de:	488a      	ldr	r0, [pc, #552]	@ (8001908 <main+0x2b4>)
 80016e0:	f006 fb3c 	bl	8007d5c <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 80016e4:	4989      	ldr	r1, [pc, #548]	@ (800190c <main+0x2b8>)
 80016e6:	488a      	ldr	r0, [pc, #552]	@ (8001910 <main+0x2bc>)
 80016e8:	f006 fb38 	bl	8007d5c <siprintf>
  	ERROR_FLAG = 1;
 80016ec:	4b89      	ldr	r3, [pc, #548]	@ (8001914 <main+0x2c0>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
  }

  if(HAL_TIM_Base_Start(&htim6) != HAL_OK)
 80016f2:	488d      	ldr	r0, [pc, #564]	@ (8001928 <main+0x2d4>)
 80016f4:	f004 fa4c 	bl	8005b90 <HAL_TIM_Base_Start>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00a      	beq.n	8001714 <main+0xc0>
  {
  	sprintf(LCD_top_text,"ERROR MAIN TIM");
 80016fe:	498b      	ldr	r1, [pc, #556]	@ (800192c <main+0x2d8>)
 8001700:	4881      	ldr	r0, [pc, #516]	@ (8001908 <main+0x2b4>)
 8001702:	f006 fb2b 	bl	8007d5c <siprintf>
  	sprintf(LCD_bottom_text,"RESET MCU");
 8001706:	4981      	ldr	r1, [pc, #516]	@ (800190c <main+0x2b8>)
 8001708:	4881      	ldr	r0, [pc, #516]	@ (8001910 <main+0x2bc>)
 800170a:	f006 fb27 	bl	8007d5c <siprintf>
  	ERROR_FLAG = 1;
 800170e:	4b81      	ldr	r3, [pc, #516]	@ (8001914 <main+0x2c0>)
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
  }
  //NEVEIKIA VCC is PIN, kodel??
  //HAL_GPIO_WritePin(LUX_VCC_GPIO_Port, LUX_VCC_Pin, GPIO_PIN_SET);// turn on LCD DATA transmission power
  LCD_Init();
 8001714:	f7ff fd4e 	bl	80011b4 <LCD_Init>
  HAL_Delay(10);
 8001718:	200a      	movs	r0, #10
 800171a:	f000 ff07 	bl	800252c <HAL_Delay>
  LCD_SEND_COMMAND(LCD_DISPLAY_OFF);
 800171e:	2008      	movs	r0, #8
 8001720:	f7ff fcd8 	bl	80010d4 <LCD_SEND_COMMAND>
  HAL_Delay(10);
 8001724:	200a      	movs	r0, #10
 8001726:	f000 ff01 	bl	800252c <HAL_Delay>
  LCD_CLEAR();
 800172a:	f7ff fd17 	bl	800115c <LCD_CLEAR>
  HAL_Delay(10);
 800172e:	200a      	movs	r0, #10
 8001730:	f000 fefc 	bl	800252c <HAL_Delay>
  LCD_CLEAR_DRAM();
 8001734:	f7ff fd19 	bl	800116a <LCD_CLEAR_DRAM>
  HAL_Delay(10);
 8001738:	200a      	movs	r0, #10
 800173a:	f000 fef7 	bl	800252c <HAL_Delay>
  LCD_SEND_STR(LCD_top_text,0x3,0);
 800173e:	2200      	movs	r2, #0
 8001740:	2103      	movs	r1, #3
 8001742:	4871      	ldr	r0, [pc, #452]	@ (8001908 <main+0x2b4>)
 8001744:	f7ff fd52 	bl	80011ec <LCD_SEND_STR>
  LCD_SEND_STR(LCD_bottom_text,0,1);
 8001748:	2201      	movs	r2, #1
 800174a:	2100      	movs	r1, #0
 800174c:	4870      	ldr	r0, [pc, #448]	@ (8001910 <main+0x2bc>)
 800174e:	f7ff fd4d 	bl	80011ec <LCD_SEND_STR>
  LCD_SEND_COMMAND(LCD_SET_DISPLAY_DEFAULT);
 8001752:	200c      	movs	r0, #12
 8001754:	f7ff fcbe 	bl	80010d4 <LCD_SEND_COMMAND>
  HAL_Delay(2000);
 8001758:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800175c:	f000 fee6 	bl	800252c <HAL_Delay>
  LCD_CLEAR();
 8001760:	f7ff fcfc 	bl	800115c <LCD_CLEAR>

	if(ERROR_FLAG) Error_Handler();//REIKIA PALEISTI TAIMERI TIM6 PRIES ATVAIZDAVIMA, us delay
 8001764:	4b6b      	ldr	r3, [pc, #428]	@ (8001914 <main+0x2c0>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <main+0x11c>
 800176c:	f000 fb00 	bl	8001d70 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t SUM[NUM_OF_CHANNELS] = {0};
 8001770:	463b      	mov	r3, r7
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
  while (1)
  {
	  if(ADC_CALC_AVG_FLAG)
 800177a:	4b6d      	ldr	r3, [pc, #436]	@ (8001930 <main+0x2dc>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d07a      	beq.n	800187a <main+0x226>
	  {
		  for(uint8_t x = 0;x<ADC_BUFFER_SIZE;x++)
 8001784:	2300      	movs	r3, #0
 8001786:	73fb      	strb	r3, [r7, #15]
 8001788:	e01e      	b.n	80017c8 <main+0x174>
		  {
			  SUM[x%3] += ADC_Samples[x];
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	4a62      	ldr	r2, [pc, #392]	@ (8001918 <main+0x2c4>)
 800178e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001792:	b298      	uxth	r0, r3
 8001794:	7bfa      	ldrb	r2, [r7, #15]
 8001796:	4b67      	ldr	r3, [pc, #412]	@ (8001934 <main+0x2e0>)
 8001798:	fba3 1302 	umull	r1, r3, r3, r2
 800179c:	0859      	lsrs	r1, r3, #1
 800179e:	460b      	mov	r3, r1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	440b      	add	r3, r1
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	3310      	adds	r3, #16
 80017ae:	443b      	add	r3, r7
 80017b0:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80017b4:	4611      	mov	r1, r2
 80017b6:	181a      	adds	r2, r3, r0
 80017b8:	008b      	lsls	r3, r1, #2
 80017ba:	3310      	adds	r3, #16
 80017bc:	443b      	add	r3, r7
 80017be:	f843 2c10 	str.w	r2, [r3, #-16]
		  for(uint8_t x = 0;x<ADC_BUFFER_SIZE;x++)
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	3301      	adds	r3, #1
 80017c6:	73fb      	strb	r3, [r7, #15]
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2bef      	cmp	r3, #239	@ 0xef
 80017cc:	d9dd      	bls.n	800178a <main+0x136>
		  }

		  for(uint8_t x = 0;x<NUM_OF_CHANNELS;x++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	73bb      	strb	r3, [r7, #14]
 80017d2:	e03a      	b.n	800184a <main+0x1f6>
		  {
			  SUM[x] /= (ADC_BUFFER_SIZE/NUM_OF_CHANNELS);
 80017d4:	7bbb      	ldrb	r3, [r7, #14]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	3310      	adds	r3, #16
 80017da:	443b      	add	r3, r7
 80017dc:	f853 2c10 	ldr.w	r2, [r3, #-16]
 80017e0:	7bbb      	ldrb	r3, [r7, #14]
 80017e2:	4955      	ldr	r1, [pc, #340]	@ (8001938 <main+0x2e4>)
 80017e4:	fba1 1202 	umull	r1, r2, r1, r2
 80017e8:	0992      	lsrs	r2, r2, #6
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	3310      	adds	r3, #16
 80017ee:	443b      	add	r3, r7
 80017f0:	f843 2c10 	str.w	r2, [r3, #-16]
			  ADC_Voltages[x] = SUM[x]*ADC_V_Step;
 80017f4:	7bbb      	ldrb	r3, [r7, #14]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	3310      	adds	r3, #16
 80017fa:	443b      	add	r3, r7
 80017fc:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800193c <main+0x2e8>
 800180e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001812:	4a4b      	ldr	r2, [pc, #300]	@ (8001940 <main+0x2ec>)
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	edc3 7a00 	vstr	s15, [r3]
			  LUX_Values[x] = Voltage_to_lux(ADC_Voltages[x]);
 800181c:	7bbb      	ldrb	r3, [r7, #14]
 800181e:	4a48      	ldr	r2, [pc, #288]	@ (8001940 <main+0x2ec>)
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	edd3 7a00 	vldr	s15, [r3]
 8001828:	7bbc      	ldrb	r4, [r7, #14]
 800182a:	eeb0 0a67 	vmov.f32	s0, s15
 800182e:	f000 f99f 	bl	8001b70 <Voltage_to_lux>
 8001832:	eeb0 7a40 	vmov.f32	s14, s0
 8001836:	eef0 7a60 	vmov.f32	s15, s1
 800183a:	4a42      	ldr	r2, [pc, #264]	@ (8001944 <main+0x2f0>)
 800183c:	00e3      	lsls	r3, r4, #3
 800183e:	4413      	add	r3, r2
 8001840:	ed83 7b00 	vstr	d7, [r3]
		  for(uint8_t x = 0;x<NUM_OF_CHANNELS;x++)
 8001844:	7bbb      	ldrb	r3, [r7, #14]
 8001846:	3301      	adds	r3, #1
 8001848:	73bb      	strb	r3, [r7, #14]
 800184a:	7bbb      	ldrb	r3, [r7, #14]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d9c1      	bls.n	80017d4 <main+0x180>
		  }
		  ADC_CALC_AVG_FLAG=0;
 8001850:	4b37      	ldr	r3, [pc, #220]	@ (8001930 <main+0x2dc>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
		  if(!LCD_SHOW_TYPE)
 8001856:	4b3c      	ldr	r3, [pc, #240]	@ (8001948 <main+0x2f4>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d10c      	bne.n	800187a <main+0x226>
		  {
			  LUX_Difference = LUX_Values[0]-LUX_Values[1];
 8001860:	4b38      	ldr	r3, [pc, #224]	@ (8001944 <main+0x2f0>)
 8001862:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001866:	4b37      	ldr	r3, [pc, #220]	@ (8001944 <main+0x2f0>)
 8001868:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800186c:	f7fe fd14 	bl	8000298 <__aeabi_dsub>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4935      	ldr	r1, [pc, #212]	@ (800194c <main+0x2f8>)
 8001876:	e9c1 2300 	strd	r2, r3, [r1]
		  }
	  }
	  if(UART_UPDATE_FLAG && !ADC_CALC_AVG_FLAG)
 800187a:	4b35      	ldr	r3, [pc, #212]	@ (8001950 <main+0x2fc>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 8089 	beq.w	8001998 <main+0x344>
 8001886:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <main+0x2dc>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	f040 8083 	bne.w	8001998 <main+0x344>
	  {
		  if(LCD_SHOW_TYPE)
 8001892:	4b2d      	ldr	r3, [pc, #180]	@ (8001948 <main+0x2f4>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	d063      	beq.n	8001964 <main+0x310>
		  {
			  sprintf(UART_data, "CH1 value = %1.2f at %d ms\r\n",LUX_Values[0],(int)HAL_GetTick());
 800189c:	4b29      	ldr	r3, [pc, #164]	@ (8001944 <main+0x2f0>)
 800189e:	e9d3 4500 	ldrd	r4, r5, [r3]
 80018a2:	f000 fe37 	bl	8002514 <HAL_GetTick>
 80018a6:	4603      	mov	r3, r0
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	4622      	mov	r2, r4
 80018ac:	462b      	mov	r3, r5
 80018ae:	4929      	ldr	r1, [pc, #164]	@ (8001954 <main+0x300>)
 80018b0:	4829      	ldr	r0, [pc, #164]	@ (8001958 <main+0x304>)
 80018b2:	f006 fa53 	bl	8007d5c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 80018b6:	4828      	ldr	r0, [pc, #160]	@ (8001958 <main+0x304>)
 80018b8:	f7fe fce2 	bl	8000280 <strlen>
 80018bc:	4603      	mov	r3, r0
 80018be:	b29a      	uxth	r2, r3
 80018c0:	2364      	movs	r3, #100	@ 0x64
 80018c2:	4925      	ldr	r1, [pc, #148]	@ (8001958 <main+0x304>)
 80018c4:	4825      	ldr	r0, [pc, #148]	@ (800195c <main+0x308>)
 80018c6:	f004 fdf9 	bl	80064bc <HAL_UART_Transmit>
			  sprintf(UART_data, "CH2 value = %1.2f at %d ms\r\n",LUX_Values[1],(int)HAL_GetTick());
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <main+0x2f0>)
 80018cc:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80018d0:	f000 fe20 	bl	8002514 <HAL_GetTick>
 80018d4:	4603      	mov	r3, r0
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	4622      	mov	r2, r4
 80018da:	462b      	mov	r3, r5
 80018dc:	4920      	ldr	r1, [pc, #128]	@ (8001960 <main+0x30c>)
 80018de:	481e      	ldr	r0, [pc, #120]	@ (8001958 <main+0x304>)
 80018e0:	f006 fa3c 	bl	8007d5c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 80018e4:	481c      	ldr	r0, [pc, #112]	@ (8001958 <main+0x304>)
 80018e6:	f7fe fccb 	bl	8000280 <strlen>
 80018ea:	4603      	mov	r3, r0
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	2364      	movs	r3, #100	@ 0x64
 80018f0:	4919      	ldr	r1, [pc, #100]	@ (8001958 <main+0x304>)
 80018f2:	481a      	ldr	r0, [pc, #104]	@ (800195c <main+0x308>)
 80018f4:	f004 fde2 	bl	80064bc <HAL_UART_Transmit>
			  UART_UPDATE_FLAG = 0;
 80018f8:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <main+0x2fc>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
 80018fe:	e04b      	b.n	8001998 <main+0x344>
 8001900:	20000238 	.word	0x20000238
 8001904:	0800b5f8 	.word	0x0800b5f8
 8001908:	20000004 	.word	0x20000004
 800190c:	0800b608 	.word	0x0800b608
 8001910:	20000024 	.word	0x20000024
 8001914:	20000518 	.word	0x20000518
 8001918:	200002e8 	.word	0x200002e8
 800191c:	0800b614 	.word	0x0800b614
 8001920:	20000578 	.word	0x20000578
 8001924:	0800b620 	.word	0x0800b620
 8001928:	2000052c 	.word	0x2000052c
 800192c:	0800b630 	.word	0x0800b630
 8001930:	2000051b 	.word	0x2000051b
 8001934:	aaaaaaab 	.word	0xaaaaaaab
 8001938:	cccccccd 	.word	0xcccccccd
 800193c:	3a53406b 	.word	0x3a53406b
 8001940:	200004c8 	.word	0x200004c8
 8001944:	200004d8 	.word	0x200004d8
 8001948:	20000000 	.word	0x20000000
 800194c:	200004e8 	.word	0x200004e8
 8001950:	2000051a 	.word	0x2000051a
 8001954:	0800b640 	.word	0x0800b640
 8001958:	200004f0 	.word	0x200004f0
 800195c:	2000064c 	.word	0x2000064c
 8001960:	0800b660 	.word	0x0800b660
		  }
		  else
		  {
			  sprintf(UART_data, "CH1-CH2 value = %1.2f at %d ms\r\n",LUX_Difference,(int)HAL_GetTick());
 8001964:	4b47      	ldr	r3, [pc, #284]	@ (8001a84 <main+0x430>)
 8001966:	e9d3 4500 	ldrd	r4, r5, [r3]
 800196a:	f000 fdd3 	bl	8002514 <HAL_GetTick>
 800196e:	4603      	mov	r3, r0
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	4622      	mov	r2, r4
 8001974:	462b      	mov	r3, r5
 8001976:	4944      	ldr	r1, [pc, #272]	@ (8001a88 <main+0x434>)
 8001978:	4844      	ldr	r0, [pc, #272]	@ (8001a8c <main+0x438>)
 800197a:	f006 f9ef 	bl	8007d5c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)UART_data, strlen(UART_data), 100);
 800197e:	4843      	ldr	r0, [pc, #268]	@ (8001a8c <main+0x438>)
 8001980:	f7fe fc7e 	bl	8000280 <strlen>
 8001984:	4603      	mov	r3, r0
 8001986:	b29a      	uxth	r2, r3
 8001988:	2364      	movs	r3, #100	@ 0x64
 800198a:	4940      	ldr	r1, [pc, #256]	@ (8001a8c <main+0x438>)
 800198c:	4840      	ldr	r0, [pc, #256]	@ (8001a90 <main+0x43c>)
 800198e:	f004 fd95 	bl	80064bc <HAL_UART_Transmit>
			  UART_UPDATE_FLAG = 0;
 8001992:	4b40      	ldr	r3, [pc, #256]	@ (8001a94 <main+0x440>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if(LCD_SHOW_FLAG && !ADC_CALC_AVG_FLAG)
 8001998:	4b3f      	ldr	r3, [pc, #252]	@ (8001a98 <main+0x444>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f43f aeeb 	beq.w	800177a <main+0x126>
 80019a4:	4b3d      	ldr	r3, [pc, #244]	@ (8001a9c <main+0x448>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f47f aee5 	bne.w	800177a <main+0x126>
	  {
		  if(LCD_SHOW_TYPE)
 80019b0:	4b3b      	ldr	r3, [pc, #236]	@ (8001aa0 <main+0x44c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d01e      	beq.n	80019f8 <main+0x3a4>
		  {
			  sprintf((char*)LCD_top_text,"CH1=%1.1f lx    ",LUX_Values[0]);
 80019ba:	4b3a      	ldr	r3, [pc, #232]	@ (8001aa4 <main+0x450>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	4939      	ldr	r1, [pc, #228]	@ (8001aa8 <main+0x454>)
 80019c2:	483a      	ldr	r0, [pc, #232]	@ (8001aac <main+0x458>)
 80019c4:	f006 f9ca 	bl	8007d5c <siprintf>
			  LCD_SEND_COMMAND(LCD_RETURN_HOME);
 80019c8:	2002      	movs	r0, #2
 80019ca:	f7ff fb83 	bl	80010d4 <LCD_SEND_COMMAND>
			  LCD_SEND_STR((char*)LCD_top_text, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	4836      	ldr	r0, [pc, #216]	@ (8001aac <main+0x458>)
 80019d4:	f7ff fc0a 	bl	80011ec <LCD_SEND_STR>
			  sprintf((char*)LCD_bottom_text,"CH2=%1.1f lx    ",LUX_Values[1]);
 80019d8:	4b32      	ldr	r3, [pc, #200]	@ (8001aa4 <main+0x450>)
 80019da:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80019de:	4934      	ldr	r1, [pc, #208]	@ (8001ab0 <main+0x45c>)
 80019e0:	4834      	ldr	r0, [pc, #208]	@ (8001ab4 <main+0x460>)
 80019e2:	f006 f9bb 	bl	8007d5c <siprintf>
			  LCD_SEND_STR((char*)LCD_bottom_text, 0, 1);
 80019e6:	2201      	movs	r2, #1
 80019e8:	2100      	movs	r1, #0
 80019ea:	4832      	ldr	r0, [pc, #200]	@ (8001ab4 <main+0x460>)
 80019ec:	f7ff fbfe 	bl	80011ec <LCD_SEND_STR>
			  LCD_SHOW_FLAG = 0;
 80019f0:	4b29      	ldr	r3, [pc, #164]	@ (8001a98 <main+0x444>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e6c0      	b.n	800177a <main+0x126>
		  }
		  else
		  {
			  if(LCD_CLEAR_ONCE)
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <main+0x464>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d026      	beq.n	8001a50 <main+0x3fc>
			  {
				  LCD_CLEAR_DRAM();
 8001a02:	f7ff fbb2 	bl	800116a <LCD_CLEAR_DRAM>
				  LCD_CLEAR_ONCE = 0;
 8001a06:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <main+0x464>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
				  sprintf((char*)LCD_top_text,"DIFFERENCE");
 8001a0c:	492b      	ldr	r1, [pc, #172]	@ (8001abc <main+0x468>)
 8001a0e:	4827      	ldr	r0, [pc, #156]	@ (8001aac <main+0x458>)
 8001a10:	f006 f9a4 	bl	8007d5c <siprintf>
				  LCD_SEND_STR((char*)LCD_top_text, 3, 0);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2103      	movs	r1, #3
 8001a18:	4824      	ldr	r0, [pc, #144]	@ (8001aac <main+0x458>)
 8001a1a:	f7ff fbe7 	bl	80011ec <LCD_SEND_STR>
				  sprintf((char*)LCD_bottom_text,"%1.1f lx",LUX_Difference);
 8001a1e:	4b19      	ldr	r3, [pc, #100]	@ (8001a84 <main+0x430>)
 8001a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a24:	4926      	ldr	r1, [pc, #152]	@ (8001ac0 <main+0x46c>)
 8001a26:	4823      	ldr	r0, [pc, #140]	@ (8001ab4 <main+0x460>)
 8001a28:	f006 f998 	bl	8007d5c <siprintf>
				  LCD_SEND_STR((char*)LCD_bottom_text, ((16-(int)strlen(LCD_bottom_text))/2), 1);
 8001a2c:	4821      	ldr	r0, [pc, #132]	@ (8001ab4 <main+0x460>)
 8001a2e:	f7fe fc27 	bl	8000280 <strlen>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f1c3 0310 	rsb	r3, r3, #16
 8001a38:	0fda      	lsrs	r2, r3, #31
 8001a3a:	4413      	add	r3, r2
 8001a3c:	105b      	asrs	r3, r3, #1
 8001a3e:	2201      	movs	r2, #1
 8001a40:	4619      	mov	r1, r3
 8001a42:	481c      	ldr	r0, [pc, #112]	@ (8001ab4 <main+0x460>)
 8001a44:	f7ff fbd2 	bl	80011ec <LCD_SEND_STR>
				  LCD_SHOW_FLAG = 0;
 8001a48:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <main+0x444>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
 8001a4e:	e694      	b.n	800177a <main+0x126>
			  }
			  else
			  {
				  sprintf((char*)LCD_bottom_text,"   %1.1f lx   ",LUX_Difference);
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <main+0x430>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	491b      	ldr	r1, [pc, #108]	@ (8001ac4 <main+0x470>)
 8001a58:	4816      	ldr	r0, [pc, #88]	@ (8001ab4 <main+0x460>)
 8001a5a:	f006 f97f 	bl	8007d5c <siprintf>
				  LCD_SEND_STR((char*)LCD_bottom_text, ((16-(int)strlen(LCD_bottom_text))/2), 1);
 8001a5e:	4815      	ldr	r0, [pc, #84]	@ (8001ab4 <main+0x460>)
 8001a60:	f7fe fc0e 	bl	8000280 <strlen>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f1c3 0310 	rsb	r3, r3, #16
 8001a6a:	0fda      	lsrs	r2, r3, #31
 8001a6c:	4413      	add	r3, r2
 8001a6e:	105b      	asrs	r3, r3, #1
 8001a70:	2201      	movs	r2, #1
 8001a72:	4619      	mov	r1, r3
 8001a74:	480f      	ldr	r0, [pc, #60]	@ (8001ab4 <main+0x460>)
 8001a76:	f7ff fbb9 	bl	80011ec <LCD_SEND_STR>
				  LCD_SHOW_FLAG = 0;
 8001a7a:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <main+0x444>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
	  if(ADC_CALC_AVG_FLAG)
 8001a80:	e67b      	b.n	800177a <main+0x126>
 8001a82:	bf00      	nop
 8001a84:	200004e8 	.word	0x200004e8
 8001a88:	0800b680 	.word	0x0800b680
 8001a8c:	200004f0 	.word	0x200004f0
 8001a90:	2000064c 	.word	0x2000064c
 8001a94:	2000051a 	.word	0x2000051a
 8001a98:	20000519 	.word	0x20000519
 8001a9c:	2000051b 	.word	0x2000051b
 8001aa0:	20000000 	.word	0x20000000
 8001aa4:	200004d8 	.word	0x200004d8
 8001aa8:	0800b6a4 	.word	0x0800b6a4
 8001aac:	20000004 	.word	0x20000004
 8001ab0:	0800b6b8 	.word	0x0800b6b8
 8001ab4:	20000024 	.word	0x20000024
 8001ab8:	2000051c 	.word	0x2000051c
 8001abc:	0800b6cc 	.word	0x0800b6cc
 8001ac0:	0800b6d8 	.word	0x0800b6d8
 8001ac4:	0800b6e4 	.word	0x0800b6e4

08001ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b096      	sub	sp, #88	@ 0x58
 8001acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	2244      	movs	r2, #68	@ 0x44
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f006 f9a5 	bl	8007e26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001adc:	463b      	mov	r3, r7
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001aea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001aee:	f002 fe0b 	bl	8004708 <HAL_PWREx_ControlVoltageScaling>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001af8:	f000 f93a 	bl	8001d70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001afc:	2302      	movs	r3, #2
 8001afe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b04:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001b06:	2340      	movs	r3, #64	@ 0x40
 8001b08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b12:	2301      	movs	r3, #1
 8001b14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b16:	230a      	movs	r3, #10
 8001b18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b1a:	2307      	movs	r3, #7
 8001b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8001b22:	2308      	movs	r3, #8
 8001b24:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f002 fe42 	bl	80047b4 <HAL_RCC_OscConfig>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001b36:	f000 f91b 	bl	8001d70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b3a:	230f      	movs	r3, #15
 8001b3c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b4e:	463b      	mov	r3, r7
 8001b50:	2101      	movs	r1, #1
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 fa42 	bl	8004fdc <HAL_RCC_ClockConfig>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b5e:	f000 f907 	bl	8001d70 <Error_Handler>
  }
}
 8001b62:	bf00      	nop
 8001b64:	3758      	adds	r7, #88	@ 0x58
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	0000      	movs	r0, r0
 8001b6c:	0000      	movs	r0, r0
	...

08001b70 <Voltage_to_lux>:
//	{
//
//	}

	double Voltage_to_lux(float Vadc)
	{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	ed87 0a01 	vstr	s0, [r7, #4]
		// Vdda maitinimas operacinio Vadc nuskaityta isejimo reiksme
		volatile  double Current=0;
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 0300 	mov.w	r3, #0
 8001b82:	e9c7 2302 	strd	r2, r3, [r7, #8]
		static double LUX=0;

		//GAIN RES 820 k DIODE_COEF 2.5 e9, galima rodiklius suprastinti per 3
		Current = Vadc/GAIN_RESISTANCE;
 8001b86:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b8a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001be0 <Voltage_to_lux+0x70>
 8001b8e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b92:	ee16 0a90 	vmov	r0, s13
 8001b96:	f7fe fcdf 	bl	8000558 <__aeabi_f2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		LUX = (double)(DIODE_coefficient*Current);
 8001ba2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ba6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001bd8 <Voltage_to_lux+0x68>)
 8001ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bac:	f7fe fd2c 	bl	8000608 <__aeabi_dmul>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	490b      	ldr	r1, [pc, #44]	@ (8001be4 <Voltage_to_lux+0x74>)
 8001bb6:	e9c1 2300 	strd	r2, r3, [r1]
		return LUX;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <Voltage_to_lux+0x74>)
 8001bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc0:	ec43 2b17 	vmov	d7, r2, r3
	}
 8001bc4:	eeb0 0a47 	vmov.f32	s0, s14
 8001bc8:	eef0 0a67 	vmov.f32	s1, s15
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	f3af 8000 	nop.w
 8001bd8:	00000000 	.word	0x00000000
 8001bdc:	414312d0 	.word	0x414312d0
 8001be0:	444d0000 	.word	0x444d0000
 8001be4:	20000520 	.word	0x20000520

08001be8 <DELAY_US>:

	void DELAY_US(uint16_t TIME_US)
	{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	80fb      	strh	r3, [r7, #6]
	    uint32_t old_timer_value = TIM6->CNT;
 8001bf2:	4b13      	ldr	r3, [pc, #76]	@ (8001c40 <DELAY_US+0x58>)
 8001bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf6:	60fb      	str	r3, [r7, #12]
	    uint32_t target_time = (old_timer_value + TIME_US) % (TIM6->ARR + 1);
 8001bf8:	88fa      	ldrh	r2, [r7, #6]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a10      	ldr	r2, [pc, #64]	@ (8001c40 <DELAY_US+0x58>)
 8001c00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c02:	3201      	adds	r2, #1
 8001c04:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c08:	fb01 f202 	mul.w	r2, r1, r2
 8001c0c:	1a9b      	subs	r3, r3, r2
 8001c0e:	60bb      	str	r3, [r7, #8]

	    if (target_time < old_timer_value)  // Handle timer overflow
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d205      	bcs.n	8001c24 <DELAY_US+0x3c>
	    {
	        while (TIM6->CNT >= old_timer_value);  // Wait for overflow
 8001c18:	bf00      	nop
 8001c1a:	4b09      	ldr	r3, [pc, #36]	@ (8001c40 <DELAY_US+0x58>)
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d9fa      	bls.n	8001c1a <DELAY_US+0x32>
	    }

	    while (TIM6->CNT < target_time);  // Wait until target time is reached
 8001c24:	bf00      	nop
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <DELAY_US+0x58>)
 8001c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d8fa      	bhi.n	8001c26 <DELAY_US+0x3e>
	}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40001000 	.word	0x40001000

08001c44 <HAL_TIM_PeriodElapsedCallback>:
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	if(htim == &htim15)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a17      	ldr	r2, [pc, #92]	@ (8001cac <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d124      	bne.n	8001c9e <HAL_TIM_PeriodElapsedCallback+0x5a>
	{
		UART_UPDATE_FLAG = 1;
 8001c54:	4b16      	ldr	r3, [pc, #88]	@ (8001cb0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
		ADC_CALC_AVG_FLAG = 1;
 8001c5a:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
		if(LCD_Delay_cnt<LCD_UPDATE_CNT) LCD_Delay_cnt++;
 8001c60:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b09      	cmp	r3, #9
 8001c68:	d807      	bhi.n	8001c7a <HAL_TIM_PeriodElapsedCallback+0x36>
 8001c6a:	4b13      	ldr	r3, [pc, #76]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	3301      	adds	r3, #1
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	4b10      	ldr	r3, [pc, #64]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c76:	701a      	strb	r2, [r3, #0]
		{
			LCD_Delay_cnt %=LCD_UPDATE_CNT;
			LCD_SHOW_FLAG = 1;
		}
	}
	}
 8001c78:	e011      	b.n	8001c9e <HAL_TIM_PeriodElapsedCallback+0x5a>
			LCD_Delay_cnt %=LCD_UPDATE_CNT;
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001c82:	fba3 1302 	umull	r1, r3, r3, r2
 8001c86:	08d9      	lsrs	r1, r3, #3
 8001c88:	460b      	mov	r3, r1
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001c96:	701a      	strb	r2, [r3, #0]
			LCD_SHOW_FLAG = 1;
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
	}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000578 	.word	0x20000578
 8001cb0:	2000051a 	.word	0x2000051a
 8001cb4:	2000051b 	.word	0x2000051b
 8001cb8:	2000051d 	.word	0x2000051d
 8001cbc:	cccccccd 	.word	0xcccccccd
 8001cc0:	20000519 	.word	0x20000519

08001cc4 <HAL_GPIO_EXTI_Callback>:
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == B1_Pin)
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001cd4:	d117      	bne.n	8001d06 <HAL_GPIO_EXTI_Callback+0x42>
		{
			LCD_SHOW_FLAG = 1;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	701a      	strb	r2, [r3, #0]
			ADC_CALC_AVG_FLAG = 1;
 8001cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d54 <HAL_GPIO_EXTI_Callback+0x90>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	701a      	strb	r2, [r3, #0]
			UART_UPDATE_FLAG = 1;
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d58 <HAL_GPIO_EXTI_Callback+0x94>)
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	701a      	strb	r2, [r3, #0]
			LCD_CLEAR_ONCE = 1;
 8001ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <HAL_GPIO_EXTI_Callback+0x98>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
			if(LCD_SHOW_TYPE) LCD_SHOW_TYPE = SHOW_DIFFERENCE;
 8001cee:	4b1c      	ldr	r3, [pc, #112]	@ (8001d60 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_EXTI_Callback+0x3c>
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
 8001cfe:	e002      	b.n	8001d06 <HAL_GPIO_EXTI_Callback+0x42>
			else LCD_SHOW_TYPE = SHOW_ABSOLUTE;
 8001d00:	4b17      	ldr	r3, [pc, #92]	@ (8001d60 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
		}
		for(uint8_t x = 0;x<UART_BUFFER_SIZE;x++)
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e006      	b.n	8001d1a <HAL_GPIO_EXTI_Callback+0x56>
		{
			UART_data[x] = '\0';
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	4a15      	ldr	r2, [pc, #84]	@ (8001d64 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001d10:	2100      	movs	r1, #0
 8001d12:	54d1      	strb	r1, [r2, r3]
		for(uint8_t x = 0;x<UART_BUFFER_SIZE;x++)
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	3301      	adds	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	2b27      	cmp	r3, #39	@ 0x27
 8001d1e:	d9f5      	bls.n	8001d0c <HAL_GPIO_EXTI_Callback+0x48>
		}
		for(uint8_t x = 0;x<LCD_BUFFER_SIZE;x++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	73bb      	strb	r3, [r7, #14]
 8001d24:	e00a      	b.n	8001d3c <HAL_GPIO_EXTI_Callback+0x78>
		{
			LCD_top_text[x] = ' ';
 8001d26:	7bbb      	ldrb	r3, [r7, #14]
 8001d28:	4a0f      	ldr	r2, [pc, #60]	@ (8001d68 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001d2a:	2120      	movs	r1, #32
 8001d2c:	54d1      	strb	r1, [r2, r3]
			LCD_bottom_text[x] = ' ';
 8001d2e:	7bbb      	ldrb	r3, [r7, #14]
 8001d30:	4a0e      	ldr	r2, [pc, #56]	@ (8001d6c <HAL_GPIO_EXTI_Callback+0xa8>)
 8001d32:	2120      	movs	r1, #32
 8001d34:	54d1      	strb	r1, [r2, r3]
		for(uint8_t x = 0;x<LCD_BUFFER_SIZE;x++)
 8001d36:	7bbb      	ldrb	r3, [r7, #14]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	73bb      	strb	r3, [r7, #14]
 8001d3c:	7bbb      	ldrb	r3, [r7, #14]
 8001d3e:	2b1f      	cmp	r3, #31
 8001d40:	d9f1      	bls.n	8001d26 <HAL_GPIO_EXTI_Callback+0x62>
		}
	}
 8001d42:	bf00      	nop
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	20000519 	.word	0x20000519
 8001d54:	2000051b 	.word	0x2000051b
 8001d58:	2000051a 	.word	0x2000051a
 8001d5c:	2000051c 	.word	0x2000051c
 8001d60:	20000000 	.word	0x20000000
 8001d64:	200004f0 	.word	0x200004f0
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000024 	.word	0x20000024

08001d70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	LCD_Init();
 8001d74:	f7ff fa1e 	bl	80011b4 <LCD_Init>
	HAL_Delay(2);
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f000 fbd7 	bl	800252c <HAL_Delay>
	LCD_SEND_STR(LCD_top_text,0,0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2100      	movs	r1, #0
 8001d82:	4809      	ldr	r0, [pc, #36]	@ (8001da8 <Error_Handler+0x38>)
 8001d84:	f7ff fa32 	bl	80011ec <LCD_SEND_STR>
	LCD_SEND_STR(LCD_bottom_text,0,1);
 8001d88:	2201      	movs	r2, #1
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4807      	ldr	r0, [pc, #28]	@ (8001dac <Error_Handler+0x3c>)
 8001d8e:	f7ff fa2d 	bl	80011ec <LCD_SEND_STR>
	while (1)
	{
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001d92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d96:	4806      	ldr	r0, [pc, #24]	@ (8001db0 <Error_Handler+0x40>)
 8001d98:	f002 fc76 	bl	8004688 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8001d9c:	20c8      	movs	r0, #200	@ 0xc8
 8001d9e:	f000 fbc5 	bl	800252c <HAL_Delay>
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001da2:	bf00      	nop
 8001da4:	e7f5      	b.n	8001d92 <Error_Handler+0x22>
 8001da6:	bf00      	nop
 8001da8:	20000004 	.word	0x20000004
 8001dac:	20000024 	.word	0x20000024
 8001db0:	48000400 	.word	0x48000400

08001db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <HAL_MspInit+0x44>)
 8001dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8001df8 <HAL_MspInit+0x44>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <HAL_MspInit+0x44>)
 8001dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <HAL_MspInit+0x44>)
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	4a08      	ldr	r2, [pc, #32]	@ (8001df8 <HAL_MspInit+0x44>)
 8001dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_MspInit+0x44>)
 8001de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	603b      	str	r3, [r7, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000

08001dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <NMI_Handler+0x4>

08001e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <HardFault_Handler+0x4>

08001e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <MemManage_Handler+0x4>

08001e14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <BusFault_Handler+0x4>

08001e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <UsageFault_Handler+0x4>

08001e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e52:	f000 fb4b 	bl	80024ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e60:	4802      	ldr	r0, [pc, #8]	@ (8001e6c <DMA1_Channel1_IRQHandler+0x10>)
 8001e62:	f002 f99f 	bl	80041a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	200002a0 	.word	0x200002a0

08001e70 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e74:	4802      	ldr	r0, [pc, #8]	@ (8001e80 <ADC1_IRQHandler+0x10>)
 8001e76:	f000 ff5b 	bl	8002d30 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000238 	.word	0x20000238

08001e84 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8001e88:	4802      	ldr	r0, [pc, #8]	@ (8001e94 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001e8a:	f003 ff31 	bl	8005cf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000578 	.word	0x20000578

08001e98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001e9c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ea0:	f002 fc0c 	bl	80046bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ea4:	bf00      	nop
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return 1;
 8001eac:	2301      	movs	r3, #1
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_kill>:

int _kill(int pid, int sig)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ec2:	f006 f803 	bl	8007ecc <__errno>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2216      	movs	r2, #22
 8001eca:	601a      	str	r2, [r3, #0]
  return -1;
 8001ecc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <_exit>:

void _exit (int status)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f7ff ffe7 	bl	8001eb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eea:	bf00      	nop
 8001eec:	e7fd      	b.n	8001eea <_exit+0x12>

08001eee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e00a      	b.n	8001f16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f00:	f3af 8000 	nop.w
 8001f04:	4601      	mov	r1, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	1c5a      	adds	r2, r3, #1
 8001f0a:	60ba      	str	r2, [r7, #8]
 8001f0c:	b2ca      	uxtb	r2, r1
 8001f0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3301      	adds	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dbf0      	blt.n	8001f00 <_read+0x12>
  }

  return len;
 8001f1e:	687b      	ldr	r3, [r7, #4]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e009      	b.n	8001f4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	60ba      	str	r2, [r7, #8]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	dbf1      	blt.n	8001f3a <_write+0x12>
  }
  return len;
 8001f56:	687b      	ldr	r3, [r7, #4]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <_close>:

int _close(int file)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f88:	605a      	str	r2, [r3, #4]
  return 0;
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <_isatty>:

int _isatty(int file)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fa0:	2301      	movs	r3, #1
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b085      	sub	sp, #20
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	60f8      	str	r0, [r7, #12]
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fd0:	4a14      	ldr	r2, [pc, #80]	@ (8002024 <_sbrk+0x5c>)
 8001fd2:	4b15      	ldr	r3, [pc, #84]	@ (8002028 <_sbrk+0x60>)
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fdc:	4b13      	ldr	r3, [pc, #76]	@ (800202c <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d102      	bne.n	8001fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <_sbrk+0x64>)
 8001fe6:	4a12      	ldr	r2, [pc, #72]	@ (8002030 <_sbrk+0x68>)
 8001fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fea:	4b10      	ldr	r3, [pc, #64]	@ (800202c <_sbrk+0x64>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d207      	bcs.n	8002008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff8:	f005 ff68 	bl	8007ecc <__errno>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	220c      	movs	r2, #12
 8002000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	e009      	b.n	800201c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002008:	4b08      	ldr	r3, [pc, #32]	@ (800202c <_sbrk+0x64>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800200e:	4b07      	ldr	r3, [pc, #28]	@ (800202c <_sbrk+0x64>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	4a05      	ldr	r2, [pc, #20]	@ (800202c <_sbrk+0x64>)
 8002018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800201a:	68fb      	ldr	r3, [r7, #12]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20028000 	.word	0x20028000
 8002028:	00000400 	.word	0x00000400
 800202c:	20000528 	.word	0x20000528
 8002030:	20000828 	.word	0x20000828

08002034 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002038:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <SystemInit+0x20>)
 800203a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800203e:	4a05      	ldr	r2, [pc, #20]	@ (8002054 <SystemInit+0x20>)
 8002040:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002044:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim15;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <MX_TIM6_Init+0x64>)
 800206a:	4a15      	ldr	r2, [pc, #84]	@ (80020c0 <MX_TIM6_Init+0x68>)
 800206c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 20-1;
 800206e:	4b13      	ldr	r3, [pc, #76]	@ (80020bc <MX_TIM6_Init+0x64>)
 8002070:	2213      	movs	r2, #19
 8002072:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <MX_TIM6_Init+0x64>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2500-1;
 800207a:	4b10      	ldr	r3, [pc, #64]	@ (80020bc <MX_TIM6_Init+0x64>)
 800207c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8002080:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002082:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <MX_TIM6_Init+0x64>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002088:	480c      	ldr	r0, [pc, #48]	@ (80020bc <MX_TIM6_Init+0x64>)
 800208a:	f003 fd29 	bl	8005ae0 <HAL_TIM_Base_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002094:	f7ff fe6c 	bl	8001d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002098:	2320      	movs	r3, #32
 800209a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	4619      	mov	r1, r3
 80020a4:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_TIM6_Init+0x64>)
 80020a6:	f004 f92f 	bl	8006308 <HAL_TIMEx_MasterConfigSynchronization>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80020b0:	f7ff fe5e 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000052c 	.word	0x2000052c
 80020c0:	40001000 	.word	0x40001000

080020c4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ca:	f107 0310 	add.w	r3, r7, #16
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80020e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002160 <MX_TIM15_Init+0x9c>)
 80020e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002164 <MX_TIM15_Init+0xa0>)
 80020e6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2000-1;
 80020e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002160 <MX_TIM15_Init+0x9c>)
 80020ea:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80020ee:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002160 <MX_TIM15_Init+0x9c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2000-1;
 80020f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002160 <MX_TIM15_Init+0x9c>)
 80020f8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80020fc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fe:	4b18      	ldr	r3, [pc, #96]	@ (8002160 <MX_TIM15_Init+0x9c>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002104:	4b16      	ldr	r3, [pc, #88]	@ (8002160 <MX_TIM15_Init+0x9c>)
 8002106:	2200      	movs	r2, #0
 8002108:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210a:	4b15      	ldr	r3, [pc, #84]	@ (8002160 <MX_TIM15_Init+0x9c>)
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002110:	4813      	ldr	r0, [pc, #76]	@ (8002160 <MX_TIM15_Init+0x9c>)
 8002112:	f003 fce5 	bl	8005ae0 <HAL_TIM_Base_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 800211c:	f7ff fe28 	bl	8001d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002120:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002124:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002126:	f107 0310 	add.w	r3, r7, #16
 800212a:	4619      	mov	r1, r3
 800212c:	480c      	ldr	r0, [pc, #48]	@ (8002160 <MX_TIM15_Init+0x9c>)
 800212e:	f003 fee6 	bl	8005efe <HAL_TIM_ConfigClockSource>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8002138:	f7ff fe1a 	bl	8001d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800213c:	2300      	movs	r3, #0
 800213e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	4619      	mov	r1, r3
 8002148:	4805      	ldr	r0, [pc, #20]	@ (8002160 <MX_TIM15_Init+0x9c>)
 800214a:	f004 f8dd 	bl	8006308 <HAL_TIMEx_MasterConfigSynchronization>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8002154:	f7ff fe0c 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002158:	bf00      	nop
 800215a:	3720      	adds	r7, #32
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000578 	.word	0x20000578
 8002164:	40014000 	.word	0x40014000

08002168 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a16      	ldr	r2, [pc, #88]	@ (80021d0 <HAL_TIM_Base_MspInit+0x68>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d10c      	bne.n	8002194 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 800217c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217e:	4a15      	ldr	r2, [pc, #84]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 8002180:	f043 0310 	orr.w	r3, r3, #16
 8002184:	6593      	str	r3, [r2, #88]	@ 0x58
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002192:	e018      	b.n	80021c6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a0f      	ldr	r2, [pc, #60]	@ (80021d8 <HAL_TIM_Base_MspInit+0x70>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d113      	bne.n	80021c6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800219e:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 80021a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a2:	4a0c      	ldr	r2, [pc, #48]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021aa:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <HAL_TIM_Base_MspInit+0x6c>)
 80021ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 2, 0);
 80021b6:	2200      	movs	r2, #0
 80021b8:	2102      	movs	r1, #2
 80021ba:	2018      	movs	r0, #24
 80021bc:	f001 fea3 	bl	8003f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80021c0:	2018      	movs	r0, #24
 80021c2:	f001 febc 	bl	8003f3e <HAL_NVIC_EnableIRQ>
}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40001000 	.word	0x40001000
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40014000 	.word	0x40014000

080021dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021e0:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 80021e2:	4a15      	ldr	r2, [pc, #84]	@ (8002238 <MX_USART1_UART_Init+0x5c>)
 80021e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021e6:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 80021e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002200:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 8002202:	220c      	movs	r2, #12
 8002204:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 8002208:	2200      	movs	r2, #0
 800220a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800220c:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 800220e:	2200      	movs	r2, #0
 8002210:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 8002214:	2200      	movs	r2, #0
 8002216:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 800221a:	2200      	movs	r2, #0
 800221c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800221e:	4805      	ldr	r0, [pc, #20]	@ (8002234 <MX_USART1_UART_Init+0x58>)
 8002220:	f004 f8fe 	bl	8006420 <HAL_UART_Init>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800222a:	f7ff fda1 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	200005c4 	.word	0x200005c4
 8002238:	40013800 	.word	0x40013800

0800223c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002240:	4b14      	ldr	r3, [pc, #80]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002242:	4a15      	ldr	r2, [pc, #84]	@ (8002298 <MX_USART2_UART_Init+0x5c>)
 8002244:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002246:	4b13      	ldr	r3, [pc, #76]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800224c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002250:	2200      	movs	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002260:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002262:	220c      	movs	r2, #12
 8002264:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002266:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002268:	2200      	movs	r2, #0
 800226a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800226c:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 800226e:	2200      	movs	r2, #0
 8002270:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002272:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002274:	2200      	movs	r2, #0
 8002276:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002278:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 800227a:	2200      	movs	r2, #0
 800227c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800227e:	4805      	ldr	r0, [pc, #20]	@ (8002294 <MX_USART2_UART_Init+0x58>)
 8002280:	f004 f8ce 	bl	8006420 <HAL_UART_Init>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800228a:	f7ff fd71 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	2000064c 	.word	0x2000064c
 8002298:	40004400 	.word	0x40004400

0800229c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b0a6      	sub	sp, #152	@ 0x98
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	2268      	movs	r2, #104	@ 0x68
 80022ba:	2100      	movs	r1, #0
 80022bc:	4618      	mov	r0, r3
 80022be:	f005 fdb2 	bl	8007e26 <memset>
  if(uartHandle->Instance==USART1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a43      	ldr	r2, [pc, #268]	@ (80023d4 <HAL_UART_MspInit+0x138>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d13d      	bne.n	8002348 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80022d0:	2300      	movs	r3, #0
 80022d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d4:	f107 031c 	add.w	r3, r7, #28
 80022d8:	4618      	mov	r0, r3
 80022da:	f003 f8a3 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022e4:	f7ff fd44 	bl	8001d70 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022e8:	4b3b      	ldr	r3, [pc, #236]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 80022ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ec:	4a3a      	ldr	r2, [pc, #232]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 80022ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80022f4:	4b38      	ldr	r3, [pc, #224]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 80022f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022fc:	61bb      	str	r3, [r7, #24]
 80022fe:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002300:	4b35      	ldr	r3, [pc, #212]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002304:	4a34      	ldr	r2, [pc, #208]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800230c:	4b32      	ldr	r3, [pc, #200]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 800230e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002318:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800231c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002320:	2302      	movs	r3, #2
 8002322:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232c:	2303      	movs	r3, #3
 800232e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002332:	2307      	movs	r3, #7
 8002334:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002338:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800233c:	4619      	mov	r1, r3
 800233e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002342:	f002 f80f 	bl	8004364 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002346:	e040      	b.n	80023ca <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a23      	ldr	r2, [pc, #140]	@ (80023dc <HAL_UART_MspInit+0x140>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d13b      	bne.n	80023ca <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002352:	2302      	movs	r3, #2
 8002354:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002356:	2300      	movs	r3, #0
 8002358:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235a:	f107 031c 	add.w	r3, r7, #28
 800235e:	4618      	mov	r0, r3
 8002360:	f003 f860 	bl	8005424 <HAL_RCCEx_PeriphCLKConfig>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_UART_MspInit+0xd2>
      Error_Handler();
 800236a:	f7ff fd01 	bl	8001d70 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800236e:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002372:	4a19      	ldr	r2, [pc, #100]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002378:	6593      	str	r3, [r2, #88]	@ 0x58
 800237a:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002386:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238a:	4a13      	ldr	r2, [pc, #76]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 800238c:	f043 0301 	orr.w	r3, r3, #1
 8002390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002392:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <HAL_UART_MspInit+0x13c>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800239e:	230c      	movs	r3, #12
 80023a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a4:	2302      	movs	r3, #2
 80023a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023b6:	2307      	movs	r3, #7
 80023b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80023c0:	4619      	mov	r1, r3
 80023c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023c6:	f001 ffcd 	bl	8004364 <HAL_GPIO_Init>
}
 80023ca:	bf00      	nop
 80023cc:	3798      	adds	r7, #152	@ 0x98
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40013800 	.word	0x40013800
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40004400 	.word	0x40004400

080023e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002418 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e4:	f7ff fe26 	bl	8002034 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e8:	480c      	ldr	r0, [pc, #48]	@ (800241c <LoopForever+0x6>)
  ldr r1, =_edata
 80023ea:	490d      	ldr	r1, [pc, #52]	@ (8002420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002424 <LoopForever+0xe>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002400:	4c0a      	ldr	r4, [pc, #40]	@ (800242c <LoopForever+0x16>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240e:	f005 fd63 	bl	8007ed8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002412:	f7ff f91f 	bl	8001654 <main>

08002416 <LoopForever>:

LoopForever:
    b LoopForever
 8002416:	e7fe      	b.n	8002416 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002418:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 800241c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002420:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8002424:	0800bb74 	.word	0x0800bb74
  ldr r2, =_sbss
 8002428:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 800242c:	20000824 	.word	0x20000824

08002430 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002430:	e7fe      	b.n	8002430 <CAN1_RX0_IRQHandler>
	...

08002434 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800243e:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <HAL_Init+0x3c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a0b      	ldr	r2, [pc, #44]	@ (8002470 <HAL_Init+0x3c>)
 8002444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002448:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800244a:	2003      	movs	r0, #3
 800244c:	f001 fd50 	bl	8003ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002450:	2000      	movs	r0, #0
 8002452:	f000 f80f 	bl	8002474 <HAL_InitTick>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d002      	beq.n	8002462 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	71fb      	strb	r3, [r7, #7]
 8002460:	e001      	b.n	8002466 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002462:	f7ff fca7 	bl	8001db4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002466:	79fb      	ldrb	r3, [r7, #7]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3708      	adds	r7, #8
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40022000 	.word	0x40022000

08002474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002480:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <HAL_InitTick+0x6c>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d023      	beq.n	80024d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002488:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <HAL_InitTick+0x70>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <HAL_InitTick+0x6c>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002496:	fbb3 f3f1 	udiv	r3, r3, r1
 800249a:	fbb2 f3f3 	udiv	r3, r2, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f001 fd5b 	bl	8003f5a <HAL_SYSTICK_Config>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10f      	bne.n	80024ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b0f      	cmp	r3, #15
 80024ae:	d809      	bhi.n	80024c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b0:	2200      	movs	r2, #0
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	f04f 30ff 	mov.w	r0, #4294967295
 80024b8:	f001 fd25 	bl	8003f06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024bc:	4a0a      	ldr	r2, [pc, #40]	@ (80024e8 <HAL_InitTick+0x74>)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	e007      	b.n	80024d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	e004      	b.n	80024d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	73fb      	strb	r3, [r7, #15]
 80024ce:	e001      	b.n	80024d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	2000004c 	.word	0x2000004c
 80024e4:	20000044 	.word	0x20000044
 80024e8:	20000048 	.word	0x20000048

080024ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024f0:	4b06      	ldr	r3, [pc, #24]	@ (800250c <HAL_IncTick+0x20>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <HAL_IncTick+0x24>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4413      	add	r3, r2
 80024fc:	4a04      	ldr	r2, [pc, #16]	@ (8002510 <HAL_IncTick+0x24>)
 80024fe:	6013      	str	r3, [r2, #0]
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	2000004c 	.word	0x2000004c
 8002510:	200006d4 	.word	0x200006d4

08002514 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return uwTick;
 8002518:	4b03      	ldr	r3, [pc, #12]	@ (8002528 <HAL_GetTick+0x14>)
 800251a:	681b      	ldr	r3, [r3, #0]
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	200006d4 	.word	0x200006d4

0800252c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff ffee 	bl	8002514 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d005      	beq.n	8002552 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002546:	4b0a      	ldr	r3, [pc, #40]	@ (8002570 <HAL_Delay+0x44>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4413      	add	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002552:	bf00      	nop
 8002554:	f7ff ffde 	bl	8002514 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	429a      	cmp	r2, r3
 8002562:	d8f7      	bhi.n	8002554 <HAL_Delay+0x28>
  {
  }
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2000004c 	.word	0x2000004c

08002574 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	609a      	str	r2, [r3, #8]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	609a      	str	r2, [r3, #8]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	3360      	adds	r3, #96	@ 0x60
 80025ee:	461a      	mov	r2, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b08      	ldr	r3, [pc, #32]	@ (8002620 <LL_ADC_SetOffset+0x44>)
 80025fe:	4013      	ands	r3, r2
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	4313      	orrs	r3, r2
 800260c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002614:	bf00      	nop
 8002616:	371c      	adds	r7, #28
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	03fff000 	.word	0x03fff000

08002624 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3360      	adds	r3, #96	@ 0x60
 8002632:	461a      	mov	r2, r3
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	3360      	adds	r3, #96	@ 0x60
 8002660:	461a      	mov	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	431a      	orrs	r2, r3
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800267a:	bf00      	nop
 800267c:	371c      	adds	r7, #28
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	615a      	str	r2, [r3, #20]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b087      	sub	sp, #28
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	60f8      	str	r0, [r7, #12]
 80026da:	60b9      	str	r1, [r7, #8]
 80026dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	3330      	adds	r3, #48	@ 0x30
 80026e2:	461a      	mov	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	4413      	add	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	211f      	movs	r1, #31
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	401a      	ands	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	0e9b      	lsrs	r3, r3, #26
 800270a:	f003 011f 	and.w	r1, r3, #31
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	f003 031f 	and.w	r3, r3, #31
 8002714:	fa01 f303 	lsl.w	r3, r1, r3
 8002718:	431a      	orrs	r2, r3
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002736:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3314      	adds	r3, #20
 8002760:	461a      	mov	r2, r3
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	0e5b      	lsrs	r3, r3, #25
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	4413      	add	r3, r2
 800276e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	0d1b      	lsrs	r3, r3, #20
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	2107      	movs	r1, #7
 800277e:	fa01 f303 	lsl.w	r3, r1, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	401a      	ands	r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	0d1b      	lsrs	r3, r3, #20
 800278a:	f003 031f 	and.w	r3, r3, #31
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	fa01 f303 	lsl.w	r3, r1, r3
 8002794:	431a      	orrs	r2, r3
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800279a:	bf00      	nop
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027c0:	43db      	mvns	r3, r3
 80027c2:	401a      	ands	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f003 0318 	and.w	r3, r3, #24
 80027ca:	4908      	ldr	r1, [pc, #32]	@ (80027ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80027cc:	40d9      	lsrs	r1, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	400b      	ands	r3, r1
 80027d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d6:	431a      	orrs	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	0007ffff 	.word	0x0007ffff

080027f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002800:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6093      	str	r3, [r2, #8]
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002824:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002828:	d101      	bne.n	800282e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800284c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002850:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002874:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002878:	d101      	bne.n	800287e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800289c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028c8:	f043 0202 	orr.w	r2, r3, #2
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <LL_ADC_IsEnabled+0x18>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <LL_ADC_IsEnabled+0x1a>
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b02      	cmp	r3, #2
 8002914:	d101      	bne.n	800291a <LL_ADC_IsDisableOngoing+0x18>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <LL_ADC_IsDisableOngoing+0x1a>
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002938:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800293c:	f043 0204 	orr.w	r2, r3, #4
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	d101      	bne.n	8002968 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b08      	cmp	r3, #8
 8002988:	d101      	bne.n	800298e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029a4:	2300      	movs	r3, #0
 80029a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e129      	b.n	8002c0a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d109      	bne.n	80029d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7fe fcd1 	bl	800136c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff19 	bl	8002814 <LL_ADC_IsDeepPowerDownEnabled>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d004      	beq.n	80029f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff feff 	bl	80027f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff ff34 	bl	8002864 <LL_ADC_IsInternalRegulatorEnabled>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d115      	bne.n	8002a2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff ff18 	bl	800283c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a0c:	4b81      	ldr	r3, [pc, #516]	@ (8002c14 <HAL_ADC_Init+0x278>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	099b      	lsrs	r3, r3, #6
 8002a12:	4a81      	ldr	r2, [pc, #516]	@ (8002c18 <HAL_ADC_Init+0x27c>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	099b      	lsrs	r3, r3, #6
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a20:	e002      	b.n	8002a28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f9      	bne.n	8002a22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ff16 	bl	8002864 <LL_ADC_IsInternalRegulatorEnabled>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10d      	bne.n	8002a5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a42:	f043 0210 	orr.w	r2, r3, #16
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	f043 0201 	orr.w	r2, r3, #1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff ff76 	bl	8002950 <LL_ADC_REG_IsConversionOngoing>
 8002a64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f040 80c2 	bne.w	8002bf8 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f040 80be 	bne.w	8002bf8 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a80:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a84:	f043 0202 	orr.w	r2, r3, #2
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ff23 	bl	80028dc <LL_ADC_IsEnabled>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10b      	bne.n	8002ab4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a9c:	485f      	ldr	r0, [pc, #380]	@ (8002c1c <HAL_ADC_Init+0x280>)
 8002a9e:	f7ff ff1d 	bl	80028dc <LL_ADC_IsEnabled>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d105      	bne.n	8002ab4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	4619      	mov	r1, r3
 8002aae:	485c      	ldr	r0, [pc, #368]	@ (8002c20 <HAL_ADC_Init+0x284>)
 8002ab0:	f7ff fd60 	bl	8002574 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	7e5b      	ldrb	r3, [r3, #25]
 8002ab8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002abe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ac4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002aca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d106      	bne.n	8002af0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	045b      	lsls	r3, r3, #17
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d009      	beq.n	8002b0c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b04:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	4b44      	ldr	r3, [pc, #272]	@ (8002c24 <HAL_ADC_Init+0x288>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	69b9      	ldr	r1, [r7, #24]
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff26 	bl	8002976 <LL_ADC_INJ_IsConversionOngoing>
 8002b2a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d140      	bne.n	8002bb4 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d13d      	bne.n	8002bb4 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	7e1b      	ldrb	r3, [r3, #24]
 8002b40:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b42:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b4a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b5a:	f023 0306 	bic.w	r3, r3, #6
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	69b9      	ldr	r1, [r7, #24]
 8002b64:	430b      	orrs	r3, r1
 8002b66:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d118      	bne.n	8002ba4 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b7c:	f023 0304 	bic.w	r3, r3, #4
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b88:	4311      	orrs	r1, r2
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002b8e:	4311      	orrs	r1, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b94:	430a      	orrs	r2, r1
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f042 0201 	orr.w	r2, r2, #1
 8002ba0:	611a      	str	r2, [r3, #16]
 8002ba2:	e007      	b.n	8002bb4 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0201 	bic.w	r2, r2, #1
 8002bb2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	691b      	ldr	r3, [r3, #16]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d10c      	bne.n	8002bd6 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc2:	f023 010f 	bic.w	r1, r3, #15
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	1e5a      	subs	r2, r3, #1
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bd4:	e007      	b.n	8002be6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 020f 	bic.w	r2, r2, #15
 8002be4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bea:	f023 0303 	bic.w	r3, r3, #3
 8002bee:	f043 0201 	orr.w	r2, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bf6:	e007      	b.n	8002c08 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfc:	f043 0210 	orr.w	r2, r3, #16
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c08:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3720      	adds	r7, #32
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000044 	.word	0x20000044
 8002c18:	053e2d63 	.word	0x053e2d63
 8002c1c:	50040000 	.word	0x50040000
 8002c20:	50040300 	.word	0x50040300
 8002c24:	fff0c007 	.word	0xfff0c007

08002c28 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff fe89 	bl	8002950 <LL_ADC_REG_IsConversionOngoing>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d167      	bne.n	8002d14 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_ADC_Start_DMA+0x2a>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e063      	b.n	8002d1a <HAL_ADC_Start_DMA+0xf2>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 fe40 	bl	80038e0 <ADC_Enable>
 8002c60:	4603      	mov	r3, r0
 8002c62:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d14f      	bne.n	8002d0a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d006      	beq.n	8002c98 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8e:	f023 0206 	bic.w	r2, r3, #6
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c96:	e002      	b.n	8002c9e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ca2:	4a20      	ldr	r2, [pc, #128]	@ (8002d24 <HAL_ADC_Start_DMA+0xfc>)
 8002ca4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002caa:	4a1f      	ldr	r2, [pc, #124]	@ (8002d28 <HAL_ADC_Start_DMA+0x100>)
 8002cac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d2c <HAL_ADC_Start_DMA+0x104>)
 8002cb4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	221c      	movs	r2, #28
 8002cbc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 0210 	orr.w	r2, r2, #16
 8002cd4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0201 	orr.w	r2, r2, #1
 8002ce4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3340      	adds	r3, #64	@ 0x40
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f001 f9f5 	bl	80040e4 <HAL_DMA_Start_IT>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fe10 	bl	8002928 <LL_ADC_REG_StartConversion>
 8002d08:	e006      	b.n	8002d18 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002d12:	e001      	b.n	8002d18 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d14:	2302      	movs	r3, #2
 8002d16:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	08003aab 	.word	0x08003aab
 8002d28:	08003b83 	.word	0x08003b83
 8002d2c:	08003b9f 	.word	0x08003b9f

08002d30 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002d38:	2300      	movs	r3, #0
 8002d3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d017      	beq.n	8002d86 <HAL_ADC_IRQHandler+0x56>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d012      	beq.n	8002d86 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d105      	bne.n	8002d78 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d70:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 ffdf 	bl	8003d3c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2202      	movs	r2, #2
 8002d84:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d004      	beq.n	8002d9a <HAL_ADC_IRQHandler+0x6a>
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f003 0304 	and.w	r3, r3, #4
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d109      	bne.n	8002dae <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d05e      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d059      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db2:	f003 0310 	and.w	r3, r3, #16
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d105      	bne.n	8002dc6 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fc6e 	bl	80026ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d03e      	beq.n	8002e54 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d135      	bne.n	8002e54 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0308 	and.w	r3, r3, #8
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d12e      	bne.n	8002e54 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fda8 	bl	8002950 <LL_ADC_REG_IsConversionOngoing>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d11a      	bne.n	8002e3c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 020c 	bic.w	r2, r2, #12
 8002e14:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d112      	bne.n	8002e54 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e32:	f043 0201 	orr.w	r2, r3, #1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e3a:	e00b      	b.n	8002e54 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e40:	f043 0210 	orr.w	r2, r3, #16
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f91f 	bl	8003098 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	220c      	movs	r2, #12
 8002e60:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	f003 0320 	and.w	r3, r3, #32
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d004      	beq.n	8002e76 <HAL_ADC_IRQHandler+0x146>
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d109      	bne.n	8002e8a <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d072      	beq.n	8002f66 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d06d      	beq.n	8002f66 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8e:	f003 0310 	and.w	r3, r3, #16
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d105      	bne.n	8002ea2 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fc3f 	bl	800272a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002eac:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fbfa 	bl	80026ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8002eb8:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d047      	beq.n	8002f58 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d007      	beq.n	8002ee2 <HAL_ADC_IRQHandler+0x1b2>
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d03f      	beq.n	8002f58 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d13a      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eec:	2b40      	cmp	r3, #64	@ 0x40
 8002eee:	d133      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d12e      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff fd39 	bl	8002976 <LL_ADC_INJ_IsConversionOngoing>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d11a      	bne.n	8002f40 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f18:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d112      	bne.n	8002f58 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f3e:	e00b      	b.n	8002f58 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 fec7 	bl	8003cec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2260      	movs	r2, #96	@ 0x60
 8002f64:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d011      	beq.n	8002f94 <HAL_ADC_IRQHandler+0x264>
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00c      	beq.n	8002f94 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f89a 	bl	80030c0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2280      	movs	r2, #128	@ 0x80
 8002f92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d012      	beq.n	8002fc4 <HAL_ADC_IRQHandler+0x294>
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00d      	beq.n	8002fc4 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 fead 	bl	8003d14 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fc2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d012      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x2c4>
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00d      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fdc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 fe9f 	bl	8003d28 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d02a      	beq.n	8003054 <HAL_ADC_IRQHandler+0x324>
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	2b00      	cmp	r3, #0
 8003006:	d025      	beq.n	8003054 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300c:	2b00      	cmp	r3, #0
 800300e:	d102      	bne.n	8003016 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8003010:	2301      	movs	r3, #1
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	e008      	b.n	8003028 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8003024:	2301      	movs	r3, #1
 8003026:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d10e      	bne.n	800304c <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303e:	f043 0202 	orr.w	r2, r3, #2
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f844 	bl	80030d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2210      	movs	r2, #16
 8003052:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800305a:	2b00      	cmp	r3, #0
 800305c:	d018      	beq.n	8003090 <HAL_ADC_IRQHandler+0x360>
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003064:	2b00      	cmp	r3, #0
 8003066:	d013      	beq.n	8003090 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	f043 0208 	orr.w	r2, r3, #8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003088:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 fe38 	bl	8003d00 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003090:	bf00      	nop
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b0b6      	sub	sp, #216	@ 0xd8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_ADC_ConfigChannel+0x22>
 8003106:	2302      	movs	r3, #2
 8003108:	e3d5      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x7ce>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fc1a 	bl	8002950 <LL_ADC_REG_IsConversionOngoing>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	f040 83ba 	bne.w	8003898 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b05      	cmp	r3, #5
 8003132:	d824      	bhi.n	800317e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	3b02      	subs	r3, #2
 800313a:	2b03      	cmp	r3, #3
 800313c:	d81b      	bhi.n	8003176 <HAL_ADC_ConfigChannel+0x8e>
 800313e:	a201      	add	r2, pc, #4	@ (adr r2, 8003144 <HAL_ADC_ConfigChannel+0x5c>)
 8003140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003144:	08003155 	.word	0x08003155
 8003148:	0800315d 	.word	0x0800315d
 800314c:	08003165 	.word	0x08003165
 8003150:	0800316d 	.word	0x0800316d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003154:	230c      	movs	r3, #12
 8003156:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800315a:	e010      	b.n	800317e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800315c:	2312      	movs	r3, #18
 800315e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003162:	e00c      	b.n	800317e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003164:	2318      	movs	r3, #24
 8003166:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800316a:	e008      	b.n	800317e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800316c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003170:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003174:	e003      	b.n	800317e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003176:	2306      	movs	r3, #6
 8003178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800317c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	461a      	mov	r2, r3
 8003188:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800318c:	f7ff faa1 	bl	80026d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff fbdb 	bl	8002950 <LL_ADC_REG_IsConversionOngoing>
 800319a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff fbe7 	bl	8002976 <LL_ADC_INJ_IsConversionOngoing>
 80031a8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f040 81bf 	bne.w	8003534 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 81ba 	bne.w	8003534 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031c8:	d10f      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6818      	ldr	r0, [r3, #0]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2200      	movs	r2, #0
 80031d4:	4619      	mov	r1, r3
 80031d6:	f7ff fabb 	bl	8002750 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fa4f 	bl	8002686 <LL_ADC_SetSamplingTimeCommonConfig>
 80031e8:	e00e      	b.n	8003208 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	6819      	ldr	r1, [r3, #0]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	461a      	mov	r2, r3
 80031f8:	f7ff faaa 	bl	8002750 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2100      	movs	r1, #0
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff fa3f 	bl	8002686 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	08db      	lsrs	r3, r3, #3
 8003214:	f003 0303 	and.w	r3, r3, #3
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b04      	cmp	r3, #4
 8003228:	d00a      	beq.n	8003240 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	6919      	ldr	r1, [r3, #16]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800323a:	f7ff f9cf 	bl	80025dc <LL_ADC_SetOffset>
 800323e:	e179      	b.n	8003534 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff f9ec 	bl	8002624 <LL_ADC_GetOffsetChannel>
 800324c:	4603      	mov	r3, r0
 800324e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10a      	bne.n	800326c <HAL_ADC_ConfigChannel+0x184>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2100      	movs	r1, #0
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff f9e1 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003262:	4603      	mov	r3, r0
 8003264:	0e9b      	lsrs	r3, r3, #26
 8003266:	f003 021f 	and.w	r2, r3, #31
 800326a:	e01e      	b.n	80032aa <HAL_ADC_ConfigChannel+0x1c2>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff f9d6 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003278:	4603      	mov	r3, r0
 800327a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003282:	fa93 f3a3 	rbit	r3, r3
 8003286:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800328a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800328e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003292:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800329a:	2320      	movs	r3, #32
 800329c:	e004      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800329e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032a2:	fab3 f383 	clz	r3, r3
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d105      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x1da>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	0e9b      	lsrs	r3, r3, #26
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	e018      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x20c>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80032d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80032de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80032e6:	2320      	movs	r3, #32
 80032e8:	e004      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80032ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80032ee:	fab3 f383 	clz	r3, r3
 80032f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d106      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2200      	movs	r2, #0
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff f9a5 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2101      	movs	r1, #1
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff f989 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003312:	4603      	mov	r3, r0
 8003314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10a      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x24a>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff f97e 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003328:	4603      	mov	r3, r0
 800332a:	0e9b      	lsrs	r3, r3, #26
 800332c:	f003 021f 	and.w	r2, r3, #31
 8003330:	e01e      	b.n	8003370 <HAL_ADC_ConfigChannel+0x288>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2101      	movs	r1, #1
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff f973 	bl	8002624 <LL_ADC_GetOffsetChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003344:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003348:	fa93 f3a3 	rbit	r3, r3
 800334c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003350:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003354:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003358:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003360:	2320      	movs	r3, #32
 8003362:	e004      	b.n	800336e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003364:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003368:	fab3 f383 	clz	r3, r3
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <HAL_ADC_ConfigChannel+0x2a0>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	0e9b      	lsrs	r3, r3, #26
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	e018      	b.n	80033ba <HAL_ADC_ConfigChannel+0x2d2>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800339c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80033a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e004      	b.n	80033ba <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80033b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d106      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2200      	movs	r2, #0
 80033c4:	2101      	movs	r1, #1
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff f942 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2102      	movs	r1, #2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff f926 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10a      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x310>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2102      	movs	r1, #2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff f91b 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	0e9b      	lsrs	r3, r3, #26
 80033f2:	f003 021f 	and.w	r2, r3, #31
 80033f6:	e01e      	b.n	8003436 <HAL_ADC_ConfigChannel+0x34e>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2102      	movs	r1, #2
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff f910 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003404:	4603      	mov	r3, r0
 8003406:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003416:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800341a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800341e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003426:	2320      	movs	r3, #32
 8003428:	e004      	b.n	8003434 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800342a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343e:	2b00      	cmp	r3, #0
 8003440:	d105      	bne.n	800344e <HAL_ADC_ConfigChannel+0x366>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	0e9b      	lsrs	r3, r3, #26
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	e014      	b.n	8003478 <HAL_ADC_ConfigChannel+0x390>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800345c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800345e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003462:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800346a:	2320      	movs	r3, #32
 800346c:	e004      	b.n	8003478 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800346e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003472:	fab3 f383 	clz	r3, r3
 8003476:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003478:	429a      	cmp	r2, r3
 800347a:	d106      	bne.n	800348a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2200      	movs	r2, #0
 8003482:	2102      	movs	r1, #2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff f8e3 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2103      	movs	r1, #3
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff f8c7 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003496:	4603      	mov	r3, r0
 8003498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10a      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x3ce>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2103      	movs	r1, #3
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff f8bc 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80034ac:	4603      	mov	r3, r0
 80034ae:	0e9b      	lsrs	r3, r3, #26
 80034b0:	f003 021f 	and.w	r2, r3, #31
 80034b4:	e017      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x3fe>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2103      	movs	r1, #3
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff f8b1 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80034c2:	4603      	mov	r3, r0
 80034c4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034c8:	fa93 f3a3 	rbit	r3, r3
 80034cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80034ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034d0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80034d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d101      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80034d8:	2320      	movs	r3, #32
 80034da:	e003      	b.n	80034e4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80034dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034de:	fab3 f383 	clz	r3, r3
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d105      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x416>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	0e9b      	lsrs	r3, r3, #26
 80034f8:	f003 031f 	and.w	r3, r3, #31
 80034fc:	e011      	b.n	8003522 <HAL_ADC_ConfigChannel+0x43a>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003506:	fa93 f3a3 	rbit	r3, r3
 800350a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800350c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800350e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003510:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003516:	2320      	movs	r3, #32
 8003518:	e003      	b.n	8003522 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800351a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800351c:	fab3 f383 	clz	r3, r3
 8003520:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003522:	429a      	cmp	r2, r3
 8003524:	d106      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2200      	movs	r2, #0
 800352c:	2103      	movs	r1, #3
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff f88e 	bl	8002650 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff f9cf 	bl	80028dc <LL_ADC_IsEnabled>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	f040 813f 	bne.w	80037c4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	6819      	ldr	r1, [r3, #0]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	461a      	mov	r2, r3
 8003554:	f7ff f928 	bl	80027a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	4a8e      	ldr	r2, [pc, #568]	@ (8003798 <HAL_ADC_ConfigChannel+0x6b0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	f040 8130 	bne.w	80037c4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_ADC_ConfigChannel+0x4a4>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	0e9b      	lsrs	r3, r3, #26
 800357a:	3301      	adds	r3, #1
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	2b09      	cmp	r3, #9
 8003582:	bf94      	ite	ls
 8003584:	2301      	movls	r3, #1
 8003586:	2300      	movhi	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e019      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x4d8>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800359a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800359c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800359e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e003      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80035a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2b09      	cmp	r3, #9
 80035b8:	bf94      	ite	ls
 80035ba:	2301      	movls	r3, #1
 80035bc:	2300      	movhi	r3, #0
 80035be:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d079      	beq.n	80036b8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d107      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x4f8>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	0e9b      	lsrs	r3, r3, #26
 80035d6:	3301      	adds	r3, #1
 80035d8:	069b      	lsls	r3, r3, #26
 80035da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035de:	e015      	b.n	800360c <HAL_ADC_ConfigChannel+0x524>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e8:	fa93 f3a3 	rbit	r3, r3
 80035ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80035ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035f0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80035f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d101      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80035f8:	2320      	movs	r3, #32
 80035fa:	e003      	b.n	8003604 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80035fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035fe:	fab3 f383 	clz	r3, r3
 8003602:	b2db      	uxtb	r3, r3
 8003604:	3301      	adds	r3, #1
 8003606:	069b      	lsls	r3, r3, #26
 8003608:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003614:	2b00      	cmp	r3, #0
 8003616:	d109      	bne.n	800362c <HAL_ADC_ConfigChannel+0x544>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	0e9b      	lsrs	r3, r3, #26
 800361e:	3301      	adds	r3, #1
 8003620:	f003 031f 	and.w	r3, r3, #31
 8003624:	2101      	movs	r1, #1
 8003626:	fa01 f303 	lsl.w	r3, r1, r3
 800362a:	e017      	b.n	800365c <HAL_ADC_ConfigChannel+0x574>
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003634:	fa93 f3a3 	rbit	r3, r3
 8003638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800363a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800363c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800363e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003644:	2320      	movs	r3, #32
 8003646:	e003      	b.n	8003650 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
 8003650:	3301      	adds	r3, #1
 8003652:	f003 031f 	and.w	r3, r3, #31
 8003656:	2101      	movs	r1, #1
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	ea42 0103 	orr.w	r1, r2, r3
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10a      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x59a>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0e9b      	lsrs	r3, r3, #26
 8003672:	3301      	adds	r3, #1
 8003674:	f003 021f 	and.w	r2, r3, #31
 8003678:	4613      	mov	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4413      	add	r3, r2
 800367e:	051b      	lsls	r3, r3, #20
 8003680:	e018      	b.n	80036b4 <HAL_ADC_ConfigChannel+0x5cc>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003692:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800369a:	2320      	movs	r3, #32
 800369c:	e003      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800369e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a0:	fab3 f383 	clz	r3, r3
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	3301      	adds	r3, #1
 80036a8:	f003 021f 	and.w	r2, r3, #31
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036b4:	430b      	orrs	r3, r1
 80036b6:	e080      	b.n	80037ba <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d107      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x5ec>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0e9b      	lsrs	r3, r3, #26
 80036ca:	3301      	adds	r3, #1
 80036cc:	069b      	lsls	r3, r3, #26
 80036ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036d2:	e015      	b.n	8003700 <HAL_ADC_ConfigChannel+0x618>
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036dc:	fa93 f3a3 	rbit	r3, r3
 80036e0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80036e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80036e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80036ec:	2320      	movs	r3, #32
 80036ee:	e003      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80036f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f2:	fab3 f383 	clz	r3, r3
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	3301      	adds	r3, #1
 80036fa:	069b      	lsls	r3, r3, #26
 80036fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003708:	2b00      	cmp	r3, #0
 800370a:	d109      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x638>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	0e9b      	lsrs	r3, r3, #26
 8003712:	3301      	adds	r3, #1
 8003714:	f003 031f 	and.w	r3, r3, #31
 8003718:	2101      	movs	r1, #1
 800371a:	fa01 f303 	lsl.w	r3, r1, r3
 800371e:	e017      	b.n	8003750 <HAL_ADC_ConfigChannel+0x668>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	fa93 f3a3 	rbit	r3, r3
 800372c:	61bb      	str	r3, [r7, #24]
  return result;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003738:	2320      	movs	r3, #32
 800373a:	e003      	b.n	8003744 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	fab3 f383 	clz	r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	3301      	adds	r3, #1
 8003746:	f003 031f 	and.w	r3, r3, #31
 800374a:	2101      	movs	r1, #1
 800374c:	fa01 f303 	lsl.w	r3, r1, r3
 8003750:	ea42 0103 	orr.w	r1, r2, r3
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10d      	bne.n	800377c <HAL_ADC_ConfigChannel+0x694>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	0e9b      	lsrs	r3, r3, #26
 8003766:	3301      	adds	r3, #1
 8003768:	f003 021f 	and.w	r2, r3, #31
 800376c:	4613      	mov	r3, r2
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	4413      	add	r3, r2
 8003772:	3b1e      	subs	r3, #30
 8003774:	051b      	lsls	r3, r3, #20
 8003776:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800377a:	e01d      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x6d0>
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	60fb      	str	r3, [r7, #12]
  return result;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d103      	bne.n	800379c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003794:	2320      	movs	r3, #32
 8003796:	e005      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x6bc>
 8003798:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	fab3 f383 	clz	r3, r3
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	3301      	adds	r3, #1
 80037a6:	f003 021f 	and.w	r2, r3, #31
 80037aa:	4613      	mov	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4413      	add	r3, r2
 80037b0:	3b1e      	subs	r3, #30
 80037b2:	051b      	lsls	r3, r3, #20
 80037b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037be:	4619      	mov	r1, r3
 80037c0:	f7fe ffc6 	bl	8002750 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b3d      	ldr	r3, [pc, #244]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7d8>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d06c      	beq.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037d0:	483c      	ldr	r0, [pc, #240]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7dc>)
 80037d2:	f7fe fef5 	bl	80025c0 <LL_ADC_GetCommonPathInternalCh>
 80037d6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a3a      	ldr	r2, [pc, #232]	@ (80038c8 <HAL_ADC_ConfigChannel+0x7e0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d127      	bne.n	8003834 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d121      	bne.n	8003834 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a35      	ldr	r2, [pc, #212]	@ (80038cc <HAL_ADC_ConfigChannel+0x7e4>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d157      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003802:	4619      	mov	r1, r3
 8003804:	482f      	ldr	r0, [pc, #188]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003806:	f7fe fec8 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800380a:	4b31      	ldr	r3, [pc, #196]	@ (80038d0 <HAL_ADC_ConfigChannel+0x7e8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	099b      	lsrs	r3, r3, #6
 8003810:	4a30      	ldr	r2, [pc, #192]	@ (80038d4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003812:	fba2 2303 	umull	r2, r3, r2, r3
 8003816:	099b      	lsrs	r3, r3, #6
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	4613      	mov	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4413      	add	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003824:	e002      	b.n	800382c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	3b01      	subs	r3, #1
 800382a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f9      	bne.n	8003826 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003832:	e03a      	b.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a27      	ldr	r2, [pc, #156]	@ (80038d8 <HAL_ADC_ConfigChannel+0x7f0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d113      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800383e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003842:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10d      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a1f      	ldr	r2, [pc, #124]	@ (80038cc <HAL_ADC_ConfigChannel+0x7e4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d12a      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003854:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003858:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800385c:	4619      	mov	r1, r3
 800385e:	4819      	ldr	r0, [pc, #100]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003860:	f7fe fe9b 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003864:	e021      	b.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1c      	ldr	r2, [pc, #112]	@ (80038dc <HAL_ADC_ConfigChannel+0x7f4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d11c      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003870:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003874:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d116      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a12      	ldr	r2, [pc, #72]	@ (80038cc <HAL_ADC_ConfigChannel+0x7e4>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d111      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003886:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800388a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800388e:	4619      	mov	r1, r3
 8003890:	480c      	ldr	r0, [pc, #48]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003892:	f7fe fe82 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
 8003896:	e008      	b.n	80038aa <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389c:	f043 0220 	orr.w	r2, r3, #32
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80038b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	37d8      	adds	r7, #216	@ 0xd8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	80080000 	.word	0x80080000
 80038c4:	50040300 	.word	0x50040300
 80038c8:	c7520000 	.word	0xc7520000
 80038cc:	50040000 	.word	0x50040000
 80038d0:	20000044 	.word	0x20000044
 80038d4:	053e2d63 	.word	0x053e2d63
 80038d8:	cb840000 	.word	0xcb840000
 80038dc:	80000001 	.word	0x80000001

080038e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fe fff3 	bl	80028dc <LL_ADC_IsEnabled>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d169      	bne.n	80039d0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689a      	ldr	r2, [r3, #8]
 8003902:	4b36      	ldr	r3, [pc, #216]	@ (80039dc <ADC_Enable+0xfc>)
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390e:	f043 0210 	orr.w	r2, r3, #16
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391a:	f043 0201 	orr.w	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e055      	b.n	80039d2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f7fe ffae 	bl	800288c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003930:	482b      	ldr	r0, [pc, #172]	@ (80039e0 <ADC_Enable+0x100>)
 8003932:	f7fe fe45 	bl	80025c0 <LL_ADC_GetCommonPathInternalCh>
 8003936:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003938:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800393c:	2b00      	cmp	r3, #0
 800393e:	d013      	beq.n	8003968 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003940:	4b28      	ldr	r3, [pc, #160]	@ (80039e4 <ADC_Enable+0x104>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	099b      	lsrs	r3, r3, #6
 8003946:	4a28      	ldr	r2, [pc, #160]	@ (80039e8 <ADC_Enable+0x108>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	099b      	lsrs	r3, r3, #6
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	4613      	mov	r3, r2
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	4413      	add	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800395a:	e002      	b.n	8003962 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	3b01      	subs	r3, #1
 8003960:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f9      	bne.n	800395c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003968:	f7fe fdd4 	bl	8002514 <HAL_GetTick>
 800396c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800396e:	e028      	b.n	80039c2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f7fe ffb1 	bl	80028dc <LL_ADC_IsEnabled>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d104      	bne.n	800398a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe ff81 	bl	800288c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800398a:	f7fe fdc3 	bl	8002514 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d914      	bls.n	80039c2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d00d      	beq.n	80039c2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039aa:	f043 0210 	orr.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e007      	b.n	80039d2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d1cf      	bne.n	8003970 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	8000003f 	.word	0x8000003f
 80039e0:	50040300 	.word	0x50040300
 80039e4:	20000044 	.word	0x20000044
 80039e8:	053e2d63 	.word	0x053e2d63

080039ec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe ff82 	bl	8002902 <LL_ADC_IsDisableOngoing>
 80039fe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe ff69 	bl	80028dc <LL_ADC_IsEnabled>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d047      	beq.n	8003aa0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d144      	bne.n	8003aa0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f003 030d 	and.w	r3, r3, #13
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d10c      	bne.n	8003a3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fe ff43 	bl	80028b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2203      	movs	r2, #3
 8003a34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a36:	f7fe fd6d 	bl	8002514 <HAL_GetTick>
 8003a3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a3c:	e029      	b.n	8003a92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a42:	f043 0210 	orr.w	r2, r3, #16
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4e:	f043 0201 	orr.w	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e023      	b.n	8003aa2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a5a:	f7fe fd5b 	bl	8002514 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d914      	bls.n	8003a92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00d      	beq.n	8003a92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7a:	f043 0210 	orr.w	r2, r3, #16
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a86:	f043 0201 	orr.w	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e007      	b.n	8003aa2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1dc      	bne.n	8003a5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003abc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d14b      	bne.n	8003b5c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d021      	beq.n	8003b22 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fde2 	bl	80026ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d032      	beq.n	8003b54 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d12b      	bne.n	8003b54 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d11f      	bne.n	8003b54 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b18:	f043 0201 	orr.w	r2, r3, #1
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b20:	e018      	b.n	8003b54 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d111      	bne.n	8003b54 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d105      	bne.n	8003b54 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4c:	f043 0201 	orr.w	r2, r3, #1
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f7ff fa9f 	bl	8003098 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b5a:	e00e      	b.n	8003b7a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b60:	f003 0310 	and.w	r3, r3, #16
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f7ff fab3 	bl	80030d4 <HAL_ADC_ErrorCallback>
}
 8003b6e:	e004      	b.n	8003b7a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
}
 8003b7a:	bf00      	nop
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f7ff fa8b 	bl	80030ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b96:	bf00      	nop
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b084      	sub	sp, #16
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbc:	f043 0204 	orr.w	r2, r3, #4
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f7ff fa85 	bl	80030d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <LL_ADC_StartCalibration>:
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003be4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <LL_ADC_IsCalibrationOnGoing>:
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c18:	d101      	bne.n	8003c1e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d101      	bne.n	8003c48 <HAL_ADCEx_Calibration_Start+0x1c>
 8003c44:	2302      	movs	r3, #2
 8003c46:	e04d      	b.n	8003ce4 <HAL_ADCEx_Calibration_Start+0xb8>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff fecb 	bl	80039ec <ADC_Disable>
 8003c56:	4603      	mov	r3, r0
 8003c58:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d136      	bne.n	8003cce <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c68:	f023 0302 	bic.w	r3, r3, #2
 8003c6c:	f043 0202 	orr.w	r2, r3, #2
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6839      	ldr	r1, [r7, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff ffa9 	bl	8003bd2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c80:	e014      	b.n	8003cac <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	3301      	adds	r3, #1
 8003c86:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003c8e:	d30d      	bcc.n	8003cac <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	f023 0312 	bic.w	r3, r3, #18
 8003c98:	f043 0210 	orr.w	r2, r3, #16
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e01b      	b.n	8003ce4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff ffa7 	bl	8003c04 <LL_ADC_IsCalibrationOnGoing>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1e2      	bne.n	8003c82 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc0:	f023 0303 	bic.w	r3, r3, #3
 8003cc4:	f043 0201 	orr.w	r2, r3, #1
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ccc:	e005      	b.n	8003cda <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd2:	f043 0210 	orr.w	r2, r3, #16
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d60:	4b0c      	ldr	r3, [pc, #48]	@ (8003d94 <__NVIC_SetPriorityGrouping+0x44>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d82:	4a04      	ldr	r2, [pc, #16]	@ (8003d94 <__NVIC_SetPriorityGrouping+0x44>)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	60d3      	str	r3, [r2, #12]
}
 8003d88:	bf00      	nop
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	e000ed00 	.word	0xe000ed00

08003d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d9c:	4b04      	ldr	r3, [pc, #16]	@ (8003db0 <__NVIC_GetPriorityGrouping+0x18>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	0a1b      	lsrs	r3, r3, #8
 8003da2:	f003 0307 	and.w	r3, r3, #7
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000ed00 	.word	0xe000ed00

08003db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	db0b      	blt.n	8003dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	f003 021f 	and.w	r2, r3, #31
 8003dcc:	4907      	ldr	r1, [pc, #28]	@ (8003dec <__NVIC_EnableIRQ+0x38>)
 8003dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	e000e100 	.word	0xe000e100

08003df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	6039      	str	r1, [r7, #0]
 8003dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	db0a      	blt.n	8003e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	490c      	ldr	r1, [pc, #48]	@ (8003e3c <__NVIC_SetPriority+0x4c>)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	0112      	lsls	r2, r2, #4
 8003e10:	b2d2      	uxtb	r2, r2
 8003e12:	440b      	add	r3, r1
 8003e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e18:	e00a      	b.n	8003e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	4908      	ldr	r1, [pc, #32]	@ (8003e40 <__NVIC_SetPriority+0x50>)
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	3b04      	subs	r3, #4
 8003e28:	0112      	lsls	r2, r2, #4
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	761a      	strb	r2, [r3, #24]
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	e000e100 	.word	0xe000e100
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b089      	sub	sp, #36	@ 0x24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	f1c3 0307 	rsb	r3, r3, #7
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	bf28      	it	cs
 8003e62:	2304      	movcs	r3, #4
 8003e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	3304      	adds	r3, #4
 8003e6a:	2b06      	cmp	r3, #6
 8003e6c:	d902      	bls.n	8003e74 <NVIC_EncodePriority+0x30>
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	3b03      	subs	r3, #3
 8003e72:	e000      	b.n	8003e76 <NVIC_EncodePriority+0x32>
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e78:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	43da      	mvns	r2, r3
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	401a      	ands	r2, r3
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	fa01 f303 	lsl.w	r3, r1, r3
 8003e96:	43d9      	mvns	r1, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e9c:	4313      	orrs	r3, r2
         );
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3724      	adds	r7, #36	@ 0x24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
	...

08003eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ebc:	d301      	bcc.n	8003ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e00f      	b.n	8003ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8003eec <SysTick_Config+0x40>)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eca:	210f      	movs	r1, #15
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed0:	f7ff ff8e 	bl	8003df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ed4:	4b05      	ldr	r3, [pc, #20]	@ (8003eec <SysTick_Config+0x40>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eda:	4b04      	ldr	r3, [pc, #16]	@ (8003eec <SysTick_Config+0x40>)
 8003edc:	2207      	movs	r2, #7
 8003ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	e000e010 	.word	0xe000e010

08003ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7ff ff29 	bl	8003d50 <__NVIC_SetPriorityGrouping>
}
 8003efe:	bf00      	nop
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b086      	sub	sp, #24
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	607a      	str	r2, [r7, #4]
 8003f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f18:	f7ff ff3e 	bl	8003d98 <__NVIC_GetPriorityGrouping>
 8003f1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	68b9      	ldr	r1, [r7, #8]
 8003f22:	6978      	ldr	r0, [r7, #20]
 8003f24:	f7ff ff8e 	bl	8003e44 <NVIC_EncodePriority>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ff5d 	bl	8003df0 <__NVIC_SetPriority>
}
 8003f36:	bf00      	nop
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	4603      	mov	r3, r0
 8003f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff ff31 	bl	8003db4 <__NVIC_EnableIRQ>
}
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7ff ffa2 	bl	8003eac <SysTick_Config>
 8003f68:	4603      	mov	r3, r0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e098      	b.n	80040b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	4b4d      	ldr	r3, [pc, #308]	@ (80040c4 <HAL_DMA_Init+0x150>)
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d80f      	bhi.n	8003fb2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	4b4b      	ldr	r3, [pc, #300]	@ (80040c8 <HAL_DMA_Init+0x154>)
 8003f9a:	4413      	add	r3, r2
 8003f9c:	4a4b      	ldr	r2, [pc, #300]	@ (80040cc <HAL_DMA_Init+0x158>)
 8003f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa2:	091b      	lsrs	r3, r3, #4
 8003fa4:	009a      	lsls	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a48      	ldr	r2, [pc, #288]	@ (80040d0 <HAL_DMA_Init+0x15c>)
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40
 8003fb0:	e00e      	b.n	8003fd0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b46      	ldr	r3, [pc, #280]	@ (80040d4 <HAL_DMA_Init+0x160>)
 8003fba:	4413      	add	r3, r2
 8003fbc:	4a43      	ldr	r2, [pc, #268]	@ (80040cc <HAL_DMA_Init+0x158>)
 8003fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	009a      	lsls	r2, r3, #2
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a42      	ldr	r2, [pc, #264]	@ (80040d8 <HAL_DMA_Init+0x164>)
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004000:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800402a:	d039      	beq.n	80040a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	4a27      	ldr	r2, [pc, #156]	@ (80040d0 <HAL_DMA_Init+0x15c>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d11a      	bne.n	800406c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004036:	4b29      	ldr	r3, [pc, #164]	@ (80040dc <HAL_DMA_Init+0x168>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403e:	f003 031c 	and.w	r3, r3, #28
 8004042:	210f      	movs	r1, #15
 8004044:	fa01 f303 	lsl.w	r3, r1, r3
 8004048:	43db      	mvns	r3, r3
 800404a:	4924      	ldr	r1, [pc, #144]	@ (80040dc <HAL_DMA_Init+0x168>)
 800404c:	4013      	ands	r3, r2
 800404e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004050:	4b22      	ldr	r3, [pc, #136]	@ (80040dc <HAL_DMA_Init+0x168>)
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800405c:	f003 031c 	and.w	r3, r3, #28
 8004060:	fa01 f303 	lsl.w	r3, r1, r3
 8004064:	491d      	ldr	r1, [pc, #116]	@ (80040dc <HAL_DMA_Init+0x168>)
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]
 800406a:	e019      	b.n	80040a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800406c:	4b1c      	ldr	r3, [pc, #112]	@ (80040e0 <HAL_DMA_Init+0x16c>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004074:	f003 031c 	and.w	r3, r3, #28
 8004078:	210f      	movs	r1, #15
 800407a:	fa01 f303 	lsl.w	r3, r1, r3
 800407e:	43db      	mvns	r3, r3
 8004080:	4917      	ldr	r1, [pc, #92]	@ (80040e0 <HAL_DMA_Init+0x16c>)
 8004082:	4013      	ands	r3, r2
 8004084:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004086:	4b16      	ldr	r3, [pc, #88]	@ (80040e0 <HAL_DMA_Init+0x16c>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6859      	ldr	r1, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004092:	f003 031c 	and.w	r3, r3, #28
 8004096:	fa01 f303 	lsl.w	r3, r1, r3
 800409a:	4911      	ldr	r1, [pc, #68]	@ (80040e0 <HAL_DMA_Init+0x16c>)
 800409c:	4313      	orrs	r3, r2
 800409e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	40020407 	.word	0x40020407
 80040c8:	bffdfff8 	.word	0xbffdfff8
 80040cc:	cccccccd 	.word	0xcccccccd
 80040d0:	40020000 	.word	0x40020000
 80040d4:	bffdfbf8 	.word	0xbffdfbf8
 80040d8:	40020400 	.word	0x40020400
 80040dc:	400200a8 	.word	0x400200a8
 80040e0:	400204a8 	.word	0x400204a8

080040e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
 80040f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_DMA_Start_IT+0x20>
 8004100:	2302      	movs	r3, #2
 8004102:	e04b      	b.n	800419c <HAL_DMA_Start_IT+0xb8>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b01      	cmp	r3, #1
 8004116:	d13a      	bne.n	800418e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0201 	bic.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	68b9      	ldr	r1, [r7, #8]
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f000 f8e0 	bl	8004302 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004146:	2b00      	cmp	r3, #0
 8004148:	d008      	beq.n	800415c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f042 020e 	orr.w	r2, r2, #14
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	e00f      	b.n	800417c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0204 	bic.w	r2, r2, #4
 800416a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 020a 	orr.w	r2, r2, #10
 800417a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f042 0201 	orr.w	r2, r2, #1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	e005      	b.n	800419a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004196:	2302      	movs	r3, #2
 8004198:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800419a:	7dfb      	ldrb	r3, [r7, #23]
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c0:	f003 031c 	and.w	r3, r3, #28
 80041c4:	2204      	movs	r2, #4
 80041c6:	409a      	lsls	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d026      	beq.n	800421e <HAL_DMA_IRQHandler+0x7a>
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 0304 	and.w	r3, r3, #4
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d021      	beq.n	800421e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d107      	bne.n	80041f8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0204 	bic.w	r2, r2, #4
 80041f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fc:	f003 021c 	and.w	r2, r3, #28
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004204:	2104      	movs	r1, #4
 8004206:	fa01 f202 	lsl.w	r2, r1, r2
 800420a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004210:	2b00      	cmp	r3, #0
 8004212:	d071      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800421c:	e06c      	b.n	80042f8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004222:	f003 031c 	and.w	r3, r3, #28
 8004226:	2202      	movs	r2, #2
 8004228:	409a      	lsls	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	4013      	ands	r3, r2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d02e      	beq.n	8004290 <HAL_DMA_IRQHandler+0xec>
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d029      	beq.n	8004290 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10b      	bne.n	8004262 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 020a 	bic.w	r2, r2, #10
 8004258:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004266:	f003 021c 	and.w	r2, r3, #28
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	2102      	movs	r1, #2
 8004270:	fa01 f202 	lsl.w	r2, r1, r2
 8004274:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d038      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800428e:	e033      	b.n	80042f8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004294:	f003 031c 	and.w	r3, r3, #28
 8004298:	2208      	movs	r2, #8
 800429a:	409a      	lsls	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4013      	ands	r3, r2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d02a      	beq.n	80042fa <HAL_DMA_IRQHandler+0x156>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d025      	beq.n	80042fa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 020e 	bic.w	r2, r2, #14
 80042bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c2:	f003 021c 	and.w	r2, r3, #28
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	2101      	movs	r1, #1
 80042cc:	fa01 f202 	lsl.w	r2, r1, r2
 80042d0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d004      	beq.n	80042fa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80042f8:	bf00      	nop
 80042fa:	bf00      	nop
}
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004302:	b480      	push	{r7}
 8004304:	b085      	sub	sp, #20
 8004306:	af00      	add	r7, sp, #0
 8004308:	60f8      	str	r0, [r7, #12]
 800430a:	60b9      	str	r1, [r7, #8]
 800430c:	607a      	str	r2, [r7, #4]
 800430e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004314:	f003 021c 	and.w	r2, r3, #28
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	2101      	movs	r1, #1
 800431e:	fa01 f202 	lsl.w	r2, r1, r2
 8004322:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	2b10      	cmp	r3, #16
 8004332:	d108      	bne.n	8004346 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004344:	e007      	b.n	8004356 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	60da      	str	r2, [r3, #12]
}
 8004356:	bf00      	nop
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004364:	b480      	push	{r7}
 8004366:	b087      	sub	sp, #28
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004372:	e154      	b.n	800461e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	2101      	movs	r1, #1
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	fa01 f303 	lsl.w	r3, r1, r3
 8004380:	4013      	ands	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8146 	beq.w	8004618 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b01      	cmp	r3, #1
 8004396:	d005      	beq.n	80043a4 <HAL_GPIO_Init+0x40>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d130      	bne.n	8004406 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	2203      	movs	r2, #3
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4013      	ands	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	68da      	ldr	r2, [r3, #12]
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043da:	2201      	movs	r2, #1
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4013      	ands	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 0201 	and.w	r2, r3, #1
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	fa02 f303 	lsl.w	r3, r2, r3
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	2b03      	cmp	r3, #3
 8004410:	d017      	beq.n	8004442 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	2203      	movs	r2, #3
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	43db      	mvns	r3, r3
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	4013      	ands	r3, r2
 8004428:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d123      	bne.n	8004496 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	08da      	lsrs	r2, r3, #3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	3208      	adds	r2, #8
 8004456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800445a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	220f      	movs	r2, #15
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	43db      	mvns	r3, r3
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f003 0307 	and.w	r3, r3, #7
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	4313      	orrs	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	08da      	lsrs	r2, r3, #3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3208      	adds	r2, #8
 8004490:	6939      	ldr	r1, [r7, #16]
 8004492:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	2203      	movs	r2, #3
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	43db      	mvns	r3, r3
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4013      	ands	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f003 0203 	and.w	r2, r3, #3
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 80a0 	beq.w	8004618 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044d8:	4b58      	ldr	r3, [pc, #352]	@ (800463c <HAL_GPIO_Init+0x2d8>)
 80044da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044dc:	4a57      	ldr	r2, [pc, #348]	@ (800463c <HAL_GPIO_Init+0x2d8>)
 80044de:	f043 0301 	orr.w	r3, r3, #1
 80044e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80044e4:	4b55      	ldr	r3, [pc, #340]	@ (800463c <HAL_GPIO_Init+0x2d8>)
 80044e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	60bb      	str	r3, [r7, #8]
 80044ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044f0:	4a53      	ldr	r2, [pc, #332]	@ (8004640 <HAL_GPIO_Init+0x2dc>)
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	089b      	lsrs	r3, r3, #2
 80044f6:	3302      	adds	r3, #2
 80044f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	220f      	movs	r2, #15
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	43db      	mvns	r3, r3
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4013      	ands	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800451a:	d019      	beq.n	8004550 <HAL_GPIO_Init+0x1ec>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a49      	ldr	r2, [pc, #292]	@ (8004644 <HAL_GPIO_Init+0x2e0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d013      	beq.n	800454c <HAL_GPIO_Init+0x1e8>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a48      	ldr	r2, [pc, #288]	@ (8004648 <HAL_GPIO_Init+0x2e4>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d00d      	beq.n	8004548 <HAL_GPIO_Init+0x1e4>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a47      	ldr	r2, [pc, #284]	@ (800464c <HAL_GPIO_Init+0x2e8>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d007      	beq.n	8004544 <HAL_GPIO_Init+0x1e0>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a46      	ldr	r2, [pc, #280]	@ (8004650 <HAL_GPIO_Init+0x2ec>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d101      	bne.n	8004540 <HAL_GPIO_Init+0x1dc>
 800453c:	2304      	movs	r3, #4
 800453e:	e008      	b.n	8004552 <HAL_GPIO_Init+0x1ee>
 8004540:	2307      	movs	r3, #7
 8004542:	e006      	b.n	8004552 <HAL_GPIO_Init+0x1ee>
 8004544:	2303      	movs	r3, #3
 8004546:	e004      	b.n	8004552 <HAL_GPIO_Init+0x1ee>
 8004548:	2302      	movs	r3, #2
 800454a:	e002      	b.n	8004552 <HAL_GPIO_Init+0x1ee>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <HAL_GPIO_Init+0x1ee>
 8004550:	2300      	movs	r3, #0
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	f002 0203 	and.w	r2, r2, #3
 8004558:	0092      	lsls	r2, r2, #2
 800455a:	4093      	lsls	r3, r2
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	4313      	orrs	r3, r2
 8004560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004562:	4937      	ldr	r1, [pc, #220]	@ (8004640 <HAL_GPIO_Init+0x2dc>)
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	089b      	lsrs	r3, r3, #2
 8004568:	3302      	adds	r3, #2
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004570:	4b38      	ldr	r3, [pc, #224]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	43db      	mvns	r3, r3
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4013      	ands	r3, r2
 800457e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004594:	4a2f      	ldr	r2, [pc, #188]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800459a:	4b2e      	ldr	r3, [pc, #184]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	43db      	mvns	r3, r3
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	4013      	ands	r3, r2
 80045a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d003      	beq.n	80045be <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045be:	4a25      	ldr	r2, [pc, #148]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80045c4:	4b23      	ldr	r3, [pc, #140]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	43db      	mvns	r3, r3
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	4013      	ands	r3, r2
 80045d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d003      	beq.n	80045e8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045ee:	4b19      	ldr	r3, [pc, #100]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	43db      	mvns	r3, r3
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4013      	ands	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4313      	orrs	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004612:	4a10      	ldr	r2, [pc, #64]	@ (8004654 <HAL_GPIO_Init+0x2f0>)
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	3301      	adds	r3, #1
 800461c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	fa22 f303 	lsr.w	r3, r2, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	f47f aea3 	bne.w	8004374 <HAL_GPIO_Init+0x10>
  }
}
 800462e:	bf00      	nop
 8004630:	bf00      	nop
 8004632:	371c      	adds	r7, #28
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	40021000 	.word	0x40021000
 8004640:	40010000 	.word	0x40010000
 8004644:	48000400 	.word	0x48000400
 8004648:	48000800 	.word	0x48000800
 800464c:	48000c00 	.word	0x48000c00
 8004650:	48001000 	.word	0x48001000
 8004654:	40010400 	.word	0x40010400

08004658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	807b      	strh	r3, [r7, #2]
 8004664:	4613      	mov	r3, r2
 8004666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004668:	787b      	ldrb	r3, [r7, #1]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800466e:	887a      	ldrh	r2, [r7, #2]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004674:	e002      	b.n	800467c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004676:	887a      	ldrh	r2, [r7, #2]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	460b      	mov	r3, r1
 8004692:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800469a:	887a      	ldrh	r2, [r7, #2]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4013      	ands	r3, r2
 80046a0:	041a      	lsls	r2, r3, #16
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	43d9      	mvns	r1, r3
 80046a6:	887b      	ldrh	r3, [r7, #2]
 80046a8:	400b      	ands	r3, r1
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	619a      	str	r2, [r3, #24]
}
 80046b0:	bf00      	nop
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046c6:	4b08      	ldr	r3, [pc, #32]	@ (80046e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c8:	695a      	ldr	r2, [r3, #20]
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d006      	beq.n	80046e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046d2:	4a05      	ldr	r2, [pc, #20]	@ (80046e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046d4:	88fb      	ldrh	r3, [r7, #6]
 80046d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046d8:	88fb      	ldrh	r3, [r7, #6]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fd faf2 	bl	8001cc4 <HAL_GPIO_EXTI_Callback>
  }
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40010400 	.word	0x40010400

080046ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80046f0:	4b04      	ldr	r3, [pc, #16]	@ (8004704 <HAL_PWREx_GetVoltageRange+0x18>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40007000 	.word	0x40007000

08004708 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004716:	d130      	bne.n	800477a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004718:	4b23      	ldr	r3, [pc, #140]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004724:	d038      	beq.n	8004798 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004726:	4b20      	ldr	r3, [pc, #128]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800472e:	4a1e      	ldr	r2, [pc, #120]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004730:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004734:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004736:	4b1d      	ldr	r3, [pc, #116]	@ (80047ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2232      	movs	r2, #50	@ 0x32
 800473c:	fb02 f303 	mul.w	r3, r2, r3
 8004740:	4a1b      	ldr	r2, [pc, #108]	@ (80047b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004742:	fba2 2303 	umull	r2, r3, r2, r3
 8004746:	0c9b      	lsrs	r3, r3, #18
 8004748:	3301      	adds	r3, #1
 800474a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800474c:	e002      	b.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	3b01      	subs	r3, #1
 8004752:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004754:	4b14      	ldr	r3, [pc, #80]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800475c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004760:	d102      	bne.n	8004768 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f2      	bne.n	800474e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004768:	4b0f      	ldr	r3, [pc, #60]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004774:	d110      	bne.n	8004798 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e00f      	b.n	800479a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800477a:	4b0b      	ldr	r3, [pc, #44]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004786:	d007      	beq.n	8004798 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004788:	4b07      	ldr	r3, [pc, #28]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004790:	4a05      	ldr	r2, [pc, #20]	@ (80047a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004792:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004796:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	40007000 	.word	0x40007000
 80047ac:	20000044 	.word	0x20000044
 80047b0:	431bde83 	.word	0x431bde83

080047b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b088      	sub	sp, #32
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d102      	bne.n	80047c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f000 bc02 	b.w	8004fcc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047c8:	4b96      	ldr	r3, [pc, #600]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047d2:	4b94      	ldr	r3, [pc, #592]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f003 0303 	and.w	r3, r3, #3
 80047da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0310 	and.w	r3, r3, #16
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80e4 	beq.w	80049b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d007      	beq.n	8004800 <HAL_RCC_OscConfig+0x4c>
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	2b0c      	cmp	r3, #12
 80047f4:	f040 808b 	bne.w	800490e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	f040 8087 	bne.w	800490e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004800:	4b88      	ldr	r3, [pc, #544]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d005      	beq.n	8004818 <HAL_RCC_OscConfig+0x64>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e3d9      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1a      	ldr	r2, [r3, #32]
 800481c:	4b81      	ldr	r3, [pc, #516]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d004      	beq.n	8004832 <HAL_RCC_OscConfig+0x7e>
 8004828:	4b7e      	ldr	r3, [pc, #504]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004830:	e005      	b.n	800483e <HAL_RCC_OscConfig+0x8a>
 8004832:	4b7c      	ldr	r3, [pc, #496]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004834:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004838:	091b      	lsrs	r3, r3, #4
 800483a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800483e:	4293      	cmp	r3, r2
 8004840:	d223      	bcs.n	800488a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fd8c 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e3ba      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004856:	4b73      	ldr	r3, [pc, #460]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a72      	ldr	r2, [pc, #456]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800485c:	f043 0308 	orr.w	r3, r3, #8
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	4b70      	ldr	r3, [pc, #448]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	496d      	ldr	r1, [pc, #436]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004870:	4313      	orrs	r3, r2
 8004872:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004874:	4b6b      	ldr	r3, [pc, #428]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	021b      	lsls	r3, r3, #8
 8004882:	4968      	ldr	r1, [pc, #416]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004884:	4313      	orrs	r3, r2
 8004886:	604b      	str	r3, [r1, #4]
 8004888:	e025      	b.n	80048d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800488a:	4b66      	ldr	r3, [pc, #408]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a65      	ldr	r2, [pc, #404]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004890:	f043 0308 	orr.w	r3, r3, #8
 8004894:	6013      	str	r3, [r2, #0]
 8004896:	4b63      	ldr	r3, [pc, #396]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	4960      	ldr	r1, [pc, #384]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	495b      	ldr	r1, [pc, #364]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fd4c 	bl	8005364 <RCC_SetFlashLatencyFromMSIRange>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e37a      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048d6:	f000 fc81 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 80048da:	4602      	mov	r2, r0
 80048dc:	4b51      	ldr	r3, [pc, #324]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	091b      	lsrs	r3, r3, #4
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	4950      	ldr	r1, [pc, #320]	@ (8004a28 <HAL_RCC_OscConfig+0x274>)
 80048e8:	5ccb      	ldrb	r3, [r1, r3]
 80048ea:	f003 031f 	and.w	r3, r3, #31
 80048ee:	fa22 f303 	lsr.w	r3, r2, r3
 80048f2:	4a4e      	ldr	r2, [pc, #312]	@ (8004a2c <HAL_RCC_OscConfig+0x278>)
 80048f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80048f6:	4b4e      	ldr	r3, [pc, #312]	@ (8004a30 <HAL_RCC_OscConfig+0x27c>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fd fdba 	bl	8002474 <HAL_InitTick>
 8004900:	4603      	mov	r3, r0
 8004902:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004904:	7bfb      	ldrb	r3, [r7, #15]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d052      	beq.n	80049b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800490a:	7bfb      	ldrb	r3, [r7, #15]
 800490c:	e35e      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d032      	beq.n	800497c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004916:	4b43      	ldr	r3, [pc, #268]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a42      	ldr	r2, [pc, #264]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004922:	f7fd fdf7 	bl	8002514 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004928:	e008      	b.n	800493c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800492a:	f7fd fdf3 	bl	8002514 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d901      	bls.n	800493c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e347      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800493c:	4b39      	ldr	r3, [pc, #228]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0f0      	beq.n	800492a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004948:	4b36      	ldr	r3, [pc, #216]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a35      	ldr	r2, [pc, #212]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800494e:	f043 0308 	orr.w	r3, r3, #8
 8004952:	6013      	str	r3, [r2, #0]
 8004954:	4b33      	ldr	r3, [pc, #204]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	4930      	ldr	r1, [pc, #192]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004962:	4313      	orrs	r3, r2
 8004964:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004966:	4b2f      	ldr	r3, [pc, #188]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	021b      	lsls	r3, r3, #8
 8004974:	492b      	ldr	r1, [pc, #172]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004976:	4313      	orrs	r3, r2
 8004978:	604b      	str	r3, [r1, #4]
 800497a:	e01a      	b.n	80049b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800497c:	4b29      	ldr	r3, [pc, #164]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a28      	ldr	r2, [pc, #160]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004982:	f023 0301 	bic.w	r3, r3, #1
 8004986:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004988:	f7fd fdc4 	bl	8002514 <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004990:	f7fd fdc0 	bl	8002514 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e314      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049a2:	4b20      	ldr	r3, [pc, #128]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f0      	bne.n	8004990 <HAL_RCC_OscConfig+0x1dc>
 80049ae:	e000      	b.n	80049b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d073      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d005      	beq.n	80049d0 <HAL_RCC_OscConfig+0x21c>
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	2b0c      	cmp	r3, #12
 80049c8:	d10e      	bne.n	80049e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d10b      	bne.n	80049e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d0:	4b14      	ldr	r3, [pc, #80]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d063      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x2f0>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d15f      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e2f1      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049f0:	d106      	bne.n	8004a00 <HAL_RCC_OscConfig+0x24c>
 80049f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 80049f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	e025      	b.n	8004a4c <HAL_RCC_OscConfig+0x298>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a08:	d114      	bne.n	8004a34 <HAL_RCC_OscConfig+0x280>
 8004a0a:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a05      	ldr	r2, [pc, #20]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004a10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	4b03      	ldr	r3, [pc, #12]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a02      	ldr	r2, [pc, #8]	@ (8004a24 <HAL_RCC_OscConfig+0x270>)
 8004a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	e013      	b.n	8004a4c <HAL_RCC_OscConfig+0x298>
 8004a24:	40021000 	.word	0x40021000
 8004a28:	0800b6f4 	.word	0x0800b6f4
 8004a2c:	20000044 	.word	0x20000044
 8004a30:	20000048 	.word	0x20000048
 8004a34:	4ba0      	ldr	r3, [pc, #640]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a9f      	ldr	r2, [pc, #636]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a3e:	6013      	str	r3, [r2, #0]
 8004a40:	4b9d      	ldr	r3, [pc, #628]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a9c      	ldr	r2, [pc, #624]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d013      	beq.n	8004a7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a54:	f7fd fd5e 	bl	8002514 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a5c:	f7fd fd5a 	bl	8002514 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	@ 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e2ae      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a6e:	4b92      	ldr	r3, [pc, #584]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0f0      	beq.n	8004a5c <HAL_RCC_OscConfig+0x2a8>
 8004a7a:	e014      	b.n	8004aa6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7c:	f7fd fd4a 	bl	8002514 <HAL_GetTick>
 8004a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a84:	f7fd fd46 	bl	8002514 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	@ 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e29a      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a96:	4b88      	ldr	r3, [pc, #544]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1f0      	bne.n	8004a84 <HAL_RCC_OscConfig+0x2d0>
 8004aa2:	e000      	b.n	8004aa6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d060      	beq.n	8004b74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d005      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x310>
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	2b0c      	cmp	r3, #12
 8004abc:	d119      	bne.n	8004af2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d116      	bne.n	8004af2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ac4:	4b7c      	ldr	r3, [pc, #496]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d005      	beq.n	8004adc <HAL_RCC_OscConfig+0x328>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e277      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004adc:	4b76      	ldr	r3, [pc, #472]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	061b      	lsls	r3, r3, #24
 8004aea:	4973      	ldr	r1, [pc, #460]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004af0:	e040      	b.n	8004b74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d023      	beq.n	8004b42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004afa:	4b6f      	ldr	r3, [pc, #444]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a6e      	ldr	r2, [pc, #440]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b06:	f7fd fd05 	bl	8002514 <HAL_GetTick>
 8004b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b0e:	f7fd fd01 	bl	8002514 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e255      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b20:	4b65      	ldr	r3, [pc, #404]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d0f0      	beq.n	8004b0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2c:	4b62      	ldr	r3, [pc, #392]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	061b      	lsls	r3, r3, #24
 8004b3a:	495f      	ldr	r1, [pc, #380]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	604b      	str	r3, [r1, #4]
 8004b40:	e018      	b.n	8004b74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b42:	4b5d      	ldr	r3, [pc, #372]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a5c      	ldr	r2, [pc, #368]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fd fce1 	bl	8002514 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b56:	f7fd fcdd 	bl	8002514 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e231      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b68:	4b53      	ldr	r3, [pc, #332]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d03c      	beq.n	8004bfa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01c      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b88:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b8e:	4a4a      	ldr	r2, [pc, #296]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b98:	f7fd fcbc 	bl	8002514 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba0:	f7fd fcb8 	bl	8002514 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e20c      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bb2:	4b41      	ldr	r3, [pc, #260]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0ef      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x3ec>
 8004bc0:	e01b      	b.n	8004bfa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bc2:	4b3d      	ldr	r3, [pc, #244]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bc8:	4a3b      	ldr	r2, [pc, #236]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd2:	f7fd fc9f 	bl	8002514 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bda:	f7fd fc9b 	bl	8002514 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e1ef      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bec:	4b32      	ldr	r3, [pc, #200]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1ef      	bne.n	8004bda <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 80a6 	beq.w	8004d54 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10d      	bne.n	8004c34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c18:	4b27      	ldr	r3, [pc, #156]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1c:	4a26      	ldr	r2, [pc, #152]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c22:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c24:	4b24      	ldr	r3, [pc, #144]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c30:	2301      	movs	r3, #1
 8004c32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c34:	4b21      	ldr	r3, [pc, #132]	@ (8004cbc <HAL_RCC_OscConfig+0x508>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d118      	bne.n	8004c72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c40:	4b1e      	ldr	r3, [pc, #120]	@ (8004cbc <HAL_RCC_OscConfig+0x508>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a1d      	ldr	r2, [pc, #116]	@ (8004cbc <HAL_RCC_OscConfig+0x508>)
 8004c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c4c:	f7fd fc62 	bl	8002514 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c54:	f7fd fc5e 	bl	8002514 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e1b2      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c66:	4b15      	ldr	r3, [pc, #84]	@ (8004cbc <HAL_RCC_OscConfig+0x508>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f0      	beq.n	8004c54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d108      	bne.n	8004c8c <HAL_RCC_OscConfig+0x4d8>
 8004c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c80:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c82:	f043 0301 	orr.w	r3, r3, #1
 8004c86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c8a:	e029      	b.n	8004ce0 <HAL_RCC_OscConfig+0x52c>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	2b05      	cmp	r3, #5
 8004c92:	d115      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x50c>
 8004c94:	4b08      	ldr	r3, [pc, #32]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9a:	4a07      	ldr	r2, [pc, #28]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004c9c:	f043 0304 	orr.w	r3, r3, #4
 8004ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ca4:	4b04      	ldr	r3, [pc, #16]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004caa:	4a03      	ldr	r2, [pc, #12]	@ (8004cb8 <HAL_RCC_OscConfig+0x504>)
 8004cac:	f043 0301 	orr.w	r3, r3, #1
 8004cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cb4:	e014      	b.n	8004ce0 <HAL_RCC_OscConfig+0x52c>
 8004cb6:	bf00      	nop
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40007000 	.word	0x40007000
 8004cc0:	4b9a      	ldr	r3, [pc, #616]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc6:	4a99      	ldr	r2, [pc, #612]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004cc8:	f023 0301 	bic.w	r3, r3, #1
 8004ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cd0:	4b96      	ldr	r3, [pc, #600]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cd6:	4a95      	ldr	r2, [pc, #596]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004cd8:	f023 0304 	bic.w	r3, r3, #4
 8004cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d016      	beq.n	8004d16 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce8:	f7fd fc14 	bl	8002514 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cee:	e00a      	b.n	8004d06 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf0:	f7fd fc10 	bl	8002514 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e162      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d06:	4b89      	ldr	r3, [pc, #548]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d0ed      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x53c>
 8004d14:	e015      	b.n	8004d42 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d16:	f7fd fbfd 	bl	8002514 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d1c:	e00a      	b.n	8004d34 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d1e:	f7fd fbf9 	bl	8002514 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e14b      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d34:	4b7d      	ldr	r3, [pc, #500]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d3a:	f003 0302 	and.w	r3, r3, #2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1ed      	bne.n	8004d1e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d42:	7ffb      	ldrb	r3, [r7, #31]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d105      	bne.n	8004d54 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d48:	4b78      	ldr	r3, [pc, #480]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d4c:	4a77      	ldr	r2, [pc, #476]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0320 	and.w	r3, r3, #32
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d03c      	beq.n	8004dda <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01c      	beq.n	8004da2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d68:	4b70      	ldr	r3, [pc, #448]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d6e:	4a6f      	ldr	r2, [pc, #444]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d78:	f7fd fbcc 	bl	8002514 <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d80:	f7fd fbc8 	bl	8002514 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e11c      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d92:	4b66      	ldr	r3, [pc, #408]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004d94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0ef      	beq.n	8004d80 <HAL_RCC_OscConfig+0x5cc>
 8004da0:	e01b      	b.n	8004dda <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004da2:	4b62      	ldr	r3, [pc, #392]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da8:	4a60      	ldr	r2, [pc, #384]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004daa:	f023 0301 	bic.w	r3, r3, #1
 8004dae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db2:	f7fd fbaf 	bl	8002514 <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004db8:	e008      	b.n	8004dcc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dba:	f7fd fbab 	bl	8002514 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e0ff      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dcc:	4b57      	ldr	r3, [pc, #348]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1ef      	bne.n	8004dba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 80f3 	beq.w	8004fca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	f040 80c9 	bne.w	8004f80 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004dee:	4b4f      	ldr	r3, [pc, #316]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f003 0203 	and.w	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d12c      	bne.n	8004e5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d123      	bne.n	8004e5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e1e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d11b      	bne.n	8004e5c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d113      	bne.n	8004e5c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3e:	085b      	lsrs	r3, r3, #1
 8004e40:	3b01      	subs	r3, #1
 8004e42:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d109      	bne.n	8004e5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e52:	085b      	lsrs	r3, r3, #1
 8004e54:	3b01      	subs	r3, #1
 8004e56:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d06b      	beq.n	8004f34 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	2b0c      	cmp	r3, #12
 8004e60:	d062      	beq.n	8004f28 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e62:	4b32      	ldr	r3, [pc, #200]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e0ac      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e72:	4b2e      	ldr	r3, [pc, #184]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a2d      	ldr	r2, [pc, #180]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004e78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e7e:	f7fd fb49 	bl	8002514 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e86:	f7fd fb45 	bl	8002514 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e099      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e98:	4b24      	ldr	r3, [pc, #144]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1f0      	bne.n	8004e86 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ea4:	4b21      	ldr	r3, [pc, #132]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	4b21      	ldr	r3, [pc, #132]	@ (8004f30 <HAL_RCC_OscConfig+0x77c>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004eb4:	3a01      	subs	r2, #1
 8004eb6:	0112      	lsls	r2, r2, #4
 8004eb8:	4311      	orrs	r1, r2
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ebe:	0212      	lsls	r2, r2, #8
 8004ec0:	4311      	orrs	r1, r2
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ec6:	0852      	lsrs	r2, r2, #1
 8004ec8:	3a01      	subs	r2, #1
 8004eca:	0552      	lsls	r2, r2, #21
 8004ecc:	4311      	orrs	r1, r2
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ed2:	0852      	lsrs	r2, r2, #1
 8004ed4:	3a01      	subs	r2, #1
 8004ed6:	0652      	lsls	r2, r2, #25
 8004ed8:	4311      	orrs	r1, r2
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ede:	06d2      	lsls	r2, r2, #27
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	4912      	ldr	r1, [pc, #72]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ee8:	4b10      	ldr	r3, [pc, #64]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a0f      	ldr	r2, [pc, #60]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f00:	f7fd fb08 	bl	8002514 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f08:	f7fd fb04 	bl	8002514 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e058      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f1a:	4b04      	ldr	r3, [pc, #16]	@ (8004f2c <HAL_RCC_OscConfig+0x778>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0f0      	beq.n	8004f08 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f26:	e050      	b.n	8004fca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e04f      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f34:	4b27      	ldr	r3, [pc, #156]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d144      	bne.n	8004fca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f40:	4b24      	ldr	r3, [pc, #144]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a23      	ldr	r2, [pc, #140]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f4c:	4b21      	ldr	r3, [pc, #132]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	4a20      	ldr	r2, [pc, #128]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f58:	f7fd fadc 	bl	8002514 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f60:	f7fd fad8 	bl	8002514 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e02c      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f72:	4b18      	ldr	r3, [pc, #96]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0x7ac>
 8004f7e:	e024      	b.n	8004fca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d01f      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f86:	4b13      	ldr	r3, [pc, #76]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a12      	ldr	r2, [pc, #72]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004f8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f92:	f7fd fabf 	bl	8002514 <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f98:	e008      	b.n	8004fac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f9a:	f7fd fabb 	bl	8002514 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e00f      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fac:	4b09      	ldr	r3, [pc, #36]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1f0      	bne.n	8004f9a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004fb8:	4b06      	ldr	r3, [pc, #24]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004fba:	68da      	ldr	r2, [r3, #12]
 8004fbc:	4905      	ldr	r1, [pc, #20]	@ (8004fd4 <HAL_RCC_OscConfig+0x820>)
 8004fbe:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <HAL_RCC_OscConfig+0x824>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	60cb      	str	r3, [r1, #12]
 8004fc4:	e001      	b.n	8004fca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3720      	adds	r7, #32
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	feeefffc 	.word	0xfeeefffc

08004fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0e7      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ff0:	4b75      	ldr	r3, [pc, #468]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d910      	bls.n	8005020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffe:	4b72      	ldr	r3, [pc, #456]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f023 0207 	bic.w	r2, r3, #7
 8005006:	4970      	ldr	r1, [pc, #448]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	4313      	orrs	r3, r2
 800500c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800500e:	4b6e      	ldr	r3, [pc, #440]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	429a      	cmp	r2, r3
 800501a:	d001      	beq.n	8005020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e0cf      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d010      	beq.n	800504e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	4b66      	ldr	r3, [pc, #408]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005038:	429a      	cmp	r2, r3
 800503a:	d908      	bls.n	800504e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800503c:	4b63      	ldr	r3, [pc, #396]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	4960      	ldr	r1, [pc, #384]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d04c      	beq.n	80050f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2b03      	cmp	r3, #3
 8005060:	d107      	bne.n	8005072 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005062:	4b5a      	ldr	r3, [pc, #360]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d121      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e0a6      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b02      	cmp	r3, #2
 8005078:	d107      	bne.n	800508a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800507a:	4b54      	ldr	r3, [pc, #336]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d115      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e09a      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d107      	bne.n	80050a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005092:	4b4e      	ldr	r3, [pc, #312]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e08e      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050a2:	4b4a      	ldr	r3, [pc, #296]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e086      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050b2:	4b46      	ldr	r3, [pc, #280]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f023 0203 	bic.w	r2, r3, #3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	4943      	ldr	r1, [pc, #268]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050c4:	f7fd fa26 	bl	8002514 <HAL_GetTick>
 80050c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ca:	e00a      	b.n	80050e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050cc:	f7fd fa22 	bl	8002514 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e06e      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e2:	4b3a      	ldr	r3, [pc, #232]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 020c 	and.w	r2, r3, #12
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d1eb      	bne.n	80050cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d010      	beq.n	8005122 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	4b31      	ldr	r3, [pc, #196]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800510c:	429a      	cmp	r2, r3
 800510e:	d208      	bcs.n	8005122 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005110:	4b2e      	ldr	r3, [pc, #184]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	492b      	ldr	r1, [pc, #172]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800511e:	4313      	orrs	r3, r2
 8005120:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005122:	4b29      	ldr	r3, [pc, #164]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	429a      	cmp	r2, r3
 800512e:	d210      	bcs.n	8005152 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005130:	4b25      	ldr	r3, [pc, #148]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f023 0207 	bic.w	r2, r3, #7
 8005138:	4923      	ldr	r1, [pc, #140]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	4313      	orrs	r3, r2
 800513e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005140:	4b21      	ldr	r3, [pc, #132]	@ (80051c8 <HAL_RCC_ClockConfig+0x1ec>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	429a      	cmp	r2, r3
 800514c:	d001      	beq.n	8005152 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e036      	b.n	80051c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0304 	and.w	r3, r3, #4
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800515e:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	4918      	ldr	r1, [pc, #96]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800516c:	4313      	orrs	r3, r2
 800516e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800517c:	4b13      	ldr	r3, [pc, #76]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4910      	ldr	r1, [pc, #64]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 800518c:	4313      	orrs	r3, r2
 800518e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005190:	f000 f824 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8005194:	4602      	mov	r2, r0
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <HAL_RCC_ClockConfig+0x1f0>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	091b      	lsrs	r3, r3, #4
 800519c:	f003 030f 	and.w	r3, r3, #15
 80051a0:	490b      	ldr	r1, [pc, #44]	@ (80051d0 <HAL_RCC_ClockConfig+0x1f4>)
 80051a2:	5ccb      	ldrb	r3, [r1, r3]
 80051a4:	f003 031f 	and.w	r3, r3, #31
 80051a8:	fa22 f303 	lsr.w	r3, r2, r3
 80051ac:	4a09      	ldr	r2, [pc, #36]	@ (80051d4 <HAL_RCC_ClockConfig+0x1f8>)
 80051ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051b0:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <HAL_RCC_ClockConfig+0x1fc>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fd f95d 	bl	8002474 <HAL_InitTick>
 80051ba:	4603      	mov	r3, r0
 80051bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80051be:	7afb      	ldrb	r3, [r7, #11]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	40022000 	.word	0x40022000
 80051cc:	40021000 	.word	0x40021000
 80051d0:	0800b6f4 	.word	0x0800b6f4
 80051d4:	20000044 	.word	0x20000044
 80051d8:	20000048 	.word	0x20000048

080051dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	b089      	sub	sp, #36	@ 0x24
 80051e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	61fb      	str	r3, [r7, #28]
 80051e6:	2300      	movs	r3, #0
 80051e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051ea:	4b3e      	ldr	r3, [pc, #248]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f003 030c 	and.w	r3, r3, #12
 80051f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051f4:	4b3b      	ldr	r3, [pc, #236]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0303 	and.w	r3, r3, #3
 80051fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d005      	beq.n	8005210 <HAL_RCC_GetSysClockFreq+0x34>
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d121      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d11e      	bne.n	800524e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005210:	4b34      	ldr	r3, [pc, #208]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0308 	and.w	r3, r3, #8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d107      	bne.n	800522c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800521c:	4b31      	ldr	r3, [pc, #196]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800521e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	f003 030f 	and.w	r3, r3, #15
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	e005      	b.n	8005238 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800522c:	4b2d      	ldr	r3, [pc, #180]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	091b      	lsrs	r3, r3, #4
 8005232:	f003 030f 	and.w	r3, r3, #15
 8005236:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005238:	4a2b      	ldr	r2, [pc, #172]	@ (80052e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005240:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10d      	bne.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800524c:	e00a      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b04      	cmp	r3, #4
 8005252:	d102      	bne.n	800525a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005254:	4b25      	ldr	r3, [pc, #148]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x110>)
 8005256:	61bb      	str	r3, [r7, #24]
 8005258:	e004      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	2b08      	cmp	r3, #8
 800525e:	d101      	bne.n	8005264 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005260:	4b23      	ldr	r3, [pc, #140]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005262:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b0c      	cmp	r3, #12
 8005268:	d134      	bne.n	80052d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800526a:	4b1e      	ldr	r3, [pc, #120]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b02      	cmp	r3, #2
 8005278:	d003      	beq.n	8005282 <HAL_RCC_GetSysClockFreq+0xa6>
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b03      	cmp	r3, #3
 800527e:	d003      	beq.n	8005288 <HAL_RCC_GetSysClockFreq+0xac>
 8005280:	e005      	b.n	800528e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005282:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_RCC_GetSysClockFreq+0x110>)
 8005284:	617b      	str	r3, [r7, #20]
      break;
 8005286:	e005      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005288:	4b19      	ldr	r3, [pc, #100]	@ (80052f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800528a:	617b      	str	r3, [r7, #20]
      break;
 800528c:	e002      	b.n	8005294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	617b      	str	r3, [r7, #20]
      break;
 8005292:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005294:	4b13      	ldr	r3, [pc, #76]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	091b      	lsrs	r3, r3, #4
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	3301      	adds	r3, #1
 80052a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052a2:	4b10      	ldr	r3, [pc, #64]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	0a1b      	lsrs	r3, r3, #8
 80052a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	fb03 f202 	mul.w	r2, r3, r2
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80052ba:	4b0a      	ldr	r3, [pc, #40]	@ (80052e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	0e5b      	lsrs	r3, r3, #25
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	3301      	adds	r3, #1
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80052d4:	69bb      	ldr	r3, [r7, #24]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3724      	adds	r7, #36	@ 0x24
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	0800b70c 	.word	0x0800b70c
 80052ec:	00f42400 	.word	0x00f42400
 80052f0:	007a1200 	.word	0x007a1200

080052f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f8:	4b03      	ldr	r3, [pc, #12]	@ (8005308 <HAL_RCC_GetHCLKFreq+0x14>)
 80052fa:	681b      	ldr	r3, [r3, #0]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000044 	.word	0x20000044

0800530c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005310:	f7ff fff0 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b06      	ldr	r3, [pc, #24]	@ (8005330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	0a1b      	lsrs	r3, r3, #8
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	4904      	ldr	r1, [pc, #16]	@ (8005334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800532c:	4618      	mov	r0, r3
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40021000 	.word	0x40021000
 8005334:	0800b704 	.word	0x0800b704

08005338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800533c:	f7ff ffda 	bl	80052f4 <HAL_RCC_GetHCLKFreq>
 8005340:	4602      	mov	r2, r0
 8005342:	4b06      	ldr	r3, [pc, #24]	@ (800535c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	0adb      	lsrs	r3, r3, #11
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	4904      	ldr	r1, [pc, #16]	@ (8005360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800534e:	5ccb      	ldrb	r3, [r1, r3]
 8005350:	f003 031f 	and.w	r3, r3, #31
 8005354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005358:	4618      	mov	r0, r3
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40021000 	.word	0x40021000
 8005360:	0800b704 	.word	0x0800b704

08005364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800536c:	2300      	movs	r3, #0
 800536e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005370:	4b2a      	ldr	r3, [pc, #168]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800537c:	f7ff f9b6 	bl	80046ec <HAL_PWREx_GetVoltageRange>
 8005380:	6178      	str	r0, [r7, #20]
 8005382:	e014      	b.n	80053ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005384:	4b25      	ldr	r3, [pc, #148]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005388:	4a24      	ldr	r2, [pc, #144]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800538a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800538e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005390:	4b22      	ldr	r3, [pc, #136]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800539c:	f7ff f9a6 	bl	80046ec <HAL_PWREx_GetVoltageRange>
 80053a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053a2:	4b1e      	ldr	r3, [pc, #120]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a6:	4a1d      	ldr	r2, [pc, #116]	@ (800541c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053b4:	d10b      	bne.n	80053ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b80      	cmp	r3, #128	@ 0x80
 80053ba:	d919      	bls.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2ba0      	cmp	r3, #160	@ 0xa0
 80053c0:	d902      	bls.n	80053c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053c2:	2302      	movs	r3, #2
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	e013      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053c8:	2301      	movs	r3, #1
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	e010      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b80      	cmp	r3, #128	@ 0x80
 80053d2:	d902      	bls.n	80053da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80053d4:	2303      	movs	r3, #3
 80053d6:	613b      	str	r3, [r7, #16]
 80053d8:	e00a      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b80      	cmp	r3, #128	@ 0x80
 80053de:	d102      	bne.n	80053e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80053e0:	2302      	movs	r3, #2
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e004      	b.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b70      	cmp	r3, #112	@ 0x70
 80053ea:	d101      	bne.n	80053f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80053ec:	2301      	movs	r3, #1
 80053ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80053f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f023 0207 	bic.w	r2, r3, #7
 80053f8:	4909      	ldr	r1, [pc, #36]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005400:	4b07      	ldr	r3, [pc, #28]	@ (8005420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	d001      	beq.n	8005412 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40021000 	.word	0x40021000
 8005420:	40022000 	.word	0x40022000

08005424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800542c:	2300      	movs	r3, #0
 800542e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005430:	2300      	movs	r3, #0
 8005432:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800543c:	2b00      	cmp	r3, #0
 800543e:	d031      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005444:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005448:	d01a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800544a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800544e:	d814      	bhi.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d009      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005454:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005458:	d10f      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800545a:	4b5d      	ldr	r3, [pc, #372]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	4a5c      	ldr	r2, [pc, #368]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005464:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005466:	e00c      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3304      	adds	r3, #4
 800546c:	2100      	movs	r1, #0
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fa44 	bl	80058fc <RCCEx_PLLSAI1_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005478:	e003      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	74fb      	strb	r3, [r7, #19]
      break;
 800547e:	e000      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005480:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005482:	7cfb      	ldrb	r3, [r7, #19]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005488:	4b51      	ldr	r3, [pc, #324]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800548a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800548e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005496:	494e      	ldr	r1, [pc, #312]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005498:	4313      	orrs	r3, r2
 800549a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800549e:	e001      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a0:	7cfb      	ldrb	r3, [r7, #19]
 80054a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 809e 	beq.w	80055ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054b2:	2300      	movs	r3, #0
 80054b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80054b6:	4b46      	ldr	r3, [pc, #280]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80054c6:	2300      	movs	r3, #0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00d      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054cc:	4b40      	ldr	r3, [pc, #256]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d0:	4a3f      	ldr	r2, [pc, #252]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80054d8:	4b3d      	ldr	r3, [pc, #244]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e0:	60bb      	str	r3, [r7, #8]
 80054e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054e4:	2301      	movs	r3, #1
 80054e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80054e8:	4b3a      	ldr	r3, [pc, #232]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a39      	ldr	r2, [pc, #228]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80054ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054f4:	f7fd f80e 	bl	8002514 <HAL_GetTick>
 80054f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054fa:	e009      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054fc:	f7fd f80a 	bl	8002514 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d902      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	74fb      	strb	r3, [r7, #19]
        break;
 800550e:	e005      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005510:	4b30      	ldr	r3, [pc, #192]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0ef      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800551c:	7cfb      	ldrb	r3, [r7, #19]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d15a      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005522:	4b2b      	ldr	r3, [pc, #172]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800552c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d01e      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	429a      	cmp	r2, r3
 800553c:	d019      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800553e:	4b24      	ldr	r3, [pc, #144]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005548:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800554a:	4b21      	ldr	r3, [pc, #132]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005550:	4a1f      	ldr	r2, [pc, #124]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005556:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800555a:	4b1d      	ldr	r3, [pc, #116]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800555c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005560:	4a1b      	ldr	r2, [pc, #108]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005562:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005566:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800556a:	4a19      	ldr	r2, [pc, #100]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d016      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557c:	f7fc ffca 	bl	8002514 <HAL_GetTick>
 8005580:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005582:	e00b      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005584:	f7fc ffc6 	bl	8002514 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005592:	4293      	cmp	r3, r2
 8005594:	d902      	bls.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	74fb      	strb	r3, [r7, #19]
            break;
 800559a:	e006      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800559c:	4b0c      	ldr	r3, [pc, #48]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800559e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0ec      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80055aa:	7cfb      	ldrb	r3, [r7, #19]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10b      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055b0:	4b07      	ldr	r3, [pc, #28]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055be:	4904      	ldr	r1, [pc, #16]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80055c6:	e009      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055c8:	7cfb      	ldrb	r3, [r7, #19]
 80055ca:	74bb      	strb	r3, [r7, #18]
 80055cc:	e006      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80055ce:	bf00      	nop
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055d8:	7cfb      	ldrb	r3, [r7, #19]
 80055da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055dc:	7c7b      	ldrb	r3, [r7, #17]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d105      	bne.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055e2:	4b9e      	ldr	r3, [pc, #632]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80055e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e6:	4a9d      	ldr	r2, [pc, #628]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00a      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055fa:	4b98      	ldr	r3, [pc, #608]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005600:	f023 0203 	bic.w	r2, r3, #3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	4994      	ldr	r1, [pc, #592]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800560a:	4313      	orrs	r3, r2
 800560c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800561c:	4b8f      	ldr	r3, [pc, #572]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800561e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005622:	f023 020c 	bic.w	r2, r3, #12
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	498c      	ldr	r1, [pc, #560]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800562c:	4313      	orrs	r3, r2
 800562e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0304 	and.w	r3, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800563e:	4b87      	ldr	r3, [pc, #540]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005644:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564c:	4983      	ldr	r1, [pc, #524]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800564e:	4313      	orrs	r3, r2
 8005650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0308 	and.w	r3, r3, #8
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005660:	4b7e      	ldr	r3, [pc, #504]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005666:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566e:	497b      	ldr	r1, [pc, #492]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005670:	4313      	orrs	r3, r2
 8005672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0320 	and.w	r3, r3, #32
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005682:	4b76      	ldr	r3, [pc, #472]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005688:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005690:	4972      	ldr	r1, [pc, #456]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005692:	4313      	orrs	r3, r2
 8005694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056a4:	4b6d      	ldr	r3, [pc, #436]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056aa:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b2:	496a      	ldr	r1, [pc, #424]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056c6:	4b65      	ldr	r3, [pc, #404]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056cc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d4:	4961      	ldr	r1, [pc, #388]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00a      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056e8:	4b5c      	ldr	r3, [pc, #368]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f6:	4959      	ldr	r1, [pc, #356]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800570a:	4b54      	ldr	r3, [pc, #336]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800570c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005710:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005718:	4950      	ldr	r1, [pc, #320]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00a      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800572c:	4b4b      	ldr	r3, [pc, #300]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800572e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005732:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573a:	4948      	ldr	r1, [pc, #288]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800573c:	4313      	orrs	r3, r2
 800573e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800574e:	4b43      	ldr	r3, [pc, #268]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005750:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005754:	f023 0203 	bic.w	r2, r3, #3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575c:	493f      	ldr	r1, [pc, #252]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800575e:	4313      	orrs	r3, r2
 8005760:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d028      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005770:	4b3a      	ldr	r3, [pc, #232]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005776:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800577e:	4937      	ldr	r1, [pc, #220]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800578a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800578e:	d106      	bne.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005790:	4b32      	ldr	r3, [pc, #200]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4a31      	ldr	r2, [pc, #196]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800579a:	60d3      	str	r3, [r2, #12]
 800579c:	e011      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057a6:	d10c      	bne.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3304      	adds	r3, #4
 80057ac:	2101      	movs	r1, #1
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 f8a4 	bl	80058fc <RCCEx_PLLSAI1_Config>
 80057b4:	4603      	mov	r3, r0
 80057b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80057b8:	7cfb      	ldrb	r3, [r7, #19]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 80057be:	7cfb      	ldrb	r3, [r7, #19]
 80057c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d028      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057ce:	4b23      	ldr	r3, [pc, #140]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057dc:	491f      	ldr	r1, [pc, #124]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057ec:	d106      	bne.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057ee:	4b1b      	ldr	r3, [pc, #108]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	4a1a      	ldr	r2, [pc, #104]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80057f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057f8:	60d3      	str	r3, [r2, #12]
 80057fa:	e011      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005800:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005804:	d10c      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	3304      	adds	r3, #4
 800580a:	2101      	movs	r1, #1
 800580c:	4618      	mov	r0, r3
 800580e:	f000 f875 	bl	80058fc <RCCEx_PLLSAI1_Config>
 8005812:	4603      	mov	r3, r0
 8005814:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005816:	7cfb      	ldrb	r3, [r7, #19]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 800581c:	7cfb      	ldrb	r3, [r7, #19]
 800581e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d02b      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800582c:	4b0b      	ldr	r3, [pc, #44]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800582e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005832:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800583a:	4908      	ldr	r1, [pc, #32]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800583c:	4313      	orrs	r3, r2
 800583e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005846:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800584a:	d109      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800584c:	4b03      	ldr	r3, [pc, #12]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	4a02      	ldr	r2, [pc, #8]	@ (800585c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005852:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005856:	60d3      	str	r3, [r2, #12]
 8005858:	e014      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800585a:	bf00      	nop
 800585c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005864:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005868:	d10c      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	3304      	adds	r3, #4
 800586e:	2101      	movs	r1, #1
 8005870:	4618      	mov	r0, r3
 8005872:	f000 f843 	bl	80058fc <RCCEx_PLLSAI1_Config>
 8005876:	4603      	mov	r3, r0
 8005878:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800587a:	7cfb      	ldrb	r3, [r7, #19]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8005880:	7cfb      	ldrb	r3, [r7, #19]
 8005882:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01c      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005890:	4b19      	ldr	r3, [pc, #100]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8005892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005896:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800589e:	4916      	ldr	r1, [pc, #88]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058ae:	d10c      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3304      	adds	r3, #4
 80058b4:	2102      	movs	r1, #2
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 f820 	bl	80058fc <RCCEx_PLLSAI1_Config>
 80058bc:	4603      	mov	r3, r0
 80058be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058c0:	7cfb      	ldrb	r3, [r7, #19]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 80058c6:	7cfb      	ldrb	r3, [r7, #19]
 80058c8:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00a      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058d6:	4b08      	ldr	r3, [pc, #32]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80058d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e4:	4904      	ldr	r1, [pc, #16]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	40021000 	.word	0x40021000

080058fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800590a:	4b74      	ldr	r3, [pc, #464]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d018      	beq.n	8005948 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005916:	4b71      	ldr	r3, [pc, #452]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f003 0203 	and.w	r2, r3, #3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	429a      	cmp	r2, r3
 8005924:	d10d      	bne.n	8005942 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
       ||
 800592a:	2b00      	cmp	r3, #0
 800592c:	d009      	beq.n	8005942 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800592e:	4b6b      	ldr	r3, [pc, #428]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	091b      	lsrs	r3, r3, #4
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	1c5a      	adds	r2, r3, #1
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
       ||
 800593e:	429a      	cmp	r2, r3
 8005940:	d047      	beq.n	80059d2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
 8005946:	e044      	b.n	80059d2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2b03      	cmp	r3, #3
 800594e:	d018      	beq.n	8005982 <RCCEx_PLLSAI1_Config+0x86>
 8005950:	2b03      	cmp	r3, #3
 8005952:	d825      	bhi.n	80059a0 <RCCEx_PLLSAI1_Config+0xa4>
 8005954:	2b01      	cmp	r3, #1
 8005956:	d002      	beq.n	800595e <RCCEx_PLLSAI1_Config+0x62>
 8005958:	2b02      	cmp	r3, #2
 800595a:	d009      	beq.n	8005970 <RCCEx_PLLSAI1_Config+0x74>
 800595c:	e020      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800595e:	4b5f      	ldr	r3, [pc, #380]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	d11d      	bne.n	80059a6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800596e:	e01a      	b.n	80059a6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005970:	4b5a      	ldr	r3, [pc, #360]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005978:	2b00      	cmp	r3, #0
 800597a:	d116      	bne.n	80059aa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005980:	e013      	b.n	80059aa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005982:	4b56      	ldr	r3, [pc, #344]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10f      	bne.n	80059ae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800598e:	4b53      	ldr	r3, [pc, #332]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d109      	bne.n	80059ae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800599e:	e006      	b.n	80059ae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	73fb      	strb	r3, [r7, #15]
      break;
 80059a4:	e004      	b.n	80059b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059a6:	bf00      	nop
 80059a8:	e002      	b.n	80059b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059aa:	bf00      	nop
 80059ac:	e000      	b.n	80059b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10d      	bne.n	80059d2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059b6:	4b49      	ldr	r3, [pc, #292]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6819      	ldr	r1, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	3b01      	subs	r3, #1
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	430b      	orrs	r3, r1
 80059cc:	4943      	ldr	r1, [pc, #268]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059d2:	7bfb      	ldrb	r3, [r7, #15]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d17c      	bne.n	8005ad2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059d8:	4b40      	ldr	r3, [pc, #256]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a3f      	ldr	r2, [pc, #252]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 80059de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059e4:	f7fc fd96 	bl	8002514 <HAL_GetTick>
 80059e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059ea:	e009      	b.n	8005a00 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059ec:	f7fc fd92 	bl	8002514 <HAL_GetTick>
 80059f0:	4602      	mov	r2, r0
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d902      	bls.n	8005a00 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	73fb      	strb	r3, [r7, #15]
        break;
 80059fe:	e005      	b.n	8005a0c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a00:	4b36      	ldr	r3, [pc, #216]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1ef      	bne.n	80059ec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d15f      	bne.n	8005ad2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d110      	bne.n	8005a3a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a18:	4b30      	ldr	r3, [pc, #192]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005a20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	6892      	ldr	r2, [r2, #8]
 8005a28:	0211      	lsls	r1, r2, #8
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	68d2      	ldr	r2, [r2, #12]
 8005a2e:	06d2      	lsls	r2, r2, #27
 8005a30:	430a      	orrs	r2, r1
 8005a32:	492a      	ldr	r1, [pc, #168]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	610b      	str	r3, [r1, #16]
 8005a38:	e027      	b.n	8005a8a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d112      	bne.n	8005a66 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a40:	4b26      	ldr	r3, [pc, #152]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a48:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	6892      	ldr	r2, [r2, #8]
 8005a50:	0211      	lsls	r1, r2, #8
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	6912      	ldr	r2, [r2, #16]
 8005a56:	0852      	lsrs	r2, r2, #1
 8005a58:	3a01      	subs	r2, #1
 8005a5a:	0552      	lsls	r2, r2, #21
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	491f      	ldr	r1, [pc, #124]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	610b      	str	r3, [r1, #16]
 8005a64:	e011      	b.n	8005a8a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a66:	4b1d      	ldr	r3, [pc, #116]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a6e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6892      	ldr	r2, [r2, #8]
 8005a76:	0211      	lsls	r1, r2, #8
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6952      	ldr	r2, [r2, #20]
 8005a7c:	0852      	lsrs	r2, r2, #1
 8005a7e:	3a01      	subs	r2, #1
 8005a80:	0652      	lsls	r2, r2, #25
 8005a82:	430a      	orrs	r2, r1
 8005a84:	4915      	ldr	r1, [pc, #84]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a8a:	4b14      	ldr	r3, [pc, #80]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a13      	ldr	r2, [pc, #76]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a94:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a96:	f7fc fd3d 	bl	8002514 <HAL_GetTick>
 8005a9a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a9c:	e009      	b.n	8005ab2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a9e:	f7fc fd39 	bl	8002514 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d902      	bls.n	8005ab2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	73fb      	strb	r3, [r7, #15]
          break;
 8005ab0:	e005      	b.n	8005abe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0ef      	beq.n	8005a9e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005abe:	7bfb      	ldrb	r3, [r7, #15]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ac4:	4b05      	ldr	r3, [pc, #20]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	4903      	ldr	r1, [pc, #12]	@ (8005adc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	40021000 	.word	0x40021000

08005ae0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e049      	b.n	8005b86 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d106      	bne.n	8005b0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7fc fb2e 	bl	8002168 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	3304      	adds	r3, #4
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	4610      	mov	r0, r2
 8005b20:	f000 fade 	bl	80060e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
	...

08005b90 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d001      	beq.n	8005ba8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e038      	b.n	8005c1a <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c28 <HAL_TIM_Base_Start+0x98>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00e      	beq.n	8005bd8 <HAL_TIM_Base_Start+0x48>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc2:	d009      	beq.n	8005bd8 <HAL_TIM_Base_Start+0x48>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a18      	ldr	r2, [pc, #96]	@ (8005c2c <HAL_TIM_Base_Start+0x9c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d004      	beq.n	8005bd8 <HAL_TIM_Base_Start+0x48>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a17      	ldr	r2, [pc, #92]	@ (8005c30 <HAL_TIM_Base_Start+0xa0>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d115      	bne.n	8005c04 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689a      	ldr	r2, [r3, #8]
 8005bde:	4b15      	ldr	r3, [pc, #84]	@ (8005c34 <HAL_TIM_Base_Start+0xa4>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d015      	beq.n	8005c16 <HAL_TIM_Base_Start+0x86>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf0:	d011      	beq.n	8005c16 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f042 0201 	orr.w	r2, r2, #1
 8005c00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c02:	e008      	b.n	8005c16 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0201 	orr.w	r2, r2, #1
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	e000      	b.n	8005c18 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40012c00 	.word	0x40012c00
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40014000 	.word	0x40014000
 8005c34:	00010007 	.word	0x00010007

08005c38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d001      	beq.n	8005c50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e040      	b.n	8005cd2 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68da      	ldr	r2, [r3, #12]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0xa8>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00e      	beq.n	8005c90 <HAL_TIM_Base_Start_IT+0x58>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c7a:	d009      	beq.n	8005c90 <HAL_TIM_Base_Start_IT+0x58>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a18      	ldr	r2, [pc, #96]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xac>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d004      	beq.n	8005c90 <HAL_TIM_Base_Start_IT+0x58>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a17      	ldr	r2, [pc, #92]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d115      	bne.n	8005cbc <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	4b15      	ldr	r3, [pc, #84]	@ (8005cec <HAL_TIM_Base_Start_IT+0xb4>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b06      	cmp	r3, #6
 8005ca0:	d015      	beq.n	8005cce <HAL_TIM_Base_Start_IT+0x96>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ca8:	d011      	beq.n	8005cce <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f042 0201 	orr.w	r2, r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cba:	e008      	b.n	8005cce <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	e000      	b.n	8005cd0 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	40012c00 	.word	0x40012c00
 8005ce4:	40000400 	.word	0x40000400
 8005ce8:	40014000 	.word	0x40014000
 8005cec:	00010007 	.word	0x00010007

08005cf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f003 0302 	and.w	r3, r3, #2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d020      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d01b      	beq.n	8005d54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f06f 0202 	mvn.w	r2, #2
 8005d24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f9b2 	bl	80060a4 <HAL_TIM_IC_CaptureCallback>
 8005d40:	e005      	b.n	8005d4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 f9a4 	bl	8006090 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f9b5 	bl	80060b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f003 0304 	and.w	r3, r3, #4
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d020      	beq.n	8005da0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 0304 	and.w	r3, r3, #4
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01b      	beq.n	8005da0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f06f 0204 	mvn.w	r2, #4
 8005d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2202      	movs	r2, #2
 8005d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d003      	beq.n	8005d8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f98c 	bl	80060a4 <HAL_TIM_IC_CaptureCallback>
 8005d8c:	e005      	b.n	8005d9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f97e 	bl	8006090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f98f 	bl	80060b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0308 	and.w	r3, r3, #8
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d020      	beq.n	8005dec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f003 0308 	and.w	r3, r3, #8
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d01b      	beq.n	8005dec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0208 	mvn.w	r2, #8
 8005dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2204      	movs	r2, #4
 8005dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f003 0303 	and.w	r3, r3, #3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f966 	bl	80060a4 <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f958 	bl	8006090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f969 	bl	80060b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	f003 0310 	and.w	r3, r3, #16
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d020      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f003 0310 	and.w	r3, r3, #16
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01b      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f06f 0210 	mvn.w	r2, #16
 8005e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2208      	movs	r2, #8
 8005e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 f940 	bl	80060a4 <HAL_TIM_IC_CaptureCallback>
 8005e24:	e005      	b.n	8005e32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f932 	bl	8006090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f943 	bl	80060b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00c      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f003 0301 	and.w	r3, r3, #1
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f06f 0201 	mvn.w	r2, #1
 8005e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fb fef4 	bl	8001c44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d104      	bne.n	8005e70 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00c      	beq.n	8005e8a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d007      	beq.n	8005e8a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 fab7 	bl	80063f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00c      	beq.n	8005eae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d007      	beq.n	8005eae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 faaf 	bl	800640c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00c      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d007      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f8fd 	bl	80060cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	f003 0320 	and.w	r3, r3, #32
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00c      	beq.n	8005ef6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d007      	beq.n	8005ef6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f06f 0220 	mvn.w	r2, #32
 8005eee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 fa77 	bl	80063e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ef6:	bf00      	nop
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b084      	sub	sp, #16
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
 8005f06:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d101      	bne.n	8005f1a <HAL_TIM_ConfigClockSource+0x1c>
 8005f16:	2302      	movs	r3, #2
 8005f18:	e0b6      	b.n	8006088 <HAL_TIM_ConfigClockSource+0x18a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f38:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f3c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f44:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f56:	d03e      	beq.n	8005fd6 <HAL_TIM_ConfigClockSource+0xd8>
 8005f58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f5c:	f200 8087 	bhi.w	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f64:	f000 8086 	beq.w	8006074 <HAL_TIM_ConfigClockSource+0x176>
 8005f68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f6c:	d87f      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f6e:	2b70      	cmp	r3, #112	@ 0x70
 8005f70:	d01a      	beq.n	8005fa8 <HAL_TIM_ConfigClockSource+0xaa>
 8005f72:	2b70      	cmp	r3, #112	@ 0x70
 8005f74:	d87b      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f76:	2b60      	cmp	r3, #96	@ 0x60
 8005f78:	d050      	beq.n	800601c <HAL_TIM_ConfigClockSource+0x11e>
 8005f7a:	2b60      	cmp	r3, #96	@ 0x60
 8005f7c:	d877      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f7e:	2b50      	cmp	r3, #80	@ 0x50
 8005f80:	d03c      	beq.n	8005ffc <HAL_TIM_ConfigClockSource+0xfe>
 8005f82:	2b50      	cmp	r3, #80	@ 0x50
 8005f84:	d873      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f86:	2b40      	cmp	r3, #64	@ 0x40
 8005f88:	d058      	beq.n	800603c <HAL_TIM_ConfigClockSource+0x13e>
 8005f8a:	2b40      	cmp	r3, #64	@ 0x40
 8005f8c:	d86f      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f8e:	2b30      	cmp	r3, #48	@ 0x30
 8005f90:	d064      	beq.n	800605c <HAL_TIM_ConfigClockSource+0x15e>
 8005f92:	2b30      	cmp	r3, #48	@ 0x30
 8005f94:	d86b      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f96:	2b20      	cmp	r3, #32
 8005f98:	d060      	beq.n	800605c <HAL_TIM_ConfigClockSource+0x15e>
 8005f9a:	2b20      	cmp	r3, #32
 8005f9c:	d867      	bhi.n	800606e <HAL_TIM_ConfigClockSource+0x170>
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d05c      	beq.n	800605c <HAL_TIM_ConfigClockSource+0x15e>
 8005fa2:	2b10      	cmp	r3, #16
 8005fa4:	d05a      	beq.n	800605c <HAL_TIM_ConfigClockSource+0x15e>
 8005fa6:	e062      	b.n	800606e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fb8:	f000 f986 	bl	80062c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005fca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	609a      	str	r2, [r3, #8]
      break;
 8005fd4:	e04f      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fe6:	f000 f96f 	bl	80062c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689a      	ldr	r2, [r3, #8]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ff8:	609a      	str	r2, [r3, #8]
      break;
 8005ffa:	e03c      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006008:	461a      	mov	r2, r3
 800600a:	f000 f8e3 	bl	80061d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2150      	movs	r1, #80	@ 0x50
 8006014:	4618      	mov	r0, r3
 8006016:	f000 f93c 	bl	8006292 <TIM_ITRx_SetConfig>
      break;
 800601a:	e02c      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006028:	461a      	mov	r2, r3
 800602a:	f000 f902 	bl	8006232 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2160      	movs	r1, #96	@ 0x60
 8006034:	4618      	mov	r0, r3
 8006036:	f000 f92c 	bl	8006292 <TIM_ITRx_SetConfig>
      break;
 800603a:	e01c      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006048:	461a      	mov	r2, r3
 800604a:	f000 f8c3 	bl	80061d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2140      	movs	r1, #64	@ 0x40
 8006054:	4618      	mov	r0, r3
 8006056:	f000 f91c 	bl	8006292 <TIM_ITRx_SetConfig>
      break;
 800605a:	e00c      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4619      	mov	r1, r3
 8006066:	4610      	mov	r0, r2
 8006068:	f000 f913 	bl	8006292 <TIM_ITRx_SetConfig>
      break;
 800606c:	e003      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	73fb      	strb	r3, [r7, #15]
      break;
 8006072:	e000      	b.n	8006076 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006074:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006086:	7bfb      	ldrb	r3, [r7, #15]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3710      	adds	r7, #16
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a34      	ldr	r2, [pc, #208]	@ (80061c4 <TIM_Base_SetConfig+0xe4>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d007      	beq.n	8006108 <TIM_Base_SetConfig+0x28>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fe:	d003      	beq.n	8006108 <TIM_Base_SetConfig+0x28>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a31      	ldr	r2, [pc, #196]	@ (80061c8 <TIM_Base_SetConfig+0xe8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d108      	bne.n	800611a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800610e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	4313      	orrs	r3, r2
 8006118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a29      	ldr	r2, [pc, #164]	@ (80061c4 <TIM_Base_SetConfig+0xe4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00f      	beq.n	8006142 <TIM_Base_SetConfig+0x62>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006128:	d00b      	beq.n	8006142 <TIM_Base_SetConfig+0x62>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a26      	ldr	r2, [pc, #152]	@ (80061c8 <TIM_Base_SetConfig+0xe8>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d007      	beq.n	8006142 <TIM_Base_SetConfig+0x62>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a25      	ldr	r2, [pc, #148]	@ (80061cc <TIM_Base_SetConfig+0xec>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d003      	beq.n	8006142 <TIM_Base_SetConfig+0x62>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a24      	ldr	r2, [pc, #144]	@ (80061d0 <TIM_Base_SetConfig+0xf0>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d108      	bne.n	8006154 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006148:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	4313      	orrs	r3, r2
 8006152:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	4313      	orrs	r3, r2
 8006160:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	689a      	ldr	r2, [r3, #8]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a12      	ldr	r2, [pc, #72]	@ (80061c4 <TIM_Base_SetConfig+0xe4>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d007      	beq.n	8006190 <TIM_Base_SetConfig+0xb0>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a12      	ldr	r2, [pc, #72]	@ (80061cc <TIM_Base_SetConfig+0xec>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d003      	beq.n	8006190 <TIM_Base_SetConfig+0xb0>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a11      	ldr	r2, [pc, #68]	@ (80061d0 <TIM_Base_SetConfig+0xf0>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d103      	bne.n	8006198 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	691a      	ldr	r2, [r3, #16]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d105      	bne.n	80061b6 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	611a      	str	r2, [r3, #16]
  }
}
 80061b6:	bf00      	nop
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	40012c00 	.word	0x40012c00
 80061c8:	40000400 	.word	0x40000400
 80061cc:	40014000 	.word	0x40014000
 80061d0:	40014400 	.word	0x40014400

080061d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	f023 0201 	bic.w	r2, r3, #1
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f023 030a 	bic.w	r3, r3, #10
 8006210:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	621a      	str	r2, [r3, #32]
}
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006232:	b480      	push	{r7}
 8006234:	b087      	sub	sp, #28
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f023 0210 	bic.w	r2, r3, #16
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	699b      	ldr	r3, [r3, #24]
 8006254:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800625c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	031b      	lsls	r3, r3, #12
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4313      	orrs	r3, r2
 8006266:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800626e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	011b      	lsls	r3, r3, #4
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	621a      	str	r2, [r3, #32]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr

08006292 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006292:	b480      	push	{r7}
 8006294:	b085      	sub	sp, #20
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062aa:	683a      	ldr	r2, [r7, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	f043 0307 	orr.w	r3, r3, #7
 80062b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	609a      	str	r2, [r3, #8]
}
 80062bc:	bf00      	nop
 80062be:	3714      	adds	r7, #20
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	021a      	lsls	r2, r3, #8
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	609a      	str	r2, [r3, #8]
}
 80062fc:	bf00      	nop
 80062fe:	371c      	adds	r7, #28
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800631c:	2302      	movs	r3, #2
 800631e:	e054      	b.n	80063ca <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a24      	ldr	r2, [pc, #144]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d108      	bne.n	800635c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006350:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	4313      	orrs	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006362:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a17      	ldr	r2, [pc, #92]	@ (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00e      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006388:	d009      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a13      	ldr	r2, [pc, #76]	@ (80063dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a11      	ldr	r2, [pc, #68]	@ (80063e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d10c      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	40012c00 	.word	0x40012c00
 80063dc:	40000400 	.word	0x40000400
 80063e0:	40014000 	.word	0x40014000

080063e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e040      	b.n	80064b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006436:	2b00      	cmp	r3, #0
 8006438:	d106      	bne.n	8006448 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f7fb ff2a 	bl	800229c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2224      	movs	r2, #36	@ 0x24
 800644c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 0201 	bic.w	r2, r2, #1
 800645c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fb38 	bl	8006adc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 f8af 	bl	80065d0 <UART_SetConfig>
 8006472:	4603      	mov	r3, r0
 8006474:	2b01      	cmp	r3, #1
 8006476:	d101      	bne.n	800647c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e01b      	b.n	80064b4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685a      	ldr	r2, [r3, #4]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800648a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	689a      	ldr	r2, [r3, #8]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800649a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0201 	orr.w	r2, r2, #1
 80064aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 fbb7 	bl	8006c20 <UART_CheckIdleState>
 80064b2:	4603      	mov	r3, r0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3708      	adds	r7, #8
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08a      	sub	sp, #40	@ 0x28
 80064c0:	af02      	add	r7, sp, #8
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	603b      	str	r3, [r7, #0]
 80064c8:	4613      	mov	r3, r2
 80064ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064d0:	2b20      	cmp	r3, #32
 80064d2:	d177      	bne.n	80065c4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <HAL_UART_Transmit+0x24>
 80064da:	88fb      	ldrh	r3, [r7, #6]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d101      	bne.n	80064e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e070      	b.n	80065c6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2221      	movs	r2, #33	@ 0x21
 80064f0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064f2:	f7fc f80f 	bl	8002514 <HAL_GetTick>
 80064f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	88fa      	ldrh	r2, [r7, #6]
 80064fc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	88fa      	ldrh	r2, [r7, #6]
 8006504:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006510:	d108      	bne.n	8006524 <HAL_UART_Transmit+0x68>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d104      	bne.n	8006524 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800651a:	2300      	movs	r3, #0
 800651c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	e003      	b.n	800652c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006528:	2300      	movs	r3, #0
 800652a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800652c:	e02f      	b.n	800658e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	9300      	str	r3, [sp, #0]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	2200      	movs	r2, #0
 8006536:	2180      	movs	r1, #128	@ 0x80
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f000 fc19 	bl	8006d70 <UART_WaitOnFlagUntilTimeout>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d004      	beq.n	800654e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2220      	movs	r2, #32
 8006548:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e03b      	b.n	80065c6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10b      	bne.n	800656c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	881a      	ldrh	r2, [r3, #0]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006560:	b292      	uxth	r2, r2
 8006562:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	3302      	adds	r3, #2
 8006568:	61bb      	str	r3, [r7, #24]
 800656a:	e007      	b.n	800657c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	781a      	ldrb	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	3301      	adds	r3, #1
 800657a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006582:	b29b      	uxth	r3, r3
 8006584:	3b01      	subs	r3, #1
 8006586:	b29a      	uxth	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1c9      	bne.n	800652e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2200      	movs	r2, #0
 80065a2:	2140      	movs	r1, #64	@ 0x40
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 fbe3 	bl	8006d70 <UART_WaitOnFlagUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d004      	beq.n	80065ba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2220      	movs	r2, #32
 80065b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e005      	b.n	80065c6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2220      	movs	r2, #32
 80065be:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	e000      	b.n	80065c6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80065c4:	2302      	movs	r3, #2
  }
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3720      	adds	r7, #32
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065d4:	b08a      	sub	sp, #40	@ 0x28
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	689a      	ldr	r2, [r3, #8]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	431a      	orrs	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	4ba5      	ldr	r3, [pc, #660]	@ (8006894 <UART_SetConfig+0x2c4>)
 8006600:	4013      	ands	r3, r2
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	6812      	ldr	r2, [r2, #0]
 8006606:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006608:	430b      	orrs	r3, r1
 800660a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a9a      	ldr	r2, [pc, #616]	@ (8006898 <UART_SetConfig+0x2c8>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d004      	beq.n	800663c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006638:	4313      	orrs	r3, r2
 800663a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800664c:	430a      	orrs	r2, r1
 800664e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a91      	ldr	r2, [pc, #580]	@ (800689c <UART_SetConfig+0x2cc>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d126      	bne.n	80066a8 <UART_SetConfig+0xd8>
 800665a:	4b91      	ldr	r3, [pc, #580]	@ (80068a0 <UART_SetConfig+0x2d0>)
 800665c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006660:	f003 0303 	and.w	r3, r3, #3
 8006664:	2b03      	cmp	r3, #3
 8006666:	d81b      	bhi.n	80066a0 <UART_SetConfig+0xd0>
 8006668:	a201      	add	r2, pc, #4	@ (adr r2, 8006670 <UART_SetConfig+0xa0>)
 800666a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666e:	bf00      	nop
 8006670:	08006681 	.word	0x08006681
 8006674:	08006691 	.word	0x08006691
 8006678:	08006689 	.word	0x08006689
 800667c:	08006699 	.word	0x08006699
 8006680:	2301      	movs	r3, #1
 8006682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006686:	e0d6      	b.n	8006836 <UART_SetConfig+0x266>
 8006688:	2302      	movs	r3, #2
 800668a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800668e:	e0d2      	b.n	8006836 <UART_SetConfig+0x266>
 8006690:	2304      	movs	r3, #4
 8006692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006696:	e0ce      	b.n	8006836 <UART_SetConfig+0x266>
 8006698:	2308      	movs	r3, #8
 800669a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800669e:	e0ca      	b.n	8006836 <UART_SetConfig+0x266>
 80066a0:	2310      	movs	r3, #16
 80066a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066a6:	e0c6      	b.n	8006836 <UART_SetConfig+0x266>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a7d      	ldr	r2, [pc, #500]	@ (80068a4 <UART_SetConfig+0x2d4>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d138      	bne.n	8006724 <UART_SetConfig+0x154>
 80066b2:	4b7b      	ldr	r3, [pc, #492]	@ (80068a0 <UART_SetConfig+0x2d0>)
 80066b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066b8:	f003 030c 	and.w	r3, r3, #12
 80066bc:	2b0c      	cmp	r3, #12
 80066be:	d82d      	bhi.n	800671c <UART_SetConfig+0x14c>
 80066c0:	a201      	add	r2, pc, #4	@ (adr r2, 80066c8 <UART_SetConfig+0xf8>)
 80066c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c6:	bf00      	nop
 80066c8:	080066fd 	.word	0x080066fd
 80066cc:	0800671d 	.word	0x0800671d
 80066d0:	0800671d 	.word	0x0800671d
 80066d4:	0800671d 	.word	0x0800671d
 80066d8:	0800670d 	.word	0x0800670d
 80066dc:	0800671d 	.word	0x0800671d
 80066e0:	0800671d 	.word	0x0800671d
 80066e4:	0800671d 	.word	0x0800671d
 80066e8:	08006705 	.word	0x08006705
 80066ec:	0800671d 	.word	0x0800671d
 80066f0:	0800671d 	.word	0x0800671d
 80066f4:	0800671d 	.word	0x0800671d
 80066f8:	08006715 	.word	0x08006715
 80066fc:	2300      	movs	r3, #0
 80066fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006702:	e098      	b.n	8006836 <UART_SetConfig+0x266>
 8006704:	2302      	movs	r3, #2
 8006706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800670a:	e094      	b.n	8006836 <UART_SetConfig+0x266>
 800670c:	2304      	movs	r3, #4
 800670e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006712:	e090      	b.n	8006836 <UART_SetConfig+0x266>
 8006714:	2308      	movs	r3, #8
 8006716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800671a:	e08c      	b.n	8006836 <UART_SetConfig+0x266>
 800671c:	2310      	movs	r3, #16
 800671e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006722:	e088      	b.n	8006836 <UART_SetConfig+0x266>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a5f      	ldr	r2, [pc, #380]	@ (80068a8 <UART_SetConfig+0x2d8>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d125      	bne.n	800677a <UART_SetConfig+0x1aa>
 800672e:	4b5c      	ldr	r3, [pc, #368]	@ (80068a0 <UART_SetConfig+0x2d0>)
 8006730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006734:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006738:	2b30      	cmp	r3, #48	@ 0x30
 800673a:	d016      	beq.n	800676a <UART_SetConfig+0x19a>
 800673c:	2b30      	cmp	r3, #48	@ 0x30
 800673e:	d818      	bhi.n	8006772 <UART_SetConfig+0x1a2>
 8006740:	2b20      	cmp	r3, #32
 8006742:	d00a      	beq.n	800675a <UART_SetConfig+0x18a>
 8006744:	2b20      	cmp	r3, #32
 8006746:	d814      	bhi.n	8006772 <UART_SetConfig+0x1a2>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <UART_SetConfig+0x182>
 800674c:	2b10      	cmp	r3, #16
 800674e:	d008      	beq.n	8006762 <UART_SetConfig+0x192>
 8006750:	e00f      	b.n	8006772 <UART_SetConfig+0x1a2>
 8006752:	2300      	movs	r3, #0
 8006754:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006758:	e06d      	b.n	8006836 <UART_SetConfig+0x266>
 800675a:	2302      	movs	r3, #2
 800675c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006760:	e069      	b.n	8006836 <UART_SetConfig+0x266>
 8006762:	2304      	movs	r3, #4
 8006764:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006768:	e065      	b.n	8006836 <UART_SetConfig+0x266>
 800676a:	2308      	movs	r3, #8
 800676c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006770:	e061      	b.n	8006836 <UART_SetConfig+0x266>
 8006772:	2310      	movs	r3, #16
 8006774:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006778:	e05d      	b.n	8006836 <UART_SetConfig+0x266>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a4b      	ldr	r2, [pc, #300]	@ (80068ac <UART_SetConfig+0x2dc>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d125      	bne.n	80067d0 <UART_SetConfig+0x200>
 8006784:	4b46      	ldr	r3, [pc, #280]	@ (80068a0 <UART_SetConfig+0x2d0>)
 8006786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800678a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800678e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006790:	d016      	beq.n	80067c0 <UART_SetConfig+0x1f0>
 8006792:	2bc0      	cmp	r3, #192	@ 0xc0
 8006794:	d818      	bhi.n	80067c8 <UART_SetConfig+0x1f8>
 8006796:	2b80      	cmp	r3, #128	@ 0x80
 8006798:	d00a      	beq.n	80067b0 <UART_SetConfig+0x1e0>
 800679a:	2b80      	cmp	r3, #128	@ 0x80
 800679c:	d814      	bhi.n	80067c8 <UART_SetConfig+0x1f8>
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <UART_SetConfig+0x1d8>
 80067a2:	2b40      	cmp	r3, #64	@ 0x40
 80067a4:	d008      	beq.n	80067b8 <UART_SetConfig+0x1e8>
 80067a6:	e00f      	b.n	80067c8 <UART_SetConfig+0x1f8>
 80067a8:	2300      	movs	r3, #0
 80067aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ae:	e042      	b.n	8006836 <UART_SetConfig+0x266>
 80067b0:	2302      	movs	r3, #2
 80067b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067b6:	e03e      	b.n	8006836 <UART_SetConfig+0x266>
 80067b8:	2304      	movs	r3, #4
 80067ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067be:	e03a      	b.n	8006836 <UART_SetConfig+0x266>
 80067c0:	2308      	movs	r3, #8
 80067c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067c6:	e036      	b.n	8006836 <UART_SetConfig+0x266>
 80067c8:	2310      	movs	r3, #16
 80067ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ce:	e032      	b.n	8006836 <UART_SetConfig+0x266>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a30      	ldr	r2, [pc, #192]	@ (8006898 <UART_SetConfig+0x2c8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d12a      	bne.n	8006830 <UART_SetConfig+0x260>
 80067da:	4b31      	ldr	r3, [pc, #196]	@ (80068a0 <UART_SetConfig+0x2d0>)
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067e8:	d01a      	beq.n	8006820 <UART_SetConfig+0x250>
 80067ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067ee:	d81b      	bhi.n	8006828 <UART_SetConfig+0x258>
 80067f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067f4:	d00c      	beq.n	8006810 <UART_SetConfig+0x240>
 80067f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067fa:	d815      	bhi.n	8006828 <UART_SetConfig+0x258>
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d003      	beq.n	8006808 <UART_SetConfig+0x238>
 8006800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006804:	d008      	beq.n	8006818 <UART_SetConfig+0x248>
 8006806:	e00f      	b.n	8006828 <UART_SetConfig+0x258>
 8006808:	2300      	movs	r3, #0
 800680a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800680e:	e012      	b.n	8006836 <UART_SetConfig+0x266>
 8006810:	2302      	movs	r3, #2
 8006812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006816:	e00e      	b.n	8006836 <UART_SetConfig+0x266>
 8006818:	2304      	movs	r3, #4
 800681a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800681e:	e00a      	b.n	8006836 <UART_SetConfig+0x266>
 8006820:	2308      	movs	r3, #8
 8006822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006826:	e006      	b.n	8006836 <UART_SetConfig+0x266>
 8006828:	2310      	movs	r3, #16
 800682a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800682e:	e002      	b.n	8006836 <UART_SetConfig+0x266>
 8006830:	2310      	movs	r3, #16
 8006832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a17      	ldr	r2, [pc, #92]	@ (8006898 <UART_SetConfig+0x2c8>)
 800683c:	4293      	cmp	r3, r2
 800683e:	f040 808b 	bne.w	8006958 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006842:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006846:	2b08      	cmp	r3, #8
 8006848:	d834      	bhi.n	80068b4 <UART_SetConfig+0x2e4>
 800684a:	a201      	add	r2, pc, #4	@ (adr r2, 8006850 <UART_SetConfig+0x280>)
 800684c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006850:	08006875 	.word	0x08006875
 8006854:	080068b5 	.word	0x080068b5
 8006858:	0800687d 	.word	0x0800687d
 800685c:	080068b5 	.word	0x080068b5
 8006860:	08006883 	.word	0x08006883
 8006864:	080068b5 	.word	0x080068b5
 8006868:	080068b5 	.word	0x080068b5
 800686c:	080068b5 	.word	0x080068b5
 8006870:	0800688b 	.word	0x0800688b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006874:	f7fe fd4a 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8006878:	61f8      	str	r0, [r7, #28]
        break;
 800687a:	e021      	b.n	80068c0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800687c:	4b0c      	ldr	r3, [pc, #48]	@ (80068b0 <UART_SetConfig+0x2e0>)
 800687e:	61fb      	str	r3, [r7, #28]
        break;
 8006880:	e01e      	b.n	80068c0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006882:	f7fe fcab 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8006886:	61f8      	str	r0, [r7, #28]
        break;
 8006888:	e01a      	b.n	80068c0 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800688a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800688e:	61fb      	str	r3, [r7, #28]
        break;
 8006890:	e016      	b.n	80068c0 <UART_SetConfig+0x2f0>
 8006892:	bf00      	nop
 8006894:	efff69f3 	.word	0xefff69f3
 8006898:	40008000 	.word	0x40008000
 800689c:	40013800 	.word	0x40013800
 80068a0:	40021000 	.word	0x40021000
 80068a4:	40004400 	.word	0x40004400
 80068a8:	40004800 	.word	0x40004800
 80068ac:	40004c00 	.word	0x40004c00
 80068b0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80068b4:	2300      	movs	r3, #0
 80068b6:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80068be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f000 80fa 	beq.w	8006abc <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	4613      	mov	r3, r2
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	4413      	add	r3, r2
 80068d2:	69fa      	ldr	r2, [r7, #28]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d305      	bcc.n	80068e4 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d903      	bls.n	80068ec <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80068ea:	e0e7      	b.n	8006abc <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	2200      	movs	r2, #0
 80068f0:	461c      	mov	r4, r3
 80068f2:	4615      	mov	r5, r2
 80068f4:	f04f 0200 	mov.w	r2, #0
 80068f8:	f04f 0300 	mov.w	r3, #0
 80068fc:	022b      	lsls	r3, r5, #8
 80068fe:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006902:	0222      	lsls	r2, r4, #8
 8006904:	68f9      	ldr	r1, [r7, #12]
 8006906:	6849      	ldr	r1, [r1, #4]
 8006908:	0849      	lsrs	r1, r1, #1
 800690a:	2000      	movs	r0, #0
 800690c:	4688      	mov	r8, r1
 800690e:	4681      	mov	r9, r0
 8006910:	eb12 0a08 	adds.w	sl, r2, r8
 8006914:	eb43 0b09 	adc.w	fp, r3, r9
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	603b      	str	r3, [r7, #0]
 8006920:	607a      	str	r2, [r7, #4]
 8006922:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006926:	4650      	mov	r0, sl
 8006928:	4659      	mov	r1, fp
 800692a:	f7fa f9b5 	bl	8000c98 <__aeabi_uldivmod>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	4613      	mov	r3, r2
 8006934:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800693c:	d308      	bcc.n	8006950 <UART_SetConfig+0x380>
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006944:	d204      	bcs.n	8006950 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	60da      	str	r2, [r3, #12]
 800694e:	e0b5      	b.n	8006abc <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006956:	e0b1      	b.n	8006abc <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	69db      	ldr	r3, [r3, #28]
 800695c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006960:	d15d      	bne.n	8006a1e <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8006962:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006966:	2b08      	cmp	r3, #8
 8006968:	d827      	bhi.n	80069ba <UART_SetConfig+0x3ea>
 800696a:	a201      	add	r2, pc, #4	@ (adr r2, 8006970 <UART_SetConfig+0x3a0>)
 800696c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006970:	08006995 	.word	0x08006995
 8006974:	0800699d 	.word	0x0800699d
 8006978:	080069a5 	.word	0x080069a5
 800697c:	080069bb 	.word	0x080069bb
 8006980:	080069ab 	.word	0x080069ab
 8006984:	080069bb 	.word	0x080069bb
 8006988:	080069bb 	.word	0x080069bb
 800698c:	080069bb 	.word	0x080069bb
 8006990:	080069b3 	.word	0x080069b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006994:	f7fe fcba 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8006998:	61f8      	str	r0, [r7, #28]
        break;
 800699a:	e014      	b.n	80069c6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800699c:	f7fe fccc 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 80069a0:	61f8      	str	r0, [r7, #28]
        break;
 80069a2:	e010      	b.n	80069c6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069a4:	4b4c      	ldr	r3, [pc, #304]	@ (8006ad8 <UART_SetConfig+0x508>)
 80069a6:	61fb      	str	r3, [r7, #28]
        break;
 80069a8:	e00d      	b.n	80069c6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069aa:	f7fe fc17 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 80069ae:	61f8      	str	r0, [r7, #28]
        break;
 80069b0:	e009      	b.n	80069c6 <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069b6:	61fb      	str	r3, [r7, #28]
        break;
 80069b8:	e005      	b.n	80069c6 <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 80069ba:	2300      	movs	r3, #0
 80069bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80069c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d077      	beq.n	8006abc <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	005a      	lsls	r2, r3, #1
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	085b      	lsrs	r3, r3, #1
 80069d6:	441a      	add	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	2b0f      	cmp	r3, #15
 80069e6:	d916      	bls.n	8006a16 <UART_SetConfig+0x446>
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069ee:	d212      	bcs.n	8006a16 <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	f023 030f 	bic.w	r3, r3, #15
 80069f8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	085b      	lsrs	r3, r3, #1
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	f003 0307 	and.w	r3, r3, #7
 8006a04:	b29a      	uxth	r2, r3
 8006a06:	8afb      	ldrh	r3, [r7, #22]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	8afa      	ldrh	r2, [r7, #22]
 8006a12:	60da      	str	r2, [r3, #12]
 8006a14:	e052      	b.n	8006abc <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006a1c:	e04e      	b.n	8006abc <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a22:	2b08      	cmp	r3, #8
 8006a24:	d827      	bhi.n	8006a76 <UART_SetConfig+0x4a6>
 8006a26:	a201      	add	r2, pc, #4	@ (adr r2, 8006a2c <UART_SetConfig+0x45c>)
 8006a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2c:	08006a51 	.word	0x08006a51
 8006a30:	08006a59 	.word	0x08006a59
 8006a34:	08006a61 	.word	0x08006a61
 8006a38:	08006a77 	.word	0x08006a77
 8006a3c:	08006a67 	.word	0x08006a67
 8006a40:	08006a77 	.word	0x08006a77
 8006a44:	08006a77 	.word	0x08006a77
 8006a48:	08006a77 	.word	0x08006a77
 8006a4c:	08006a6f 	.word	0x08006a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a50:	f7fe fc5c 	bl	800530c <HAL_RCC_GetPCLK1Freq>
 8006a54:	61f8      	str	r0, [r7, #28]
        break;
 8006a56:	e014      	b.n	8006a82 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a58:	f7fe fc6e 	bl	8005338 <HAL_RCC_GetPCLK2Freq>
 8006a5c:	61f8      	str	r0, [r7, #28]
        break;
 8006a5e:	e010      	b.n	8006a82 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a60:	4b1d      	ldr	r3, [pc, #116]	@ (8006ad8 <UART_SetConfig+0x508>)
 8006a62:	61fb      	str	r3, [r7, #28]
        break;
 8006a64:	e00d      	b.n	8006a82 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a66:	f7fe fbb9 	bl	80051dc <HAL_RCC_GetSysClockFreq>
 8006a6a:	61f8      	str	r0, [r7, #28]
        break;
 8006a6c:	e009      	b.n	8006a82 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a72:	61fb      	str	r3, [r7, #28]
        break;
 8006a74:	e005      	b.n	8006a82 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 8006a76:	2300      	movs	r3, #0
 8006a78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a80:	bf00      	nop
    }

    if (pclk != 0U)
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d019      	beq.n	8006abc <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	085a      	lsrs	r2, r3, #1
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	441a      	add	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a9a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	2b0f      	cmp	r3, #15
 8006aa0:	d909      	bls.n	8006ab6 <UART_SetConfig+0x4e6>
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006aa8:	d205      	bcs.n	8006ab6 <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60da      	str	r2, [r3, #12]
 8006ab4:	e002      	b.n	8006abc <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006ac8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3728      	adds	r7, #40	@ 0x28
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ad6:	bf00      	nop
 8006ad8:	00f42400 	.word	0x00f42400

08006adc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae8:	f003 0308 	and.w	r3, r3, #8
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d00a      	beq.n	8006b06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	430a      	orrs	r2, r1
 8006b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00a      	beq.n	8006b28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b2c:	f003 0302 	and.w	r3, r3, #2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00a      	beq.n	8006b4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4e:	f003 0304 	and.w	r3, r3, #4
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b70:	f003 0310 	and.w	r3, r3, #16
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00a      	beq.n	8006b8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b92:	f003 0320 	and.w	r3, r3, #32
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00a      	beq.n	8006bb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d01a      	beq.n	8006bf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bda:	d10a      	bne.n	8006bf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00a      	beq.n	8006c14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	605a      	str	r2, [r3, #4]
  }
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b098      	sub	sp, #96	@ 0x60
 8006c24:	af02      	add	r7, sp, #8
 8006c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c30:	f7fb fc70 	bl	8002514 <HAL_GetTick>
 8006c34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0308 	and.w	r3, r3, #8
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d12e      	bne.n	8006ca2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c48:	9300      	str	r3, [sp, #0]
 8006c4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f88c 	bl	8006d70 <UART_WaitOnFlagUntilTimeout>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d021      	beq.n	8006ca2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e6      	bne.n	8006c5e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e062      	b.n	8006d68 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0304 	and.w	r3, r3, #4
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	d149      	bne.n	8006d44 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f856 	bl	8006d70 <UART_WaitOnFlagUntilTimeout>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d03c      	beq.n	8006d44 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd2:	e853 3f00 	ldrex	r3, [r3]
 8006cd6:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd8:	6a3b      	ldr	r3, [r7, #32]
 8006cda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ce8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cf0:	e841 2300 	strex	r3, r2, [r1]
 8006cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d1e6      	bne.n	8006cca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3308      	adds	r3, #8
 8006d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	e853 3f00 	ldrex	r3, [r3]
 8006d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0301 	bic.w	r3, r3, #1
 8006d12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	3308      	adds	r3, #8
 8006d1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d1c:	61fa      	str	r2, [r7, #28]
 8006d1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d20:	69b9      	ldr	r1, [r7, #24]
 8006d22:	69fa      	ldr	r2, [r7, #28]
 8006d24:	e841 2300 	strex	r3, r2, [r1]
 8006d28:	617b      	str	r3, [r7, #20]
   return(result);
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1e5      	bne.n	8006cfc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2220      	movs	r2, #32
 8006d34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d40:	2303      	movs	r3, #3
 8006d42:	e011      	b.n	8006d68 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2220      	movs	r2, #32
 8006d48:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3758      	adds	r7, #88	@ 0x58
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	603b      	str	r3, [r7, #0]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d80:	e04f      	b.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d88:	d04b      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d8a:	f7fb fbc3 	bl	8002514 <HAL_GetTick>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	69ba      	ldr	r2, [r7, #24]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d302      	bcc.n	8006da0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d101      	bne.n	8006da4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e04e      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0304 	and.w	r3, r3, #4
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d037      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b80      	cmp	r3, #128	@ 0x80
 8006db6:	d034      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	2b40      	cmp	r3, #64	@ 0x40
 8006dbc:	d031      	beq.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69db      	ldr	r3, [r3, #28]
 8006dc4:	f003 0308 	and.w	r3, r3, #8
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d110      	bne.n	8006dee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2208      	movs	r2, #8
 8006dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f000 f838 	bl	8006e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2208      	movs	r2, #8
 8006dde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e029      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69db      	ldr	r3, [r3, #28]
 8006df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dfc:	d111      	bne.n	8006e22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 f81e 	bl	8006e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2220      	movs	r2, #32
 8006e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e00f      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	69da      	ldr	r2, [r3, #28]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	bf0c      	ite	eq
 8006e32:	2301      	moveq	r3, #1
 8006e34:	2300      	movne	r3, #0
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d0a0      	beq.n	8006d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b095      	sub	sp, #84	@ 0x54
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e6      	bne.n	8006e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3308      	adds	r3, #8
 8006e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	f023 0301 	bic.w	r3, r3, #1
 8006e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3308      	adds	r3, #8
 8006ea2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ea4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e5      	bne.n	8006e84 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d118      	bne.n	8006ef2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	f023 0310 	bic.w	r3, r3, #16
 8006ed4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ede:	61bb      	str	r3, [r7, #24]
 8006ee0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6979      	ldr	r1, [r7, #20]
 8006ee4:	69ba      	ldr	r2, [r7, #24]
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	613b      	str	r3, [r7, #16]
   return(result);
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e6      	bne.n	8006ec0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f06:	bf00      	nop
 8006f08:	3754      	adds	r7, #84	@ 0x54
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr

08006f12 <__cvt>:
 8006f12:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f16:	ec57 6b10 	vmov	r6, r7, d0
 8006f1a:	2f00      	cmp	r7, #0
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	4619      	mov	r1, r3
 8006f20:	463b      	mov	r3, r7
 8006f22:	bfbb      	ittet	lt
 8006f24:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006f28:	461f      	movlt	r7, r3
 8006f2a:	2300      	movge	r3, #0
 8006f2c:	232d      	movlt	r3, #45	@ 0x2d
 8006f2e:	700b      	strb	r3, [r1, #0]
 8006f30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f32:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006f36:	4691      	mov	r9, r2
 8006f38:	f023 0820 	bic.w	r8, r3, #32
 8006f3c:	bfbc      	itt	lt
 8006f3e:	4632      	movlt	r2, r6
 8006f40:	4616      	movlt	r6, r2
 8006f42:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f46:	d005      	beq.n	8006f54 <__cvt+0x42>
 8006f48:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006f4c:	d100      	bne.n	8006f50 <__cvt+0x3e>
 8006f4e:	3401      	adds	r4, #1
 8006f50:	2102      	movs	r1, #2
 8006f52:	e000      	b.n	8006f56 <__cvt+0x44>
 8006f54:	2103      	movs	r1, #3
 8006f56:	ab03      	add	r3, sp, #12
 8006f58:	9301      	str	r3, [sp, #4]
 8006f5a:	ab02      	add	r3, sp, #8
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	ec47 6b10 	vmov	d0, r6, r7
 8006f62:	4653      	mov	r3, sl
 8006f64:	4622      	mov	r2, r4
 8006f66:	f001 f86f 	bl	8008048 <_dtoa_r>
 8006f6a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006f6e:	4605      	mov	r5, r0
 8006f70:	d119      	bne.n	8006fa6 <__cvt+0x94>
 8006f72:	f019 0f01 	tst.w	r9, #1
 8006f76:	d00e      	beq.n	8006f96 <__cvt+0x84>
 8006f78:	eb00 0904 	add.w	r9, r0, r4
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	2300      	movs	r3, #0
 8006f80:	4630      	mov	r0, r6
 8006f82:	4639      	mov	r1, r7
 8006f84:	f7f9 fda8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f88:	b108      	cbz	r0, 8006f8e <__cvt+0x7c>
 8006f8a:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f8e:	2230      	movs	r2, #48	@ 0x30
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	454b      	cmp	r3, r9
 8006f94:	d31e      	bcc.n	8006fd4 <__cvt+0xc2>
 8006f96:	9b03      	ldr	r3, [sp, #12]
 8006f98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f9a:	1b5b      	subs	r3, r3, r5
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	6013      	str	r3, [r2, #0]
 8006fa0:	b004      	add	sp, #16
 8006fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006faa:	eb00 0904 	add.w	r9, r0, r4
 8006fae:	d1e5      	bne.n	8006f7c <__cvt+0x6a>
 8006fb0:	7803      	ldrb	r3, [r0, #0]
 8006fb2:	2b30      	cmp	r3, #48	@ 0x30
 8006fb4:	d10a      	bne.n	8006fcc <__cvt+0xba>
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4630      	mov	r0, r6
 8006fbc:	4639      	mov	r1, r7
 8006fbe:	f7f9 fd8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fc2:	b918      	cbnz	r0, 8006fcc <__cvt+0xba>
 8006fc4:	f1c4 0401 	rsb	r4, r4, #1
 8006fc8:	f8ca 4000 	str.w	r4, [sl]
 8006fcc:	f8da 3000 	ldr.w	r3, [sl]
 8006fd0:	4499      	add	r9, r3
 8006fd2:	e7d3      	b.n	8006f7c <__cvt+0x6a>
 8006fd4:	1c59      	adds	r1, r3, #1
 8006fd6:	9103      	str	r1, [sp, #12]
 8006fd8:	701a      	strb	r2, [r3, #0]
 8006fda:	e7d9      	b.n	8006f90 <__cvt+0x7e>

08006fdc <__exponent>:
 8006fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fde:	2900      	cmp	r1, #0
 8006fe0:	bfba      	itte	lt
 8006fe2:	4249      	neglt	r1, r1
 8006fe4:	232d      	movlt	r3, #45	@ 0x2d
 8006fe6:	232b      	movge	r3, #43	@ 0x2b
 8006fe8:	2909      	cmp	r1, #9
 8006fea:	7002      	strb	r2, [r0, #0]
 8006fec:	7043      	strb	r3, [r0, #1]
 8006fee:	dd29      	ble.n	8007044 <__exponent+0x68>
 8006ff0:	f10d 0307 	add.w	r3, sp, #7
 8006ff4:	461d      	mov	r5, r3
 8006ff6:	270a      	movs	r7, #10
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ffe:	fb07 1416 	mls	r4, r7, r6, r1
 8007002:	3430      	adds	r4, #48	@ 0x30
 8007004:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007008:	460c      	mov	r4, r1
 800700a:	2c63      	cmp	r4, #99	@ 0x63
 800700c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007010:	4631      	mov	r1, r6
 8007012:	dcf1      	bgt.n	8006ff8 <__exponent+0x1c>
 8007014:	3130      	adds	r1, #48	@ 0x30
 8007016:	1e94      	subs	r4, r2, #2
 8007018:	f803 1c01 	strb.w	r1, [r3, #-1]
 800701c:	1c41      	adds	r1, r0, #1
 800701e:	4623      	mov	r3, r4
 8007020:	42ab      	cmp	r3, r5
 8007022:	d30a      	bcc.n	800703a <__exponent+0x5e>
 8007024:	f10d 0309 	add.w	r3, sp, #9
 8007028:	1a9b      	subs	r3, r3, r2
 800702a:	42ac      	cmp	r4, r5
 800702c:	bf88      	it	hi
 800702e:	2300      	movhi	r3, #0
 8007030:	3302      	adds	r3, #2
 8007032:	4403      	add	r3, r0
 8007034:	1a18      	subs	r0, r3, r0
 8007036:	b003      	add	sp, #12
 8007038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800703a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800703e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007042:	e7ed      	b.n	8007020 <__exponent+0x44>
 8007044:	2330      	movs	r3, #48	@ 0x30
 8007046:	3130      	adds	r1, #48	@ 0x30
 8007048:	7083      	strb	r3, [r0, #2]
 800704a:	70c1      	strb	r1, [r0, #3]
 800704c:	1d03      	adds	r3, r0, #4
 800704e:	e7f1      	b.n	8007034 <__exponent+0x58>

08007050 <_printf_float>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	b08d      	sub	sp, #52	@ 0x34
 8007056:	460c      	mov	r4, r1
 8007058:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800705c:	4616      	mov	r6, r2
 800705e:	461f      	mov	r7, r3
 8007060:	4605      	mov	r5, r0
 8007062:	f000 fee9 	bl	8007e38 <_localeconv_r>
 8007066:	6803      	ldr	r3, [r0, #0]
 8007068:	9304      	str	r3, [sp, #16]
 800706a:	4618      	mov	r0, r3
 800706c:	f7f9 f908 	bl	8000280 <strlen>
 8007070:	2300      	movs	r3, #0
 8007072:	930a      	str	r3, [sp, #40]	@ 0x28
 8007074:	f8d8 3000 	ldr.w	r3, [r8]
 8007078:	9005      	str	r0, [sp, #20]
 800707a:	3307      	adds	r3, #7
 800707c:	f023 0307 	bic.w	r3, r3, #7
 8007080:	f103 0208 	add.w	r2, r3, #8
 8007084:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007088:	f8d4 b000 	ldr.w	fp, [r4]
 800708c:	f8c8 2000 	str.w	r2, [r8]
 8007090:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007094:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007098:	9307      	str	r3, [sp, #28]
 800709a:	f8cd 8018 	str.w	r8, [sp, #24]
 800709e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80070a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070a6:	4b9c      	ldr	r3, [pc, #624]	@ (8007318 <_printf_float+0x2c8>)
 80070a8:	f04f 32ff 	mov.w	r2, #4294967295
 80070ac:	f7f9 fd46 	bl	8000b3c <__aeabi_dcmpun>
 80070b0:	bb70      	cbnz	r0, 8007110 <_printf_float+0xc0>
 80070b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b6:	4b98      	ldr	r3, [pc, #608]	@ (8007318 <_printf_float+0x2c8>)
 80070b8:	f04f 32ff 	mov.w	r2, #4294967295
 80070bc:	f7f9 fd20 	bl	8000b00 <__aeabi_dcmple>
 80070c0:	bb30      	cbnz	r0, 8007110 <_printf_float+0xc0>
 80070c2:	2200      	movs	r2, #0
 80070c4:	2300      	movs	r3, #0
 80070c6:	4640      	mov	r0, r8
 80070c8:	4649      	mov	r1, r9
 80070ca:	f7f9 fd0f 	bl	8000aec <__aeabi_dcmplt>
 80070ce:	b110      	cbz	r0, 80070d6 <_printf_float+0x86>
 80070d0:	232d      	movs	r3, #45	@ 0x2d
 80070d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070d6:	4a91      	ldr	r2, [pc, #580]	@ (800731c <_printf_float+0x2cc>)
 80070d8:	4b91      	ldr	r3, [pc, #580]	@ (8007320 <_printf_float+0x2d0>)
 80070da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80070de:	bf8c      	ite	hi
 80070e0:	4690      	movhi	r8, r2
 80070e2:	4698      	movls	r8, r3
 80070e4:	2303      	movs	r3, #3
 80070e6:	6123      	str	r3, [r4, #16]
 80070e8:	f02b 0304 	bic.w	r3, fp, #4
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	f04f 0900 	mov.w	r9, #0
 80070f2:	9700      	str	r7, [sp, #0]
 80070f4:	4633      	mov	r3, r6
 80070f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80070f8:	4621      	mov	r1, r4
 80070fa:	4628      	mov	r0, r5
 80070fc:	f000 f9d2 	bl	80074a4 <_printf_common>
 8007100:	3001      	adds	r0, #1
 8007102:	f040 808d 	bne.w	8007220 <_printf_float+0x1d0>
 8007106:	f04f 30ff 	mov.w	r0, #4294967295
 800710a:	b00d      	add	sp, #52	@ 0x34
 800710c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007110:	4642      	mov	r2, r8
 8007112:	464b      	mov	r3, r9
 8007114:	4640      	mov	r0, r8
 8007116:	4649      	mov	r1, r9
 8007118:	f7f9 fd10 	bl	8000b3c <__aeabi_dcmpun>
 800711c:	b140      	cbz	r0, 8007130 <_printf_float+0xe0>
 800711e:	464b      	mov	r3, r9
 8007120:	2b00      	cmp	r3, #0
 8007122:	bfbc      	itt	lt
 8007124:	232d      	movlt	r3, #45	@ 0x2d
 8007126:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800712a:	4a7e      	ldr	r2, [pc, #504]	@ (8007324 <_printf_float+0x2d4>)
 800712c:	4b7e      	ldr	r3, [pc, #504]	@ (8007328 <_printf_float+0x2d8>)
 800712e:	e7d4      	b.n	80070da <_printf_float+0x8a>
 8007130:	6863      	ldr	r3, [r4, #4]
 8007132:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007136:	9206      	str	r2, [sp, #24]
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	d13b      	bne.n	80071b4 <_printf_float+0x164>
 800713c:	2306      	movs	r3, #6
 800713e:	6063      	str	r3, [r4, #4]
 8007140:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007144:	2300      	movs	r3, #0
 8007146:	6022      	str	r2, [r4, #0]
 8007148:	9303      	str	r3, [sp, #12]
 800714a:	ab0a      	add	r3, sp, #40	@ 0x28
 800714c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007150:	ab09      	add	r3, sp, #36	@ 0x24
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	6861      	ldr	r1, [r4, #4]
 8007156:	ec49 8b10 	vmov	d0, r8, r9
 800715a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800715e:	4628      	mov	r0, r5
 8007160:	f7ff fed7 	bl	8006f12 <__cvt>
 8007164:	9b06      	ldr	r3, [sp, #24]
 8007166:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007168:	2b47      	cmp	r3, #71	@ 0x47
 800716a:	4680      	mov	r8, r0
 800716c:	d129      	bne.n	80071c2 <_printf_float+0x172>
 800716e:	1cc8      	adds	r0, r1, #3
 8007170:	db02      	blt.n	8007178 <_printf_float+0x128>
 8007172:	6863      	ldr	r3, [r4, #4]
 8007174:	4299      	cmp	r1, r3
 8007176:	dd41      	ble.n	80071fc <_printf_float+0x1ac>
 8007178:	f1aa 0a02 	sub.w	sl, sl, #2
 800717c:	fa5f fa8a 	uxtb.w	sl, sl
 8007180:	3901      	subs	r1, #1
 8007182:	4652      	mov	r2, sl
 8007184:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007188:	9109      	str	r1, [sp, #36]	@ 0x24
 800718a:	f7ff ff27 	bl	8006fdc <__exponent>
 800718e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007190:	1813      	adds	r3, r2, r0
 8007192:	2a01      	cmp	r2, #1
 8007194:	4681      	mov	r9, r0
 8007196:	6123      	str	r3, [r4, #16]
 8007198:	dc02      	bgt.n	80071a0 <_printf_float+0x150>
 800719a:	6822      	ldr	r2, [r4, #0]
 800719c:	07d2      	lsls	r2, r2, #31
 800719e:	d501      	bpl.n	80071a4 <_printf_float+0x154>
 80071a0:	3301      	adds	r3, #1
 80071a2:	6123      	str	r3, [r4, #16]
 80071a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d0a2      	beq.n	80070f2 <_printf_float+0xa2>
 80071ac:	232d      	movs	r3, #45	@ 0x2d
 80071ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071b2:	e79e      	b.n	80070f2 <_printf_float+0xa2>
 80071b4:	9a06      	ldr	r2, [sp, #24]
 80071b6:	2a47      	cmp	r2, #71	@ 0x47
 80071b8:	d1c2      	bne.n	8007140 <_printf_float+0xf0>
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1c0      	bne.n	8007140 <_printf_float+0xf0>
 80071be:	2301      	movs	r3, #1
 80071c0:	e7bd      	b.n	800713e <_printf_float+0xee>
 80071c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80071c6:	d9db      	bls.n	8007180 <_printf_float+0x130>
 80071c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80071cc:	d118      	bne.n	8007200 <_printf_float+0x1b0>
 80071ce:	2900      	cmp	r1, #0
 80071d0:	6863      	ldr	r3, [r4, #4]
 80071d2:	dd0b      	ble.n	80071ec <_printf_float+0x19c>
 80071d4:	6121      	str	r1, [r4, #16]
 80071d6:	b913      	cbnz	r3, 80071de <_printf_float+0x18e>
 80071d8:	6822      	ldr	r2, [r4, #0]
 80071da:	07d0      	lsls	r0, r2, #31
 80071dc:	d502      	bpl.n	80071e4 <_printf_float+0x194>
 80071de:	3301      	adds	r3, #1
 80071e0:	440b      	add	r3, r1
 80071e2:	6123      	str	r3, [r4, #16]
 80071e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80071e6:	f04f 0900 	mov.w	r9, #0
 80071ea:	e7db      	b.n	80071a4 <_printf_float+0x154>
 80071ec:	b913      	cbnz	r3, 80071f4 <_printf_float+0x1a4>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	07d2      	lsls	r2, r2, #31
 80071f2:	d501      	bpl.n	80071f8 <_printf_float+0x1a8>
 80071f4:	3302      	adds	r3, #2
 80071f6:	e7f4      	b.n	80071e2 <_printf_float+0x192>
 80071f8:	2301      	movs	r3, #1
 80071fa:	e7f2      	b.n	80071e2 <_printf_float+0x192>
 80071fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007202:	4299      	cmp	r1, r3
 8007204:	db05      	blt.n	8007212 <_printf_float+0x1c2>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	6121      	str	r1, [r4, #16]
 800720a:	07d8      	lsls	r0, r3, #31
 800720c:	d5ea      	bpl.n	80071e4 <_printf_float+0x194>
 800720e:	1c4b      	adds	r3, r1, #1
 8007210:	e7e7      	b.n	80071e2 <_printf_float+0x192>
 8007212:	2900      	cmp	r1, #0
 8007214:	bfd4      	ite	le
 8007216:	f1c1 0202 	rsble	r2, r1, #2
 800721a:	2201      	movgt	r2, #1
 800721c:	4413      	add	r3, r2
 800721e:	e7e0      	b.n	80071e2 <_printf_float+0x192>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	055a      	lsls	r2, r3, #21
 8007224:	d407      	bmi.n	8007236 <_printf_float+0x1e6>
 8007226:	6923      	ldr	r3, [r4, #16]
 8007228:	4642      	mov	r2, r8
 800722a:	4631      	mov	r1, r6
 800722c:	4628      	mov	r0, r5
 800722e:	47b8      	blx	r7
 8007230:	3001      	adds	r0, #1
 8007232:	d12b      	bne.n	800728c <_printf_float+0x23c>
 8007234:	e767      	b.n	8007106 <_printf_float+0xb6>
 8007236:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800723a:	f240 80dd 	bls.w	80073f8 <_printf_float+0x3a8>
 800723e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007242:	2200      	movs	r2, #0
 8007244:	2300      	movs	r3, #0
 8007246:	f7f9 fc47 	bl	8000ad8 <__aeabi_dcmpeq>
 800724a:	2800      	cmp	r0, #0
 800724c:	d033      	beq.n	80072b6 <_printf_float+0x266>
 800724e:	4a37      	ldr	r2, [pc, #220]	@ (800732c <_printf_float+0x2dc>)
 8007250:	2301      	movs	r3, #1
 8007252:	4631      	mov	r1, r6
 8007254:	4628      	mov	r0, r5
 8007256:	47b8      	blx	r7
 8007258:	3001      	adds	r0, #1
 800725a:	f43f af54 	beq.w	8007106 <_printf_float+0xb6>
 800725e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007262:	4543      	cmp	r3, r8
 8007264:	db02      	blt.n	800726c <_printf_float+0x21c>
 8007266:	6823      	ldr	r3, [r4, #0]
 8007268:	07d8      	lsls	r0, r3, #31
 800726a:	d50f      	bpl.n	800728c <_printf_float+0x23c>
 800726c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007270:	4631      	mov	r1, r6
 8007272:	4628      	mov	r0, r5
 8007274:	47b8      	blx	r7
 8007276:	3001      	adds	r0, #1
 8007278:	f43f af45 	beq.w	8007106 <_printf_float+0xb6>
 800727c:	f04f 0900 	mov.w	r9, #0
 8007280:	f108 38ff 	add.w	r8, r8, #4294967295
 8007284:	f104 0a1a 	add.w	sl, r4, #26
 8007288:	45c8      	cmp	r8, r9
 800728a:	dc09      	bgt.n	80072a0 <_printf_float+0x250>
 800728c:	6823      	ldr	r3, [r4, #0]
 800728e:	079b      	lsls	r3, r3, #30
 8007290:	f100 8103 	bmi.w	800749a <_printf_float+0x44a>
 8007294:	68e0      	ldr	r0, [r4, #12]
 8007296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007298:	4298      	cmp	r0, r3
 800729a:	bfb8      	it	lt
 800729c:	4618      	movlt	r0, r3
 800729e:	e734      	b.n	800710a <_printf_float+0xba>
 80072a0:	2301      	movs	r3, #1
 80072a2:	4652      	mov	r2, sl
 80072a4:	4631      	mov	r1, r6
 80072a6:	4628      	mov	r0, r5
 80072a8:	47b8      	blx	r7
 80072aa:	3001      	adds	r0, #1
 80072ac:	f43f af2b 	beq.w	8007106 <_printf_float+0xb6>
 80072b0:	f109 0901 	add.w	r9, r9, #1
 80072b4:	e7e8      	b.n	8007288 <_printf_float+0x238>
 80072b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	dc39      	bgt.n	8007330 <_printf_float+0x2e0>
 80072bc:	4a1b      	ldr	r2, [pc, #108]	@ (800732c <_printf_float+0x2dc>)
 80072be:	2301      	movs	r3, #1
 80072c0:	4631      	mov	r1, r6
 80072c2:	4628      	mov	r0, r5
 80072c4:	47b8      	blx	r7
 80072c6:	3001      	adds	r0, #1
 80072c8:	f43f af1d 	beq.w	8007106 <_printf_float+0xb6>
 80072cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80072d0:	ea59 0303 	orrs.w	r3, r9, r3
 80072d4:	d102      	bne.n	80072dc <_printf_float+0x28c>
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	07d9      	lsls	r1, r3, #31
 80072da:	d5d7      	bpl.n	800728c <_printf_float+0x23c>
 80072dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072e0:	4631      	mov	r1, r6
 80072e2:	4628      	mov	r0, r5
 80072e4:	47b8      	blx	r7
 80072e6:	3001      	adds	r0, #1
 80072e8:	f43f af0d 	beq.w	8007106 <_printf_float+0xb6>
 80072ec:	f04f 0a00 	mov.w	sl, #0
 80072f0:	f104 0b1a 	add.w	fp, r4, #26
 80072f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f6:	425b      	negs	r3, r3
 80072f8:	4553      	cmp	r3, sl
 80072fa:	dc01      	bgt.n	8007300 <_printf_float+0x2b0>
 80072fc:	464b      	mov	r3, r9
 80072fe:	e793      	b.n	8007228 <_printf_float+0x1d8>
 8007300:	2301      	movs	r3, #1
 8007302:	465a      	mov	r2, fp
 8007304:	4631      	mov	r1, r6
 8007306:	4628      	mov	r0, r5
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	f43f aefb 	beq.w	8007106 <_printf_float+0xb6>
 8007310:	f10a 0a01 	add.w	sl, sl, #1
 8007314:	e7ee      	b.n	80072f4 <_printf_float+0x2a4>
 8007316:	bf00      	nop
 8007318:	7fefffff 	.word	0x7fefffff
 800731c:	0800b740 	.word	0x0800b740
 8007320:	0800b73c 	.word	0x0800b73c
 8007324:	0800b748 	.word	0x0800b748
 8007328:	0800b744 	.word	0x0800b744
 800732c:	0800b74c 	.word	0x0800b74c
 8007330:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007332:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007336:	4553      	cmp	r3, sl
 8007338:	bfa8      	it	ge
 800733a:	4653      	movge	r3, sl
 800733c:	2b00      	cmp	r3, #0
 800733e:	4699      	mov	r9, r3
 8007340:	dc36      	bgt.n	80073b0 <_printf_float+0x360>
 8007342:	f04f 0b00 	mov.w	fp, #0
 8007346:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800734a:	f104 021a 	add.w	r2, r4, #26
 800734e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007350:	9306      	str	r3, [sp, #24]
 8007352:	eba3 0309 	sub.w	r3, r3, r9
 8007356:	455b      	cmp	r3, fp
 8007358:	dc31      	bgt.n	80073be <_printf_float+0x36e>
 800735a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800735c:	459a      	cmp	sl, r3
 800735e:	dc3a      	bgt.n	80073d6 <_printf_float+0x386>
 8007360:	6823      	ldr	r3, [r4, #0]
 8007362:	07da      	lsls	r2, r3, #31
 8007364:	d437      	bmi.n	80073d6 <_printf_float+0x386>
 8007366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007368:	ebaa 0903 	sub.w	r9, sl, r3
 800736c:	9b06      	ldr	r3, [sp, #24]
 800736e:	ebaa 0303 	sub.w	r3, sl, r3
 8007372:	4599      	cmp	r9, r3
 8007374:	bfa8      	it	ge
 8007376:	4699      	movge	r9, r3
 8007378:	f1b9 0f00 	cmp.w	r9, #0
 800737c:	dc33      	bgt.n	80073e6 <_printf_float+0x396>
 800737e:	f04f 0800 	mov.w	r8, #0
 8007382:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007386:	f104 0b1a 	add.w	fp, r4, #26
 800738a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800738c:	ebaa 0303 	sub.w	r3, sl, r3
 8007390:	eba3 0309 	sub.w	r3, r3, r9
 8007394:	4543      	cmp	r3, r8
 8007396:	f77f af79 	ble.w	800728c <_printf_float+0x23c>
 800739a:	2301      	movs	r3, #1
 800739c:	465a      	mov	r2, fp
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f aeae 	beq.w	8007106 <_printf_float+0xb6>
 80073aa:	f108 0801 	add.w	r8, r8, #1
 80073ae:	e7ec      	b.n	800738a <_printf_float+0x33a>
 80073b0:	4642      	mov	r2, r8
 80073b2:	4631      	mov	r1, r6
 80073b4:	4628      	mov	r0, r5
 80073b6:	47b8      	blx	r7
 80073b8:	3001      	adds	r0, #1
 80073ba:	d1c2      	bne.n	8007342 <_printf_float+0x2f2>
 80073bc:	e6a3      	b.n	8007106 <_printf_float+0xb6>
 80073be:	2301      	movs	r3, #1
 80073c0:	4631      	mov	r1, r6
 80073c2:	4628      	mov	r0, r5
 80073c4:	9206      	str	r2, [sp, #24]
 80073c6:	47b8      	blx	r7
 80073c8:	3001      	adds	r0, #1
 80073ca:	f43f ae9c 	beq.w	8007106 <_printf_float+0xb6>
 80073ce:	9a06      	ldr	r2, [sp, #24]
 80073d0:	f10b 0b01 	add.w	fp, fp, #1
 80073d4:	e7bb      	b.n	800734e <_printf_float+0x2fe>
 80073d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	47b8      	blx	r7
 80073e0:	3001      	adds	r0, #1
 80073e2:	d1c0      	bne.n	8007366 <_printf_float+0x316>
 80073e4:	e68f      	b.n	8007106 <_printf_float+0xb6>
 80073e6:	9a06      	ldr	r2, [sp, #24]
 80073e8:	464b      	mov	r3, r9
 80073ea:	4442      	add	r2, r8
 80073ec:	4631      	mov	r1, r6
 80073ee:	4628      	mov	r0, r5
 80073f0:	47b8      	blx	r7
 80073f2:	3001      	adds	r0, #1
 80073f4:	d1c3      	bne.n	800737e <_printf_float+0x32e>
 80073f6:	e686      	b.n	8007106 <_printf_float+0xb6>
 80073f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80073fc:	f1ba 0f01 	cmp.w	sl, #1
 8007400:	dc01      	bgt.n	8007406 <_printf_float+0x3b6>
 8007402:	07db      	lsls	r3, r3, #31
 8007404:	d536      	bpl.n	8007474 <_printf_float+0x424>
 8007406:	2301      	movs	r3, #1
 8007408:	4642      	mov	r2, r8
 800740a:	4631      	mov	r1, r6
 800740c:	4628      	mov	r0, r5
 800740e:	47b8      	blx	r7
 8007410:	3001      	adds	r0, #1
 8007412:	f43f ae78 	beq.w	8007106 <_printf_float+0xb6>
 8007416:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800741a:	4631      	mov	r1, r6
 800741c:	4628      	mov	r0, r5
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	f43f ae70 	beq.w	8007106 <_printf_float+0xb6>
 8007426:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800742a:	2200      	movs	r2, #0
 800742c:	2300      	movs	r3, #0
 800742e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007432:	f7f9 fb51 	bl	8000ad8 <__aeabi_dcmpeq>
 8007436:	b9c0      	cbnz	r0, 800746a <_printf_float+0x41a>
 8007438:	4653      	mov	r3, sl
 800743a:	f108 0201 	add.w	r2, r8, #1
 800743e:	4631      	mov	r1, r6
 8007440:	4628      	mov	r0, r5
 8007442:	47b8      	blx	r7
 8007444:	3001      	adds	r0, #1
 8007446:	d10c      	bne.n	8007462 <_printf_float+0x412>
 8007448:	e65d      	b.n	8007106 <_printf_float+0xb6>
 800744a:	2301      	movs	r3, #1
 800744c:	465a      	mov	r2, fp
 800744e:	4631      	mov	r1, r6
 8007450:	4628      	mov	r0, r5
 8007452:	47b8      	blx	r7
 8007454:	3001      	adds	r0, #1
 8007456:	f43f ae56 	beq.w	8007106 <_printf_float+0xb6>
 800745a:	f108 0801 	add.w	r8, r8, #1
 800745e:	45d0      	cmp	r8, sl
 8007460:	dbf3      	blt.n	800744a <_printf_float+0x3fa>
 8007462:	464b      	mov	r3, r9
 8007464:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007468:	e6df      	b.n	800722a <_printf_float+0x1da>
 800746a:	f04f 0800 	mov.w	r8, #0
 800746e:	f104 0b1a 	add.w	fp, r4, #26
 8007472:	e7f4      	b.n	800745e <_printf_float+0x40e>
 8007474:	2301      	movs	r3, #1
 8007476:	4642      	mov	r2, r8
 8007478:	e7e1      	b.n	800743e <_printf_float+0x3ee>
 800747a:	2301      	movs	r3, #1
 800747c:	464a      	mov	r2, r9
 800747e:	4631      	mov	r1, r6
 8007480:	4628      	mov	r0, r5
 8007482:	47b8      	blx	r7
 8007484:	3001      	adds	r0, #1
 8007486:	f43f ae3e 	beq.w	8007106 <_printf_float+0xb6>
 800748a:	f108 0801 	add.w	r8, r8, #1
 800748e:	68e3      	ldr	r3, [r4, #12]
 8007490:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007492:	1a5b      	subs	r3, r3, r1
 8007494:	4543      	cmp	r3, r8
 8007496:	dcf0      	bgt.n	800747a <_printf_float+0x42a>
 8007498:	e6fc      	b.n	8007294 <_printf_float+0x244>
 800749a:	f04f 0800 	mov.w	r8, #0
 800749e:	f104 0919 	add.w	r9, r4, #25
 80074a2:	e7f4      	b.n	800748e <_printf_float+0x43e>

080074a4 <_printf_common>:
 80074a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a8:	4616      	mov	r6, r2
 80074aa:	4698      	mov	r8, r3
 80074ac:	688a      	ldr	r2, [r1, #8]
 80074ae:	690b      	ldr	r3, [r1, #16]
 80074b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074b4:	4293      	cmp	r3, r2
 80074b6:	bfb8      	it	lt
 80074b8:	4613      	movlt	r3, r2
 80074ba:	6033      	str	r3, [r6, #0]
 80074bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074c0:	4607      	mov	r7, r0
 80074c2:	460c      	mov	r4, r1
 80074c4:	b10a      	cbz	r2, 80074ca <_printf_common+0x26>
 80074c6:	3301      	adds	r3, #1
 80074c8:	6033      	str	r3, [r6, #0]
 80074ca:	6823      	ldr	r3, [r4, #0]
 80074cc:	0699      	lsls	r1, r3, #26
 80074ce:	bf42      	ittt	mi
 80074d0:	6833      	ldrmi	r3, [r6, #0]
 80074d2:	3302      	addmi	r3, #2
 80074d4:	6033      	strmi	r3, [r6, #0]
 80074d6:	6825      	ldr	r5, [r4, #0]
 80074d8:	f015 0506 	ands.w	r5, r5, #6
 80074dc:	d106      	bne.n	80074ec <_printf_common+0x48>
 80074de:	f104 0a19 	add.w	sl, r4, #25
 80074e2:	68e3      	ldr	r3, [r4, #12]
 80074e4:	6832      	ldr	r2, [r6, #0]
 80074e6:	1a9b      	subs	r3, r3, r2
 80074e8:	42ab      	cmp	r3, r5
 80074ea:	dc26      	bgt.n	800753a <_printf_common+0x96>
 80074ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074f0:	6822      	ldr	r2, [r4, #0]
 80074f2:	3b00      	subs	r3, #0
 80074f4:	bf18      	it	ne
 80074f6:	2301      	movne	r3, #1
 80074f8:	0692      	lsls	r2, r2, #26
 80074fa:	d42b      	bmi.n	8007554 <_printf_common+0xb0>
 80074fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007500:	4641      	mov	r1, r8
 8007502:	4638      	mov	r0, r7
 8007504:	47c8      	blx	r9
 8007506:	3001      	adds	r0, #1
 8007508:	d01e      	beq.n	8007548 <_printf_common+0xa4>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	6922      	ldr	r2, [r4, #16]
 800750e:	f003 0306 	and.w	r3, r3, #6
 8007512:	2b04      	cmp	r3, #4
 8007514:	bf02      	ittt	eq
 8007516:	68e5      	ldreq	r5, [r4, #12]
 8007518:	6833      	ldreq	r3, [r6, #0]
 800751a:	1aed      	subeq	r5, r5, r3
 800751c:	68a3      	ldr	r3, [r4, #8]
 800751e:	bf0c      	ite	eq
 8007520:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007524:	2500      	movne	r5, #0
 8007526:	4293      	cmp	r3, r2
 8007528:	bfc4      	itt	gt
 800752a:	1a9b      	subgt	r3, r3, r2
 800752c:	18ed      	addgt	r5, r5, r3
 800752e:	2600      	movs	r6, #0
 8007530:	341a      	adds	r4, #26
 8007532:	42b5      	cmp	r5, r6
 8007534:	d11a      	bne.n	800756c <_printf_common+0xc8>
 8007536:	2000      	movs	r0, #0
 8007538:	e008      	b.n	800754c <_printf_common+0xa8>
 800753a:	2301      	movs	r3, #1
 800753c:	4652      	mov	r2, sl
 800753e:	4641      	mov	r1, r8
 8007540:	4638      	mov	r0, r7
 8007542:	47c8      	blx	r9
 8007544:	3001      	adds	r0, #1
 8007546:	d103      	bne.n	8007550 <_printf_common+0xac>
 8007548:	f04f 30ff 	mov.w	r0, #4294967295
 800754c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007550:	3501      	adds	r5, #1
 8007552:	e7c6      	b.n	80074e2 <_printf_common+0x3e>
 8007554:	18e1      	adds	r1, r4, r3
 8007556:	1c5a      	adds	r2, r3, #1
 8007558:	2030      	movs	r0, #48	@ 0x30
 800755a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800755e:	4422      	add	r2, r4
 8007560:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007564:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007568:	3302      	adds	r3, #2
 800756a:	e7c7      	b.n	80074fc <_printf_common+0x58>
 800756c:	2301      	movs	r3, #1
 800756e:	4622      	mov	r2, r4
 8007570:	4641      	mov	r1, r8
 8007572:	4638      	mov	r0, r7
 8007574:	47c8      	blx	r9
 8007576:	3001      	adds	r0, #1
 8007578:	d0e6      	beq.n	8007548 <_printf_common+0xa4>
 800757a:	3601      	adds	r6, #1
 800757c:	e7d9      	b.n	8007532 <_printf_common+0x8e>
	...

08007580 <_printf_i>:
 8007580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007584:	7e0f      	ldrb	r7, [r1, #24]
 8007586:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007588:	2f78      	cmp	r7, #120	@ 0x78
 800758a:	4691      	mov	r9, r2
 800758c:	4680      	mov	r8, r0
 800758e:	460c      	mov	r4, r1
 8007590:	469a      	mov	sl, r3
 8007592:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007596:	d807      	bhi.n	80075a8 <_printf_i+0x28>
 8007598:	2f62      	cmp	r7, #98	@ 0x62
 800759a:	d80a      	bhi.n	80075b2 <_printf_i+0x32>
 800759c:	2f00      	cmp	r7, #0
 800759e:	f000 80d1 	beq.w	8007744 <_printf_i+0x1c4>
 80075a2:	2f58      	cmp	r7, #88	@ 0x58
 80075a4:	f000 80b8 	beq.w	8007718 <_printf_i+0x198>
 80075a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075b0:	e03a      	b.n	8007628 <_printf_i+0xa8>
 80075b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075b6:	2b15      	cmp	r3, #21
 80075b8:	d8f6      	bhi.n	80075a8 <_printf_i+0x28>
 80075ba:	a101      	add	r1, pc, #4	@ (adr r1, 80075c0 <_printf_i+0x40>)
 80075bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075c0:	08007619 	.word	0x08007619
 80075c4:	0800762d 	.word	0x0800762d
 80075c8:	080075a9 	.word	0x080075a9
 80075cc:	080075a9 	.word	0x080075a9
 80075d0:	080075a9 	.word	0x080075a9
 80075d4:	080075a9 	.word	0x080075a9
 80075d8:	0800762d 	.word	0x0800762d
 80075dc:	080075a9 	.word	0x080075a9
 80075e0:	080075a9 	.word	0x080075a9
 80075e4:	080075a9 	.word	0x080075a9
 80075e8:	080075a9 	.word	0x080075a9
 80075ec:	0800772b 	.word	0x0800772b
 80075f0:	08007657 	.word	0x08007657
 80075f4:	080076e5 	.word	0x080076e5
 80075f8:	080075a9 	.word	0x080075a9
 80075fc:	080075a9 	.word	0x080075a9
 8007600:	0800774d 	.word	0x0800774d
 8007604:	080075a9 	.word	0x080075a9
 8007608:	08007657 	.word	0x08007657
 800760c:	080075a9 	.word	0x080075a9
 8007610:	080075a9 	.word	0x080075a9
 8007614:	080076ed 	.word	0x080076ed
 8007618:	6833      	ldr	r3, [r6, #0]
 800761a:	1d1a      	adds	r2, r3, #4
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	6032      	str	r2, [r6, #0]
 8007620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007624:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007628:	2301      	movs	r3, #1
 800762a:	e09c      	b.n	8007766 <_printf_i+0x1e6>
 800762c:	6833      	ldr	r3, [r6, #0]
 800762e:	6820      	ldr	r0, [r4, #0]
 8007630:	1d19      	adds	r1, r3, #4
 8007632:	6031      	str	r1, [r6, #0]
 8007634:	0606      	lsls	r6, r0, #24
 8007636:	d501      	bpl.n	800763c <_printf_i+0xbc>
 8007638:	681d      	ldr	r5, [r3, #0]
 800763a:	e003      	b.n	8007644 <_printf_i+0xc4>
 800763c:	0645      	lsls	r5, r0, #25
 800763e:	d5fb      	bpl.n	8007638 <_printf_i+0xb8>
 8007640:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007644:	2d00      	cmp	r5, #0
 8007646:	da03      	bge.n	8007650 <_printf_i+0xd0>
 8007648:	232d      	movs	r3, #45	@ 0x2d
 800764a:	426d      	negs	r5, r5
 800764c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007650:	4858      	ldr	r0, [pc, #352]	@ (80077b4 <_printf_i+0x234>)
 8007652:	230a      	movs	r3, #10
 8007654:	e011      	b.n	800767a <_printf_i+0xfa>
 8007656:	6821      	ldr	r1, [r4, #0]
 8007658:	6833      	ldr	r3, [r6, #0]
 800765a:	0608      	lsls	r0, r1, #24
 800765c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007660:	d402      	bmi.n	8007668 <_printf_i+0xe8>
 8007662:	0649      	lsls	r1, r1, #25
 8007664:	bf48      	it	mi
 8007666:	b2ad      	uxthmi	r5, r5
 8007668:	2f6f      	cmp	r7, #111	@ 0x6f
 800766a:	4852      	ldr	r0, [pc, #328]	@ (80077b4 <_printf_i+0x234>)
 800766c:	6033      	str	r3, [r6, #0]
 800766e:	bf14      	ite	ne
 8007670:	230a      	movne	r3, #10
 8007672:	2308      	moveq	r3, #8
 8007674:	2100      	movs	r1, #0
 8007676:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800767a:	6866      	ldr	r6, [r4, #4]
 800767c:	60a6      	str	r6, [r4, #8]
 800767e:	2e00      	cmp	r6, #0
 8007680:	db05      	blt.n	800768e <_printf_i+0x10e>
 8007682:	6821      	ldr	r1, [r4, #0]
 8007684:	432e      	orrs	r6, r5
 8007686:	f021 0104 	bic.w	r1, r1, #4
 800768a:	6021      	str	r1, [r4, #0]
 800768c:	d04b      	beq.n	8007726 <_printf_i+0x1a6>
 800768e:	4616      	mov	r6, r2
 8007690:	fbb5 f1f3 	udiv	r1, r5, r3
 8007694:	fb03 5711 	mls	r7, r3, r1, r5
 8007698:	5dc7      	ldrb	r7, [r0, r7]
 800769a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800769e:	462f      	mov	r7, r5
 80076a0:	42bb      	cmp	r3, r7
 80076a2:	460d      	mov	r5, r1
 80076a4:	d9f4      	bls.n	8007690 <_printf_i+0x110>
 80076a6:	2b08      	cmp	r3, #8
 80076a8:	d10b      	bne.n	80076c2 <_printf_i+0x142>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	07df      	lsls	r7, r3, #31
 80076ae:	d508      	bpl.n	80076c2 <_printf_i+0x142>
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	6861      	ldr	r1, [r4, #4]
 80076b4:	4299      	cmp	r1, r3
 80076b6:	bfde      	ittt	le
 80076b8:	2330      	movle	r3, #48	@ 0x30
 80076ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076c2:	1b92      	subs	r2, r2, r6
 80076c4:	6122      	str	r2, [r4, #16]
 80076c6:	f8cd a000 	str.w	sl, [sp]
 80076ca:	464b      	mov	r3, r9
 80076cc:	aa03      	add	r2, sp, #12
 80076ce:	4621      	mov	r1, r4
 80076d0:	4640      	mov	r0, r8
 80076d2:	f7ff fee7 	bl	80074a4 <_printf_common>
 80076d6:	3001      	adds	r0, #1
 80076d8:	d14a      	bne.n	8007770 <_printf_i+0x1f0>
 80076da:	f04f 30ff 	mov.w	r0, #4294967295
 80076de:	b004      	add	sp, #16
 80076e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e4:	6823      	ldr	r3, [r4, #0]
 80076e6:	f043 0320 	orr.w	r3, r3, #32
 80076ea:	6023      	str	r3, [r4, #0]
 80076ec:	4832      	ldr	r0, [pc, #200]	@ (80077b8 <_printf_i+0x238>)
 80076ee:	2778      	movs	r7, #120	@ 0x78
 80076f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076f4:	6823      	ldr	r3, [r4, #0]
 80076f6:	6831      	ldr	r1, [r6, #0]
 80076f8:	061f      	lsls	r7, r3, #24
 80076fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80076fe:	d402      	bmi.n	8007706 <_printf_i+0x186>
 8007700:	065f      	lsls	r7, r3, #25
 8007702:	bf48      	it	mi
 8007704:	b2ad      	uxthmi	r5, r5
 8007706:	6031      	str	r1, [r6, #0]
 8007708:	07d9      	lsls	r1, r3, #31
 800770a:	bf44      	itt	mi
 800770c:	f043 0320 	orrmi.w	r3, r3, #32
 8007710:	6023      	strmi	r3, [r4, #0]
 8007712:	b11d      	cbz	r5, 800771c <_printf_i+0x19c>
 8007714:	2310      	movs	r3, #16
 8007716:	e7ad      	b.n	8007674 <_printf_i+0xf4>
 8007718:	4826      	ldr	r0, [pc, #152]	@ (80077b4 <_printf_i+0x234>)
 800771a:	e7e9      	b.n	80076f0 <_printf_i+0x170>
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	f023 0320 	bic.w	r3, r3, #32
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	e7f6      	b.n	8007714 <_printf_i+0x194>
 8007726:	4616      	mov	r6, r2
 8007728:	e7bd      	b.n	80076a6 <_printf_i+0x126>
 800772a:	6833      	ldr	r3, [r6, #0]
 800772c:	6825      	ldr	r5, [r4, #0]
 800772e:	6961      	ldr	r1, [r4, #20]
 8007730:	1d18      	adds	r0, r3, #4
 8007732:	6030      	str	r0, [r6, #0]
 8007734:	062e      	lsls	r6, r5, #24
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	d501      	bpl.n	800773e <_printf_i+0x1be>
 800773a:	6019      	str	r1, [r3, #0]
 800773c:	e002      	b.n	8007744 <_printf_i+0x1c4>
 800773e:	0668      	lsls	r0, r5, #25
 8007740:	d5fb      	bpl.n	800773a <_printf_i+0x1ba>
 8007742:	8019      	strh	r1, [r3, #0]
 8007744:	2300      	movs	r3, #0
 8007746:	6123      	str	r3, [r4, #16]
 8007748:	4616      	mov	r6, r2
 800774a:	e7bc      	b.n	80076c6 <_printf_i+0x146>
 800774c:	6833      	ldr	r3, [r6, #0]
 800774e:	1d1a      	adds	r2, r3, #4
 8007750:	6032      	str	r2, [r6, #0]
 8007752:	681e      	ldr	r6, [r3, #0]
 8007754:	6862      	ldr	r2, [r4, #4]
 8007756:	2100      	movs	r1, #0
 8007758:	4630      	mov	r0, r6
 800775a:	f7f8 fd41 	bl	80001e0 <memchr>
 800775e:	b108      	cbz	r0, 8007764 <_printf_i+0x1e4>
 8007760:	1b80      	subs	r0, r0, r6
 8007762:	6060      	str	r0, [r4, #4]
 8007764:	6863      	ldr	r3, [r4, #4]
 8007766:	6123      	str	r3, [r4, #16]
 8007768:	2300      	movs	r3, #0
 800776a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800776e:	e7aa      	b.n	80076c6 <_printf_i+0x146>
 8007770:	6923      	ldr	r3, [r4, #16]
 8007772:	4632      	mov	r2, r6
 8007774:	4649      	mov	r1, r9
 8007776:	4640      	mov	r0, r8
 8007778:	47d0      	blx	sl
 800777a:	3001      	adds	r0, #1
 800777c:	d0ad      	beq.n	80076da <_printf_i+0x15a>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	079b      	lsls	r3, r3, #30
 8007782:	d413      	bmi.n	80077ac <_printf_i+0x22c>
 8007784:	68e0      	ldr	r0, [r4, #12]
 8007786:	9b03      	ldr	r3, [sp, #12]
 8007788:	4298      	cmp	r0, r3
 800778a:	bfb8      	it	lt
 800778c:	4618      	movlt	r0, r3
 800778e:	e7a6      	b.n	80076de <_printf_i+0x15e>
 8007790:	2301      	movs	r3, #1
 8007792:	4632      	mov	r2, r6
 8007794:	4649      	mov	r1, r9
 8007796:	4640      	mov	r0, r8
 8007798:	47d0      	blx	sl
 800779a:	3001      	adds	r0, #1
 800779c:	d09d      	beq.n	80076da <_printf_i+0x15a>
 800779e:	3501      	adds	r5, #1
 80077a0:	68e3      	ldr	r3, [r4, #12]
 80077a2:	9903      	ldr	r1, [sp, #12]
 80077a4:	1a5b      	subs	r3, r3, r1
 80077a6:	42ab      	cmp	r3, r5
 80077a8:	dcf2      	bgt.n	8007790 <_printf_i+0x210>
 80077aa:	e7eb      	b.n	8007784 <_printf_i+0x204>
 80077ac:	2500      	movs	r5, #0
 80077ae:	f104 0619 	add.w	r6, r4, #25
 80077b2:	e7f5      	b.n	80077a0 <_printf_i+0x220>
 80077b4:	0800b74e 	.word	0x0800b74e
 80077b8:	0800b75f 	.word	0x0800b75f

080077bc <_scanf_float>:
 80077bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c0:	b087      	sub	sp, #28
 80077c2:	4691      	mov	r9, r2
 80077c4:	9303      	str	r3, [sp, #12]
 80077c6:	688b      	ldr	r3, [r1, #8]
 80077c8:	1e5a      	subs	r2, r3, #1
 80077ca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80077ce:	bf81      	itttt	hi
 80077d0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80077d4:	eb03 0b05 	addhi.w	fp, r3, r5
 80077d8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80077dc:	608b      	strhi	r3, [r1, #8]
 80077de:	680b      	ldr	r3, [r1, #0]
 80077e0:	460a      	mov	r2, r1
 80077e2:	f04f 0500 	mov.w	r5, #0
 80077e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80077ea:	f842 3b1c 	str.w	r3, [r2], #28
 80077ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80077f2:	4680      	mov	r8, r0
 80077f4:	460c      	mov	r4, r1
 80077f6:	bf98      	it	ls
 80077f8:	f04f 0b00 	movls.w	fp, #0
 80077fc:	9201      	str	r2, [sp, #4]
 80077fe:	4616      	mov	r6, r2
 8007800:	46aa      	mov	sl, r5
 8007802:	462f      	mov	r7, r5
 8007804:	9502      	str	r5, [sp, #8]
 8007806:	68a2      	ldr	r2, [r4, #8]
 8007808:	b15a      	cbz	r2, 8007822 <_scanf_float+0x66>
 800780a:	f8d9 3000 	ldr.w	r3, [r9]
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	2b4e      	cmp	r3, #78	@ 0x4e
 8007812:	d863      	bhi.n	80078dc <_scanf_float+0x120>
 8007814:	2b40      	cmp	r3, #64	@ 0x40
 8007816:	d83b      	bhi.n	8007890 <_scanf_float+0xd4>
 8007818:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800781c:	b2c8      	uxtb	r0, r1
 800781e:	280e      	cmp	r0, #14
 8007820:	d939      	bls.n	8007896 <_scanf_float+0xda>
 8007822:	b11f      	cbz	r7, 800782c <_scanf_float+0x70>
 8007824:	6823      	ldr	r3, [r4, #0]
 8007826:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800782a:	6023      	str	r3, [r4, #0]
 800782c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007830:	f1ba 0f01 	cmp.w	sl, #1
 8007834:	f200 8114 	bhi.w	8007a60 <_scanf_float+0x2a4>
 8007838:	9b01      	ldr	r3, [sp, #4]
 800783a:	429e      	cmp	r6, r3
 800783c:	f200 8105 	bhi.w	8007a4a <_scanf_float+0x28e>
 8007840:	2001      	movs	r0, #1
 8007842:	b007      	add	sp, #28
 8007844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007848:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800784c:	2a0d      	cmp	r2, #13
 800784e:	d8e8      	bhi.n	8007822 <_scanf_float+0x66>
 8007850:	a101      	add	r1, pc, #4	@ (adr r1, 8007858 <_scanf_float+0x9c>)
 8007852:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007856:	bf00      	nop
 8007858:	080079a1 	.word	0x080079a1
 800785c:	08007823 	.word	0x08007823
 8007860:	08007823 	.word	0x08007823
 8007864:	08007823 	.word	0x08007823
 8007868:	080079fd 	.word	0x080079fd
 800786c:	080079d7 	.word	0x080079d7
 8007870:	08007823 	.word	0x08007823
 8007874:	08007823 	.word	0x08007823
 8007878:	080079af 	.word	0x080079af
 800787c:	08007823 	.word	0x08007823
 8007880:	08007823 	.word	0x08007823
 8007884:	08007823 	.word	0x08007823
 8007888:	08007823 	.word	0x08007823
 800788c:	0800796b 	.word	0x0800796b
 8007890:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007894:	e7da      	b.n	800784c <_scanf_float+0x90>
 8007896:	290e      	cmp	r1, #14
 8007898:	d8c3      	bhi.n	8007822 <_scanf_float+0x66>
 800789a:	a001      	add	r0, pc, #4	@ (adr r0, 80078a0 <_scanf_float+0xe4>)
 800789c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80078a0:	0800795b 	.word	0x0800795b
 80078a4:	08007823 	.word	0x08007823
 80078a8:	0800795b 	.word	0x0800795b
 80078ac:	080079eb 	.word	0x080079eb
 80078b0:	08007823 	.word	0x08007823
 80078b4:	080078fd 	.word	0x080078fd
 80078b8:	08007941 	.word	0x08007941
 80078bc:	08007941 	.word	0x08007941
 80078c0:	08007941 	.word	0x08007941
 80078c4:	08007941 	.word	0x08007941
 80078c8:	08007941 	.word	0x08007941
 80078cc:	08007941 	.word	0x08007941
 80078d0:	08007941 	.word	0x08007941
 80078d4:	08007941 	.word	0x08007941
 80078d8:	08007941 	.word	0x08007941
 80078dc:	2b6e      	cmp	r3, #110	@ 0x6e
 80078de:	d809      	bhi.n	80078f4 <_scanf_float+0x138>
 80078e0:	2b60      	cmp	r3, #96	@ 0x60
 80078e2:	d8b1      	bhi.n	8007848 <_scanf_float+0x8c>
 80078e4:	2b54      	cmp	r3, #84	@ 0x54
 80078e6:	d07b      	beq.n	80079e0 <_scanf_float+0x224>
 80078e8:	2b59      	cmp	r3, #89	@ 0x59
 80078ea:	d19a      	bne.n	8007822 <_scanf_float+0x66>
 80078ec:	2d07      	cmp	r5, #7
 80078ee:	d198      	bne.n	8007822 <_scanf_float+0x66>
 80078f0:	2508      	movs	r5, #8
 80078f2:	e02f      	b.n	8007954 <_scanf_float+0x198>
 80078f4:	2b74      	cmp	r3, #116	@ 0x74
 80078f6:	d073      	beq.n	80079e0 <_scanf_float+0x224>
 80078f8:	2b79      	cmp	r3, #121	@ 0x79
 80078fa:	e7f6      	b.n	80078ea <_scanf_float+0x12e>
 80078fc:	6821      	ldr	r1, [r4, #0]
 80078fe:	05c8      	lsls	r0, r1, #23
 8007900:	d51e      	bpl.n	8007940 <_scanf_float+0x184>
 8007902:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007906:	6021      	str	r1, [r4, #0]
 8007908:	3701      	adds	r7, #1
 800790a:	f1bb 0f00 	cmp.w	fp, #0
 800790e:	d003      	beq.n	8007918 <_scanf_float+0x15c>
 8007910:	3201      	adds	r2, #1
 8007912:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007916:	60a2      	str	r2, [r4, #8]
 8007918:	68a3      	ldr	r3, [r4, #8]
 800791a:	3b01      	subs	r3, #1
 800791c:	60a3      	str	r3, [r4, #8]
 800791e:	6923      	ldr	r3, [r4, #16]
 8007920:	3301      	adds	r3, #1
 8007922:	6123      	str	r3, [r4, #16]
 8007924:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007928:	3b01      	subs	r3, #1
 800792a:	2b00      	cmp	r3, #0
 800792c:	f8c9 3004 	str.w	r3, [r9, #4]
 8007930:	f340 8082 	ble.w	8007a38 <_scanf_float+0x27c>
 8007934:	f8d9 3000 	ldr.w	r3, [r9]
 8007938:	3301      	adds	r3, #1
 800793a:	f8c9 3000 	str.w	r3, [r9]
 800793e:	e762      	b.n	8007806 <_scanf_float+0x4a>
 8007940:	eb1a 0105 	adds.w	r1, sl, r5
 8007944:	f47f af6d 	bne.w	8007822 <_scanf_float+0x66>
 8007948:	6822      	ldr	r2, [r4, #0]
 800794a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800794e:	6022      	str	r2, [r4, #0]
 8007950:	460d      	mov	r5, r1
 8007952:	468a      	mov	sl, r1
 8007954:	f806 3b01 	strb.w	r3, [r6], #1
 8007958:	e7de      	b.n	8007918 <_scanf_float+0x15c>
 800795a:	6822      	ldr	r2, [r4, #0]
 800795c:	0610      	lsls	r0, r2, #24
 800795e:	f57f af60 	bpl.w	8007822 <_scanf_float+0x66>
 8007962:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007966:	6022      	str	r2, [r4, #0]
 8007968:	e7f4      	b.n	8007954 <_scanf_float+0x198>
 800796a:	f1ba 0f00 	cmp.w	sl, #0
 800796e:	d10c      	bne.n	800798a <_scanf_float+0x1ce>
 8007970:	b977      	cbnz	r7, 8007990 <_scanf_float+0x1d4>
 8007972:	6822      	ldr	r2, [r4, #0]
 8007974:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007978:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800797c:	d108      	bne.n	8007990 <_scanf_float+0x1d4>
 800797e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007982:	6022      	str	r2, [r4, #0]
 8007984:	f04f 0a01 	mov.w	sl, #1
 8007988:	e7e4      	b.n	8007954 <_scanf_float+0x198>
 800798a:	f1ba 0f02 	cmp.w	sl, #2
 800798e:	d050      	beq.n	8007a32 <_scanf_float+0x276>
 8007990:	2d01      	cmp	r5, #1
 8007992:	d002      	beq.n	800799a <_scanf_float+0x1de>
 8007994:	2d04      	cmp	r5, #4
 8007996:	f47f af44 	bne.w	8007822 <_scanf_float+0x66>
 800799a:	3501      	adds	r5, #1
 800799c:	b2ed      	uxtb	r5, r5
 800799e:	e7d9      	b.n	8007954 <_scanf_float+0x198>
 80079a0:	f1ba 0f01 	cmp.w	sl, #1
 80079a4:	f47f af3d 	bne.w	8007822 <_scanf_float+0x66>
 80079a8:	f04f 0a02 	mov.w	sl, #2
 80079ac:	e7d2      	b.n	8007954 <_scanf_float+0x198>
 80079ae:	b975      	cbnz	r5, 80079ce <_scanf_float+0x212>
 80079b0:	2f00      	cmp	r7, #0
 80079b2:	f47f af37 	bne.w	8007824 <_scanf_float+0x68>
 80079b6:	6822      	ldr	r2, [r4, #0]
 80079b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80079bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80079c0:	f040 8103 	bne.w	8007bca <_scanf_float+0x40e>
 80079c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80079c8:	6022      	str	r2, [r4, #0]
 80079ca:	2501      	movs	r5, #1
 80079cc:	e7c2      	b.n	8007954 <_scanf_float+0x198>
 80079ce:	2d03      	cmp	r5, #3
 80079d0:	d0e3      	beq.n	800799a <_scanf_float+0x1de>
 80079d2:	2d05      	cmp	r5, #5
 80079d4:	e7df      	b.n	8007996 <_scanf_float+0x1da>
 80079d6:	2d02      	cmp	r5, #2
 80079d8:	f47f af23 	bne.w	8007822 <_scanf_float+0x66>
 80079dc:	2503      	movs	r5, #3
 80079de:	e7b9      	b.n	8007954 <_scanf_float+0x198>
 80079e0:	2d06      	cmp	r5, #6
 80079e2:	f47f af1e 	bne.w	8007822 <_scanf_float+0x66>
 80079e6:	2507      	movs	r5, #7
 80079e8:	e7b4      	b.n	8007954 <_scanf_float+0x198>
 80079ea:	6822      	ldr	r2, [r4, #0]
 80079ec:	0591      	lsls	r1, r2, #22
 80079ee:	f57f af18 	bpl.w	8007822 <_scanf_float+0x66>
 80079f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80079f6:	6022      	str	r2, [r4, #0]
 80079f8:	9702      	str	r7, [sp, #8]
 80079fa:	e7ab      	b.n	8007954 <_scanf_float+0x198>
 80079fc:	6822      	ldr	r2, [r4, #0]
 80079fe:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007a02:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007a06:	d005      	beq.n	8007a14 <_scanf_float+0x258>
 8007a08:	0550      	lsls	r0, r2, #21
 8007a0a:	f57f af0a 	bpl.w	8007822 <_scanf_float+0x66>
 8007a0e:	2f00      	cmp	r7, #0
 8007a10:	f000 80db 	beq.w	8007bca <_scanf_float+0x40e>
 8007a14:	0591      	lsls	r1, r2, #22
 8007a16:	bf58      	it	pl
 8007a18:	9902      	ldrpl	r1, [sp, #8]
 8007a1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a1e:	bf58      	it	pl
 8007a20:	1a79      	subpl	r1, r7, r1
 8007a22:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007a26:	bf58      	it	pl
 8007a28:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007a2c:	6022      	str	r2, [r4, #0]
 8007a2e:	2700      	movs	r7, #0
 8007a30:	e790      	b.n	8007954 <_scanf_float+0x198>
 8007a32:	f04f 0a03 	mov.w	sl, #3
 8007a36:	e78d      	b.n	8007954 <_scanf_float+0x198>
 8007a38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a3c:	4649      	mov	r1, r9
 8007a3e:	4640      	mov	r0, r8
 8007a40:	4798      	blx	r3
 8007a42:	2800      	cmp	r0, #0
 8007a44:	f43f aedf 	beq.w	8007806 <_scanf_float+0x4a>
 8007a48:	e6eb      	b.n	8007822 <_scanf_float+0x66>
 8007a4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a52:	464a      	mov	r2, r9
 8007a54:	4640      	mov	r0, r8
 8007a56:	4798      	blx	r3
 8007a58:	6923      	ldr	r3, [r4, #16]
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	6123      	str	r3, [r4, #16]
 8007a5e:	e6eb      	b.n	8007838 <_scanf_float+0x7c>
 8007a60:	1e6b      	subs	r3, r5, #1
 8007a62:	2b06      	cmp	r3, #6
 8007a64:	d824      	bhi.n	8007ab0 <_scanf_float+0x2f4>
 8007a66:	2d02      	cmp	r5, #2
 8007a68:	d836      	bhi.n	8007ad8 <_scanf_float+0x31c>
 8007a6a:	9b01      	ldr	r3, [sp, #4]
 8007a6c:	429e      	cmp	r6, r3
 8007a6e:	f67f aee7 	bls.w	8007840 <_scanf_float+0x84>
 8007a72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a7a:	464a      	mov	r2, r9
 8007a7c:	4640      	mov	r0, r8
 8007a7e:	4798      	blx	r3
 8007a80:	6923      	ldr	r3, [r4, #16]
 8007a82:	3b01      	subs	r3, #1
 8007a84:	6123      	str	r3, [r4, #16]
 8007a86:	e7f0      	b.n	8007a6a <_scanf_float+0x2ae>
 8007a88:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a8c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007a90:	464a      	mov	r2, r9
 8007a92:	4640      	mov	r0, r8
 8007a94:	4798      	blx	r3
 8007a96:	6923      	ldr	r3, [r4, #16]
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	6123      	str	r3, [r4, #16]
 8007a9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aa0:	fa5f fa8a 	uxtb.w	sl, sl
 8007aa4:	f1ba 0f02 	cmp.w	sl, #2
 8007aa8:	d1ee      	bne.n	8007a88 <_scanf_float+0x2cc>
 8007aaa:	3d03      	subs	r5, #3
 8007aac:	b2ed      	uxtb	r5, r5
 8007aae:	1b76      	subs	r6, r6, r5
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	05da      	lsls	r2, r3, #23
 8007ab4:	d530      	bpl.n	8007b18 <_scanf_float+0x35c>
 8007ab6:	055b      	lsls	r3, r3, #21
 8007ab8:	d511      	bpl.n	8007ade <_scanf_float+0x322>
 8007aba:	9b01      	ldr	r3, [sp, #4]
 8007abc:	429e      	cmp	r6, r3
 8007abe:	f67f aebf 	bls.w	8007840 <_scanf_float+0x84>
 8007ac2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ac6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007aca:	464a      	mov	r2, r9
 8007acc:	4640      	mov	r0, r8
 8007ace:	4798      	blx	r3
 8007ad0:	6923      	ldr	r3, [r4, #16]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	6123      	str	r3, [r4, #16]
 8007ad6:	e7f0      	b.n	8007aba <_scanf_float+0x2fe>
 8007ad8:	46aa      	mov	sl, r5
 8007ada:	46b3      	mov	fp, r6
 8007adc:	e7de      	b.n	8007a9c <_scanf_float+0x2e0>
 8007ade:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007ae2:	6923      	ldr	r3, [r4, #16]
 8007ae4:	2965      	cmp	r1, #101	@ 0x65
 8007ae6:	f103 33ff 	add.w	r3, r3, #4294967295
 8007aea:	f106 35ff 	add.w	r5, r6, #4294967295
 8007aee:	6123      	str	r3, [r4, #16]
 8007af0:	d00c      	beq.n	8007b0c <_scanf_float+0x350>
 8007af2:	2945      	cmp	r1, #69	@ 0x45
 8007af4:	d00a      	beq.n	8007b0c <_scanf_float+0x350>
 8007af6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007afa:	464a      	mov	r2, r9
 8007afc:	4640      	mov	r0, r8
 8007afe:	4798      	blx	r3
 8007b00:	6923      	ldr	r3, [r4, #16]
 8007b02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	1eb5      	subs	r5, r6, #2
 8007b0a:	6123      	str	r3, [r4, #16]
 8007b0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b10:	464a      	mov	r2, r9
 8007b12:	4640      	mov	r0, r8
 8007b14:	4798      	blx	r3
 8007b16:	462e      	mov	r6, r5
 8007b18:	6822      	ldr	r2, [r4, #0]
 8007b1a:	f012 0210 	ands.w	r2, r2, #16
 8007b1e:	d001      	beq.n	8007b24 <_scanf_float+0x368>
 8007b20:	2000      	movs	r0, #0
 8007b22:	e68e      	b.n	8007842 <_scanf_float+0x86>
 8007b24:	7032      	strb	r2, [r6, #0]
 8007b26:	6823      	ldr	r3, [r4, #0]
 8007b28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b30:	d125      	bne.n	8007b7e <_scanf_float+0x3c2>
 8007b32:	9b02      	ldr	r3, [sp, #8]
 8007b34:	429f      	cmp	r7, r3
 8007b36:	d00a      	beq.n	8007b4e <_scanf_float+0x392>
 8007b38:	1bda      	subs	r2, r3, r7
 8007b3a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007b3e:	429e      	cmp	r6, r3
 8007b40:	bf28      	it	cs
 8007b42:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007b46:	4922      	ldr	r1, [pc, #136]	@ (8007bd0 <_scanf_float+0x414>)
 8007b48:	4630      	mov	r0, r6
 8007b4a:	f000 f907 	bl	8007d5c <siprintf>
 8007b4e:	9901      	ldr	r1, [sp, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	4640      	mov	r0, r8
 8007b54:	f002 fbf4 	bl	800a340 <_strtod_r>
 8007b58:	9b03      	ldr	r3, [sp, #12]
 8007b5a:	6821      	ldr	r1, [r4, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f011 0f02 	tst.w	r1, #2
 8007b62:	ec57 6b10 	vmov	r6, r7, d0
 8007b66:	f103 0204 	add.w	r2, r3, #4
 8007b6a:	d015      	beq.n	8007b98 <_scanf_float+0x3dc>
 8007b6c:	9903      	ldr	r1, [sp, #12]
 8007b6e:	600a      	str	r2, [r1, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	e9c3 6700 	strd	r6, r7, [r3]
 8007b76:	68e3      	ldr	r3, [r4, #12]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	60e3      	str	r3, [r4, #12]
 8007b7c:	e7d0      	b.n	8007b20 <_scanf_float+0x364>
 8007b7e:	9b04      	ldr	r3, [sp, #16]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d0e4      	beq.n	8007b4e <_scanf_float+0x392>
 8007b84:	9905      	ldr	r1, [sp, #20]
 8007b86:	230a      	movs	r3, #10
 8007b88:	3101      	adds	r1, #1
 8007b8a:	4640      	mov	r0, r8
 8007b8c:	f002 fc58 	bl	800a440 <_strtol_r>
 8007b90:	9b04      	ldr	r3, [sp, #16]
 8007b92:	9e05      	ldr	r6, [sp, #20]
 8007b94:	1ac2      	subs	r2, r0, r3
 8007b96:	e7d0      	b.n	8007b3a <_scanf_float+0x37e>
 8007b98:	f011 0f04 	tst.w	r1, #4
 8007b9c:	9903      	ldr	r1, [sp, #12]
 8007b9e:	600a      	str	r2, [r1, #0]
 8007ba0:	d1e6      	bne.n	8007b70 <_scanf_float+0x3b4>
 8007ba2:	681d      	ldr	r5, [r3, #0]
 8007ba4:	4632      	mov	r2, r6
 8007ba6:	463b      	mov	r3, r7
 8007ba8:	4630      	mov	r0, r6
 8007baa:	4639      	mov	r1, r7
 8007bac:	f7f8 ffc6 	bl	8000b3c <__aeabi_dcmpun>
 8007bb0:	b128      	cbz	r0, 8007bbe <_scanf_float+0x402>
 8007bb2:	4808      	ldr	r0, [pc, #32]	@ (8007bd4 <_scanf_float+0x418>)
 8007bb4:	f000 f9b8 	bl	8007f28 <nanf>
 8007bb8:	ed85 0a00 	vstr	s0, [r5]
 8007bbc:	e7db      	b.n	8007b76 <_scanf_float+0x3ba>
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	4639      	mov	r1, r7
 8007bc2:	f7f9 f819 	bl	8000bf8 <__aeabi_d2f>
 8007bc6:	6028      	str	r0, [r5, #0]
 8007bc8:	e7d5      	b.n	8007b76 <_scanf_float+0x3ba>
 8007bca:	2700      	movs	r7, #0
 8007bcc:	e62e      	b.n	800782c <_scanf_float+0x70>
 8007bce:	bf00      	nop
 8007bd0:	0800b770 	.word	0x0800b770
 8007bd4:	0800b8b1 	.word	0x0800b8b1

08007bd8 <std>:
 8007bd8:	2300      	movs	r3, #0
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	4604      	mov	r4, r0
 8007bde:	e9c0 3300 	strd	r3, r3, [r0]
 8007be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007be6:	6083      	str	r3, [r0, #8]
 8007be8:	8181      	strh	r1, [r0, #12]
 8007bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8007bec:	81c2      	strh	r2, [r0, #14]
 8007bee:	6183      	str	r3, [r0, #24]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	2208      	movs	r2, #8
 8007bf4:	305c      	adds	r0, #92	@ 0x5c
 8007bf6:	f000 f916 	bl	8007e26 <memset>
 8007bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007c30 <std+0x58>)
 8007bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8007bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007c34 <std+0x5c>)
 8007c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c02:	4b0d      	ldr	r3, [pc, #52]	@ (8007c38 <std+0x60>)
 8007c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c06:	4b0d      	ldr	r3, [pc, #52]	@ (8007c3c <std+0x64>)
 8007c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c40 <std+0x68>)
 8007c0c:	6224      	str	r4, [r4, #32]
 8007c0e:	429c      	cmp	r4, r3
 8007c10:	d006      	beq.n	8007c20 <std+0x48>
 8007c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c16:	4294      	cmp	r4, r2
 8007c18:	d002      	beq.n	8007c20 <std+0x48>
 8007c1a:	33d0      	adds	r3, #208	@ 0xd0
 8007c1c:	429c      	cmp	r4, r3
 8007c1e:	d105      	bne.n	8007c2c <std+0x54>
 8007c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c28:	f000 b97a 	b.w	8007f20 <__retarget_lock_init_recursive>
 8007c2c:	bd10      	pop	{r4, pc}
 8007c2e:	bf00      	nop
 8007c30:	08007da1 	.word	0x08007da1
 8007c34:	08007dc3 	.word	0x08007dc3
 8007c38:	08007dfb 	.word	0x08007dfb
 8007c3c:	08007e1f 	.word	0x08007e1f
 8007c40:	200006d8 	.word	0x200006d8

08007c44 <stdio_exit_handler>:
 8007c44:	4a02      	ldr	r2, [pc, #8]	@ (8007c50 <stdio_exit_handler+0xc>)
 8007c46:	4903      	ldr	r1, [pc, #12]	@ (8007c54 <stdio_exit_handler+0x10>)
 8007c48:	4803      	ldr	r0, [pc, #12]	@ (8007c58 <stdio_exit_handler+0x14>)
 8007c4a:	f000 b869 	b.w	8007d20 <_fwalk_sglue>
 8007c4e:	bf00      	nop
 8007c50:	20000050 	.word	0x20000050
 8007c54:	0800a7fd 	.word	0x0800a7fd
 8007c58:	20000060 	.word	0x20000060

08007c5c <cleanup_stdio>:
 8007c5c:	6841      	ldr	r1, [r0, #4]
 8007c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007c90 <cleanup_stdio+0x34>)
 8007c60:	4299      	cmp	r1, r3
 8007c62:	b510      	push	{r4, lr}
 8007c64:	4604      	mov	r4, r0
 8007c66:	d001      	beq.n	8007c6c <cleanup_stdio+0x10>
 8007c68:	f002 fdc8 	bl	800a7fc <_fflush_r>
 8007c6c:	68a1      	ldr	r1, [r4, #8]
 8007c6e:	4b09      	ldr	r3, [pc, #36]	@ (8007c94 <cleanup_stdio+0x38>)
 8007c70:	4299      	cmp	r1, r3
 8007c72:	d002      	beq.n	8007c7a <cleanup_stdio+0x1e>
 8007c74:	4620      	mov	r0, r4
 8007c76:	f002 fdc1 	bl	800a7fc <_fflush_r>
 8007c7a:	68e1      	ldr	r1, [r4, #12]
 8007c7c:	4b06      	ldr	r3, [pc, #24]	@ (8007c98 <cleanup_stdio+0x3c>)
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	d004      	beq.n	8007c8c <cleanup_stdio+0x30>
 8007c82:	4620      	mov	r0, r4
 8007c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c88:	f002 bdb8 	b.w	800a7fc <_fflush_r>
 8007c8c:	bd10      	pop	{r4, pc}
 8007c8e:	bf00      	nop
 8007c90:	200006d8 	.word	0x200006d8
 8007c94:	20000740 	.word	0x20000740
 8007c98:	200007a8 	.word	0x200007a8

08007c9c <global_stdio_init.part.0>:
 8007c9c:	b510      	push	{r4, lr}
 8007c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ccc <global_stdio_init.part.0+0x30>)
 8007ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8007cd0 <global_stdio_init.part.0+0x34>)
 8007ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8007cd4 <global_stdio_init.part.0+0x38>)
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	2200      	movs	r2, #0
 8007caa:	2104      	movs	r1, #4
 8007cac:	f7ff ff94 	bl	8007bd8 <std>
 8007cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	2109      	movs	r1, #9
 8007cb8:	f7ff ff8e 	bl	8007bd8 <std>
 8007cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc6:	2112      	movs	r1, #18
 8007cc8:	f7ff bf86 	b.w	8007bd8 <std>
 8007ccc:	20000810 	.word	0x20000810
 8007cd0:	200006d8 	.word	0x200006d8
 8007cd4:	08007c45 	.word	0x08007c45

08007cd8 <__sfp_lock_acquire>:
 8007cd8:	4801      	ldr	r0, [pc, #4]	@ (8007ce0 <__sfp_lock_acquire+0x8>)
 8007cda:	f000 b922 	b.w	8007f22 <__retarget_lock_acquire_recursive>
 8007cde:	bf00      	nop
 8007ce0:	20000819 	.word	0x20000819

08007ce4 <__sfp_lock_release>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	@ (8007cec <__sfp_lock_release+0x8>)
 8007ce6:	f000 b91d 	b.w	8007f24 <__retarget_lock_release_recursive>
 8007cea:	bf00      	nop
 8007cec:	20000819 	.word	0x20000819

08007cf0 <__sinit>:
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	f7ff fff0 	bl	8007cd8 <__sfp_lock_acquire>
 8007cf8:	6a23      	ldr	r3, [r4, #32]
 8007cfa:	b11b      	cbz	r3, 8007d04 <__sinit+0x14>
 8007cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d00:	f7ff bff0 	b.w	8007ce4 <__sfp_lock_release>
 8007d04:	4b04      	ldr	r3, [pc, #16]	@ (8007d18 <__sinit+0x28>)
 8007d06:	6223      	str	r3, [r4, #32]
 8007d08:	4b04      	ldr	r3, [pc, #16]	@ (8007d1c <__sinit+0x2c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1f5      	bne.n	8007cfc <__sinit+0xc>
 8007d10:	f7ff ffc4 	bl	8007c9c <global_stdio_init.part.0>
 8007d14:	e7f2      	b.n	8007cfc <__sinit+0xc>
 8007d16:	bf00      	nop
 8007d18:	08007c5d 	.word	0x08007c5d
 8007d1c:	20000810 	.word	0x20000810

08007d20 <_fwalk_sglue>:
 8007d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4607      	mov	r7, r0
 8007d26:	4688      	mov	r8, r1
 8007d28:	4614      	mov	r4, r2
 8007d2a:	2600      	movs	r6, #0
 8007d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d30:	f1b9 0901 	subs.w	r9, r9, #1
 8007d34:	d505      	bpl.n	8007d42 <_fwalk_sglue+0x22>
 8007d36:	6824      	ldr	r4, [r4, #0]
 8007d38:	2c00      	cmp	r4, #0
 8007d3a:	d1f7      	bne.n	8007d2c <_fwalk_sglue+0xc>
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d42:	89ab      	ldrh	r3, [r5, #12]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d907      	bls.n	8007d58 <_fwalk_sglue+0x38>
 8007d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	d003      	beq.n	8007d58 <_fwalk_sglue+0x38>
 8007d50:	4629      	mov	r1, r5
 8007d52:	4638      	mov	r0, r7
 8007d54:	47c0      	blx	r8
 8007d56:	4306      	orrs	r6, r0
 8007d58:	3568      	adds	r5, #104	@ 0x68
 8007d5a:	e7e9      	b.n	8007d30 <_fwalk_sglue+0x10>

08007d5c <siprintf>:
 8007d5c:	b40e      	push	{r1, r2, r3}
 8007d5e:	b510      	push	{r4, lr}
 8007d60:	b09d      	sub	sp, #116	@ 0x74
 8007d62:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007d64:	9002      	str	r0, [sp, #8]
 8007d66:	9006      	str	r0, [sp, #24]
 8007d68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007d6c:	480a      	ldr	r0, [pc, #40]	@ (8007d98 <siprintf+0x3c>)
 8007d6e:	9107      	str	r1, [sp, #28]
 8007d70:	9104      	str	r1, [sp, #16]
 8007d72:	490a      	ldr	r1, [pc, #40]	@ (8007d9c <siprintf+0x40>)
 8007d74:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d78:	9105      	str	r1, [sp, #20]
 8007d7a:	2400      	movs	r4, #0
 8007d7c:	a902      	add	r1, sp, #8
 8007d7e:	6800      	ldr	r0, [r0, #0]
 8007d80:	9301      	str	r3, [sp, #4]
 8007d82:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007d84:	f002 fbba 	bl	800a4fc <_svfiprintf_r>
 8007d88:	9b02      	ldr	r3, [sp, #8]
 8007d8a:	701c      	strb	r4, [r3, #0]
 8007d8c:	b01d      	add	sp, #116	@ 0x74
 8007d8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d92:	b003      	add	sp, #12
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	2000005c 	.word	0x2000005c
 8007d9c:	ffff0208 	.word	0xffff0208

08007da0 <__sread>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	460c      	mov	r4, r1
 8007da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da8:	f000 f86c 	bl	8007e84 <_read_r>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	bfab      	itete	ge
 8007db0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007db2:	89a3      	ldrhlt	r3, [r4, #12]
 8007db4:	181b      	addge	r3, r3, r0
 8007db6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007dba:	bfac      	ite	ge
 8007dbc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dbe:	81a3      	strhlt	r3, [r4, #12]
 8007dc0:	bd10      	pop	{r4, pc}

08007dc2 <__swrite>:
 8007dc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc6:	461f      	mov	r7, r3
 8007dc8:	898b      	ldrh	r3, [r1, #12]
 8007dca:	05db      	lsls	r3, r3, #23
 8007dcc:	4605      	mov	r5, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	4616      	mov	r6, r2
 8007dd2:	d505      	bpl.n	8007de0 <__swrite+0x1e>
 8007dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd8:	2302      	movs	r3, #2
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f000 f840 	bl	8007e60 <_lseek_r>
 8007de0:	89a3      	ldrh	r3, [r4, #12]
 8007de2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007de6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dea:	81a3      	strh	r3, [r4, #12]
 8007dec:	4632      	mov	r2, r6
 8007dee:	463b      	mov	r3, r7
 8007df0:	4628      	mov	r0, r5
 8007df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007df6:	f000 b857 	b.w	8007ea8 <_write_r>

08007dfa <__sseek>:
 8007dfa:	b510      	push	{r4, lr}
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e02:	f000 f82d 	bl	8007e60 <_lseek_r>
 8007e06:	1c43      	adds	r3, r0, #1
 8007e08:	89a3      	ldrh	r3, [r4, #12]
 8007e0a:	bf15      	itete	ne
 8007e0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e16:	81a3      	strheq	r3, [r4, #12]
 8007e18:	bf18      	it	ne
 8007e1a:	81a3      	strhne	r3, [r4, #12]
 8007e1c:	bd10      	pop	{r4, pc}

08007e1e <__sclose>:
 8007e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e22:	f000 b80d 	b.w	8007e40 <_close_r>

08007e26 <memset>:
 8007e26:	4402      	add	r2, r0
 8007e28:	4603      	mov	r3, r0
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d100      	bne.n	8007e30 <memset+0xa>
 8007e2e:	4770      	bx	lr
 8007e30:	f803 1b01 	strb.w	r1, [r3], #1
 8007e34:	e7f9      	b.n	8007e2a <memset+0x4>
	...

08007e38 <_localeconv_r>:
 8007e38:	4800      	ldr	r0, [pc, #0]	@ (8007e3c <_localeconv_r+0x4>)
 8007e3a:	4770      	bx	lr
 8007e3c:	2000019c 	.word	0x2000019c

08007e40 <_close_r>:
 8007e40:	b538      	push	{r3, r4, r5, lr}
 8007e42:	4d06      	ldr	r5, [pc, #24]	@ (8007e5c <_close_r+0x1c>)
 8007e44:	2300      	movs	r3, #0
 8007e46:	4604      	mov	r4, r0
 8007e48:	4608      	mov	r0, r1
 8007e4a:	602b      	str	r3, [r5, #0]
 8007e4c:	f7fa f888 	bl	8001f60 <_close>
 8007e50:	1c43      	adds	r3, r0, #1
 8007e52:	d102      	bne.n	8007e5a <_close_r+0x1a>
 8007e54:	682b      	ldr	r3, [r5, #0]
 8007e56:	b103      	cbz	r3, 8007e5a <_close_r+0x1a>
 8007e58:	6023      	str	r3, [r4, #0]
 8007e5a:	bd38      	pop	{r3, r4, r5, pc}
 8007e5c:	20000814 	.word	0x20000814

08007e60 <_lseek_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4d07      	ldr	r5, [pc, #28]	@ (8007e80 <_lseek_r+0x20>)
 8007e64:	4604      	mov	r4, r0
 8007e66:	4608      	mov	r0, r1
 8007e68:	4611      	mov	r1, r2
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	602a      	str	r2, [r5, #0]
 8007e6e:	461a      	mov	r2, r3
 8007e70:	f7fa f89d 	bl	8001fae <_lseek>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_lseek_r+0x1e>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_lseek_r+0x1e>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	20000814 	.word	0x20000814

08007e84 <_read_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d07      	ldr	r5, [pc, #28]	@ (8007ea4 <_read_r+0x20>)
 8007e88:	4604      	mov	r4, r0
 8007e8a:	4608      	mov	r0, r1
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	2200      	movs	r2, #0
 8007e90:	602a      	str	r2, [r5, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	f7fa f82b 	bl	8001eee <_read>
 8007e98:	1c43      	adds	r3, r0, #1
 8007e9a:	d102      	bne.n	8007ea2 <_read_r+0x1e>
 8007e9c:	682b      	ldr	r3, [r5, #0]
 8007e9e:	b103      	cbz	r3, 8007ea2 <_read_r+0x1e>
 8007ea0:	6023      	str	r3, [r4, #0]
 8007ea2:	bd38      	pop	{r3, r4, r5, pc}
 8007ea4:	20000814 	.word	0x20000814

08007ea8 <_write_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4d07      	ldr	r5, [pc, #28]	@ (8007ec8 <_write_r+0x20>)
 8007eac:	4604      	mov	r4, r0
 8007eae:	4608      	mov	r0, r1
 8007eb0:	4611      	mov	r1, r2
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	602a      	str	r2, [r5, #0]
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	f7fa f836 	bl	8001f28 <_write>
 8007ebc:	1c43      	adds	r3, r0, #1
 8007ebe:	d102      	bne.n	8007ec6 <_write_r+0x1e>
 8007ec0:	682b      	ldr	r3, [r5, #0]
 8007ec2:	b103      	cbz	r3, 8007ec6 <_write_r+0x1e>
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	bd38      	pop	{r3, r4, r5, pc}
 8007ec8:	20000814 	.word	0x20000814

08007ecc <__errno>:
 8007ecc:	4b01      	ldr	r3, [pc, #4]	@ (8007ed4 <__errno+0x8>)
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	2000005c 	.word	0x2000005c

08007ed8 <__libc_init_array>:
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	4d0d      	ldr	r5, [pc, #52]	@ (8007f10 <__libc_init_array+0x38>)
 8007edc:	4c0d      	ldr	r4, [pc, #52]	@ (8007f14 <__libc_init_array+0x3c>)
 8007ede:	1b64      	subs	r4, r4, r5
 8007ee0:	10a4      	asrs	r4, r4, #2
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	42a6      	cmp	r6, r4
 8007ee6:	d109      	bne.n	8007efc <__libc_init_array+0x24>
 8007ee8:	4d0b      	ldr	r5, [pc, #44]	@ (8007f18 <__libc_init_array+0x40>)
 8007eea:	4c0c      	ldr	r4, [pc, #48]	@ (8007f1c <__libc_init_array+0x44>)
 8007eec:	f003 fb76 	bl	800b5dc <_init>
 8007ef0:	1b64      	subs	r4, r4, r5
 8007ef2:	10a4      	asrs	r4, r4, #2
 8007ef4:	2600      	movs	r6, #0
 8007ef6:	42a6      	cmp	r6, r4
 8007ef8:	d105      	bne.n	8007f06 <__libc_init_array+0x2e>
 8007efa:	bd70      	pop	{r4, r5, r6, pc}
 8007efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f00:	4798      	blx	r3
 8007f02:	3601      	adds	r6, #1
 8007f04:	e7ee      	b.n	8007ee4 <__libc_init_array+0xc>
 8007f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f0a:	4798      	blx	r3
 8007f0c:	3601      	adds	r6, #1
 8007f0e:	e7f2      	b.n	8007ef6 <__libc_init_array+0x1e>
 8007f10:	0800bb6c 	.word	0x0800bb6c
 8007f14:	0800bb6c 	.word	0x0800bb6c
 8007f18:	0800bb6c 	.word	0x0800bb6c
 8007f1c:	0800bb70 	.word	0x0800bb70

08007f20 <__retarget_lock_init_recursive>:
 8007f20:	4770      	bx	lr

08007f22 <__retarget_lock_acquire_recursive>:
 8007f22:	4770      	bx	lr

08007f24 <__retarget_lock_release_recursive>:
 8007f24:	4770      	bx	lr
	...

08007f28 <nanf>:
 8007f28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007f30 <nanf+0x8>
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop
 8007f30:	7fc00000 	.word	0x7fc00000

08007f34 <quorem>:
 8007f34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f38:	6903      	ldr	r3, [r0, #16]
 8007f3a:	690c      	ldr	r4, [r1, #16]
 8007f3c:	42a3      	cmp	r3, r4
 8007f3e:	4607      	mov	r7, r0
 8007f40:	db7e      	blt.n	8008040 <quorem+0x10c>
 8007f42:	3c01      	subs	r4, #1
 8007f44:	f101 0814 	add.w	r8, r1, #20
 8007f48:	00a3      	lsls	r3, r4, #2
 8007f4a:	f100 0514 	add.w	r5, r0, #20
 8007f4e:	9300      	str	r3, [sp, #0]
 8007f50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f54:	9301      	str	r3, [sp, #4]
 8007f56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	429a      	cmp	r2, r3
 8007f62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007f66:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f6a:	d32e      	bcc.n	8007fca <quorem+0x96>
 8007f6c:	f04f 0a00 	mov.w	sl, #0
 8007f70:	46c4      	mov	ip, r8
 8007f72:	46ae      	mov	lr, r5
 8007f74:	46d3      	mov	fp, sl
 8007f76:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f7a:	b298      	uxth	r0, r3
 8007f7c:	fb06 a000 	mla	r0, r6, r0, sl
 8007f80:	0c02      	lsrs	r2, r0, #16
 8007f82:	0c1b      	lsrs	r3, r3, #16
 8007f84:	fb06 2303 	mla	r3, r6, r3, r2
 8007f88:	f8de 2000 	ldr.w	r2, [lr]
 8007f8c:	b280      	uxth	r0, r0
 8007f8e:	b292      	uxth	r2, r2
 8007f90:	1a12      	subs	r2, r2, r0
 8007f92:	445a      	add	r2, fp
 8007f94:	f8de 0000 	ldr.w	r0, [lr]
 8007f98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007fa2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007fa6:	b292      	uxth	r2, r2
 8007fa8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007fac:	45e1      	cmp	r9, ip
 8007fae:	f84e 2b04 	str.w	r2, [lr], #4
 8007fb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007fb6:	d2de      	bcs.n	8007f76 <quorem+0x42>
 8007fb8:	9b00      	ldr	r3, [sp, #0]
 8007fba:	58eb      	ldr	r3, [r5, r3]
 8007fbc:	b92b      	cbnz	r3, 8007fca <quorem+0x96>
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	3b04      	subs	r3, #4
 8007fc2:	429d      	cmp	r5, r3
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	d32f      	bcc.n	8008028 <quorem+0xf4>
 8007fc8:	613c      	str	r4, [r7, #16]
 8007fca:	4638      	mov	r0, r7
 8007fcc:	f001 f9c8 	bl	8009360 <__mcmp>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	db25      	blt.n	8008020 <quorem+0xec>
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	2000      	movs	r0, #0
 8007fd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8007fdc:	f8d1 c000 	ldr.w	ip, [r1]
 8007fe0:	fa1f fe82 	uxth.w	lr, r2
 8007fe4:	fa1f f38c 	uxth.w	r3, ip
 8007fe8:	eba3 030e 	sub.w	r3, r3, lr
 8007fec:	4403      	add	r3, r0
 8007fee:	0c12      	lsrs	r2, r2, #16
 8007ff0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007ff4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ffe:	45c1      	cmp	r9, r8
 8008000:	f841 3b04 	str.w	r3, [r1], #4
 8008004:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008008:	d2e6      	bcs.n	8007fd8 <quorem+0xa4>
 800800a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800800e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008012:	b922      	cbnz	r2, 800801e <quorem+0xea>
 8008014:	3b04      	subs	r3, #4
 8008016:	429d      	cmp	r5, r3
 8008018:	461a      	mov	r2, r3
 800801a:	d30b      	bcc.n	8008034 <quorem+0x100>
 800801c:	613c      	str	r4, [r7, #16]
 800801e:	3601      	adds	r6, #1
 8008020:	4630      	mov	r0, r6
 8008022:	b003      	add	sp, #12
 8008024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008028:	6812      	ldr	r2, [r2, #0]
 800802a:	3b04      	subs	r3, #4
 800802c:	2a00      	cmp	r2, #0
 800802e:	d1cb      	bne.n	8007fc8 <quorem+0x94>
 8008030:	3c01      	subs	r4, #1
 8008032:	e7c6      	b.n	8007fc2 <quorem+0x8e>
 8008034:	6812      	ldr	r2, [r2, #0]
 8008036:	3b04      	subs	r3, #4
 8008038:	2a00      	cmp	r2, #0
 800803a:	d1ef      	bne.n	800801c <quorem+0xe8>
 800803c:	3c01      	subs	r4, #1
 800803e:	e7ea      	b.n	8008016 <quorem+0xe2>
 8008040:	2000      	movs	r0, #0
 8008042:	e7ee      	b.n	8008022 <quorem+0xee>
 8008044:	0000      	movs	r0, r0
	...

08008048 <_dtoa_r>:
 8008048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804c:	69c7      	ldr	r7, [r0, #28]
 800804e:	b097      	sub	sp, #92	@ 0x5c
 8008050:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008054:	ec55 4b10 	vmov	r4, r5, d0
 8008058:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800805a:	9107      	str	r1, [sp, #28]
 800805c:	4681      	mov	r9, r0
 800805e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008060:	9311      	str	r3, [sp, #68]	@ 0x44
 8008062:	b97f      	cbnz	r7, 8008084 <_dtoa_r+0x3c>
 8008064:	2010      	movs	r0, #16
 8008066:	f000 fe09 	bl	8008c7c <malloc>
 800806a:	4602      	mov	r2, r0
 800806c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008070:	b920      	cbnz	r0, 800807c <_dtoa_r+0x34>
 8008072:	4ba9      	ldr	r3, [pc, #676]	@ (8008318 <_dtoa_r+0x2d0>)
 8008074:	21ef      	movs	r1, #239	@ 0xef
 8008076:	48a9      	ldr	r0, [pc, #676]	@ (800831c <_dtoa_r+0x2d4>)
 8008078:	f002 fc3a 	bl	800a8f0 <__assert_func>
 800807c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008080:	6007      	str	r7, [r0, #0]
 8008082:	60c7      	str	r7, [r0, #12]
 8008084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008088:	6819      	ldr	r1, [r3, #0]
 800808a:	b159      	cbz	r1, 80080a4 <_dtoa_r+0x5c>
 800808c:	685a      	ldr	r2, [r3, #4]
 800808e:	604a      	str	r2, [r1, #4]
 8008090:	2301      	movs	r3, #1
 8008092:	4093      	lsls	r3, r2
 8008094:	608b      	str	r3, [r1, #8]
 8008096:	4648      	mov	r0, r9
 8008098:	f000 fee6 	bl	8008e68 <_Bfree>
 800809c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80080a0:	2200      	movs	r2, #0
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	1e2b      	subs	r3, r5, #0
 80080a6:	bfb9      	ittee	lt
 80080a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80080ac:	9305      	strlt	r3, [sp, #20]
 80080ae:	2300      	movge	r3, #0
 80080b0:	6033      	strge	r3, [r6, #0]
 80080b2:	9f05      	ldr	r7, [sp, #20]
 80080b4:	4b9a      	ldr	r3, [pc, #616]	@ (8008320 <_dtoa_r+0x2d8>)
 80080b6:	bfbc      	itt	lt
 80080b8:	2201      	movlt	r2, #1
 80080ba:	6032      	strlt	r2, [r6, #0]
 80080bc:	43bb      	bics	r3, r7
 80080be:	d112      	bne.n	80080e6 <_dtoa_r+0x9e>
 80080c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80080c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080cc:	4323      	orrs	r3, r4
 80080ce:	f000 855a 	beq.w	8008b86 <_dtoa_r+0xb3e>
 80080d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80080d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008334 <_dtoa_r+0x2ec>
 80080d8:	2b00      	cmp	r3, #0
 80080da:	f000 855c 	beq.w	8008b96 <_dtoa_r+0xb4e>
 80080de:	f10a 0303 	add.w	r3, sl, #3
 80080e2:	f000 bd56 	b.w	8008b92 <_dtoa_r+0xb4a>
 80080e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80080ea:	2200      	movs	r2, #0
 80080ec:	ec51 0b17 	vmov	r0, r1, d7
 80080f0:	2300      	movs	r3, #0
 80080f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80080f6:	f7f8 fcef 	bl	8000ad8 <__aeabi_dcmpeq>
 80080fa:	4680      	mov	r8, r0
 80080fc:	b158      	cbz	r0, 8008116 <_dtoa_r+0xce>
 80080fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008100:	2301      	movs	r3, #1
 8008102:	6013      	str	r3, [r2, #0]
 8008104:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008106:	b113      	cbz	r3, 800810e <_dtoa_r+0xc6>
 8008108:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800810a:	4b86      	ldr	r3, [pc, #536]	@ (8008324 <_dtoa_r+0x2dc>)
 800810c:	6013      	str	r3, [r2, #0]
 800810e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008338 <_dtoa_r+0x2f0>
 8008112:	f000 bd40 	b.w	8008b96 <_dtoa_r+0xb4e>
 8008116:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800811a:	aa14      	add	r2, sp, #80	@ 0x50
 800811c:	a915      	add	r1, sp, #84	@ 0x54
 800811e:	4648      	mov	r0, r9
 8008120:	f001 fa3e 	bl	80095a0 <__d2b>
 8008124:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008128:	9002      	str	r0, [sp, #8]
 800812a:	2e00      	cmp	r6, #0
 800812c:	d078      	beq.n	8008220 <_dtoa_r+0x1d8>
 800812e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008130:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008138:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800813c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008140:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008144:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008148:	4619      	mov	r1, r3
 800814a:	2200      	movs	r2, #0
 800814c:	4b76      	ldr	r3, [pc, #472]	@ (8008328 <_dtoa_r+0x2e0>)
 800814e:	f7f8 f8a3 	bl	8000298 <__aeabi_dsub>
 8008152:	a36b      	add	r3, pc, #428	@ (adr r3, 8008300 <_dtoa_r+0x2b8>)
 8008154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008158:	f7f8 fa56 	bl	8000608 <__aeabi_dmul>
 800815c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008308 <_dtoa_r+0x2c0>)
 800815e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008162:	f7f8 f89b 	bl	800029c <__adddf3>
 8008166:	4604      	mov	r4, r0
 8008168:	4630      	mov	r0, r6
 800816a:	460d      	mov	r5, r1
 800816c:	f7f8 f9e2 	bl	8000534 <__aeabi_i2d>
 8008170:	a367      	add	r3, pc, #412	@ (adr r3, 8008310 <_dtoa_r+0x2c8>)
 8008172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008176:	f7f8 fa47 	bl	8000608 <__aeabi_dmul>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4620      	mov	r0, r4
 8008180:	4629      	mov	r1, r5
 8008182:	f7f8 f88b 	bl	800029c <__adddf3>
 8008186:	4604      	mov	r4, r0
 8008188:	460d      	mov	r5, r1
 800818a:	f7f8 fced 	bl	8000b68 <__aeabi_d2iz>
 800818e:	2200      	movs	r2, #0
 8008190:	4607      	mov	r7, r0
 8008192:	2300      	movs	r3, #0
 8008194:	4620      	mov	r0, r4
 8008196:	4629      	mov	r1, r5
 8008198:	f7f8 fca8 	bl	8000aec <__aeabi_dcmplt>
 800819c:	b140      	cbz	r0, 80081b0 <_dtoa_r+0x168>
 800819e:	4638      	mov	r0, r7
 80081a0:	f7f8 f9c8 	bl	8000534 <__aeabi_i2d>
 80081a4:	4622      	mov	r2, r4
 80081a6:	462b      	mov	r3, r5
 80081a8:	f7f8 fc96 	bl	8000ad8 <__aeabi_dcmpeq>
 80081ac:	b900      	cbnz	r0, 80081b0 <_dtoa_r+0x168>
 80081ae:	3f01      	subs	r7, #1
 80081b0:	2f16      	cmp	r7, #22
 80081b2:	d852      	bhi.n	800825a <_dtoa_r+0x212>
 80081b4:	4b5d      	ldr	r3, [pc, #372]	@ (800832c <_dtoa_r+0x2e4>)
 80081b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80081ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081c2:	f7f8 fc93 	bl	8000aec <__aeabi_dcmplt>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	d049      	beq.n	800825e <_dtoa_r+0x216>
 80081ca:	3f01      	subs	r7, #1
 80081cc:	2300      	movs	r3, #0
 80081ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80081d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80081d2:	1b9b      	subs	r3, r3, r6
 80081d4:	1e5a      	subs	r2, r3, #1
 80081d6:	bf45      	ittet	mi
 80081d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80081dc:	9300      	strmi	r3, [sp, #0]
 80081de:	2300      	movpl	r3, #0
 80081e0:	2300      	movmi	r3, #0
 80081e2:	9206      	str	r2, [sp, #24]
 80081e4:	bf54      	ite	pl
 80081e6:	9300      	strpl	r3, [sp, #0]
 80081e8:	9306      	strmi	r3, [sp, #24]
 80081ea:	2f00      	cmp	r7, #0
 80081ec:	db39      	blt.n	8008262 <_dtoa_r+0x21a>
 80081ee:	9b06      	ldr	r3, [sp, #24]
 80081f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80081f2:	443b      	add	r3, r7
 80081f4:	9306      	str	r3, [sp, #24]
 80081f6:	2300      	movs	r3, #0
 80081f8:	9308      	str	r3, [sp, #32]
 80081fa:	9b07      	ldr	r3, [sp, #28]
 80081fc:	2b09      	cmp	r3, #9
 80081fe:	d863      	bhi.n	80082c8 <_dtoa_r+0x280>
 8008200:	2b05      	cmp	r3, #5
 8008202:	bfc4      	itt	gt
 8008204:	3b04      	subgt	r3, #4
 8008206:	9307      	strgt	r3, [sp, #28]
 8008208:	9b07      	ldr	r3, [sp, #28]
 800820a:	f1a3 0302 	sub.w	r3, r3, #2
 800820e:	bfcc      	ite	gt
 8008210:	2400      	movgt	r4, #0
 8008212:	2401      	movle	r4, #1
 8008214:	2b03      	cmp	r3, #3
 8008216:	d863      	bhi.n	80082e0 <_dtoa_r+0x298>
 8008218:	e8df f003 	tbb	[pc, r3]
 800821c:	2b375452 	.word	0x2b375452
 8008220:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008224:	441e      	add	r6, r3
 8008226:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800822a:	2b20      	cmp	r3, #32
 800822c:	bfc1      	itttt	gt
 800822e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008232:	409f      	lslgt	r7, r3
 8008234:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008238:	fa24 f303 	lsrgt.w	r3, r4, r3
 800823c:	bfd6      	itet	le
 800823e:	f1c3 0320 	rsble	r3, r3, #32
 8008242:	ea47 0003 	orrgt.w	r0, r7, r3
 8008246:	fa04 f003 	lslle.w	r0, r4, r3
 800824a:	f7f8 f963 	bl	8000514 <__aeabi_ui2d>
 800824e:	2201      	movs	r2, #1
 8008250:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008254:	3e01      	subs	r6, #1
 8008256:	9212      	str	r2, [sp, #72]	@ 0x48
 8008258:	e776      	b.n	8008148 <_dtoa_r+0x100>
 800825a:	2301      	movs	r3, #1
 800825c:	e7b7      	b.n	80081ce <_dtoa_r+0x186>
 800825e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008260:	e7b6      	b.n	80081d0 <_dtoa_r+0x188>
 8008262:	9b00      	ldr	r3, [sp, #0]
 8008264:	1bdb      	subs	r3, r3, r7
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	427b      	negs	r3, r7
 800826a:	9308      	str	r3, [sp, #32]
 800826c:	2300      	movs	r3, #0
 800826e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008270:	e7c3      	b.n	80081fa <_dtoa_r+0x1b2>
 8008272:	2301      	movs	r3, #1
 8008274:	9309      	str	r3, [sp, #36]	@ 0x24
 8008276:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008278:	eb07 0b03 	add.w	fp, r7, r3
 800827c:	f10b 0301 	add.w	r3, fp, #1
 8008280:	2b01      	cmp	r3, #1
 8008282:	9303      	str	r3, [sp, #12]
 8008284:	bfb8      	it	lt
 8008286:	2301      	movlt	r3, #1
 8008288:	e006      	b.n	8008298 <_dtoa_r+0x250>
 800828a:	2301      	movs	r3, #1
 800828c:	9309      	str	r3, [sp, #36]	@ 0x24
 800828e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008290:	2b00      	cmp	r3, #0
 8008292:	dd28      	ble.n	80082e6 <_dtoa_r+0x29e>
 8008294:	469b      	mov	fp, r3
 8008296:	9303      	str	r3, [sp, #12]
 8008298:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800829c:	2100      	movs	r1, #0
 800829e:	2204      	movs	r2, #4
 80082a0:	f102 0514 	add.w	r5, r2, #20
 80082a4:	429d      	cmp	r5, r3
 80082a6:	d926      	bls.n	80082f6 <_dtoa_r+0x2ae>
 80082a8:	6041      	str	r1, [r0, #4]
 80082aa:	4648      	mov	r0, r9
 80082ac:	f000 fd9c 	bl	8008de8 <_Balloc>
 80082b0:	4682      	mov	sl, r0
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d142      	bne.n	800833c <_dtoa_r+0x2f4>
 80082b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008330 <_dtoa_r+0x2e8>)
 80082b8:	4602      	mov	r2, r0
 80082ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80082be:	e6da      	b.n	8008076 <_dtoa_r+0x2e>
 80082c0:	2300      	movs	r3, #0
 80082c2:	e7e3      	b.n	800828c <_dtoa_r+0x244>
 80082c4:	2300      	movs	r3, #0
 80082c6:	e7d5      	b.n	8008274 <_dtoa_r+0x22c>
 80082c8:	2401      	movs	r4, #1
 80082ca:	2300      	movs	r3, #0
 80082cc:	9307      	str	r3, [sp, #28]
 80082ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80082d0:	f04f 3bff 	mov.w	fp, #4294967295
 80082d4:	2200      	movs	r2, #0
 80082d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80082da:	2312      	movs	r3, #18
 80082dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80082de:	e7db      	b.n	8008298 <_dtoa_r+0x250>
 80082e0:	2301      	movs	r3, #1
 80082e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082e4:	e7f4      	b.n	80082d0 <_dtoa_r+0x288>
 80082e6:	f04f 0b01 	mov.w	fp, #1
 80082ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80082ee:	465b      	mov	r3, fp
 80082f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80082f4:	e7d0      	b.n	8008298 <_dtoa_r+0x250>
 80082f6:	3101      	adds	r1, #1
 80082f8:	0052      	lsls	r2, r2, #1
 80082fa:	e7d1      	b.n	80082a0 <_dtoa_r+0x258>
 80082fc:	f3af 8000 	nop.w
 8008300:	636f4361 	.word	0x636f4361
 8008304:	3fd287a7 	.word	0x3fd287a7
 8008308:	8b60c8b3 	.word	0x8b60c8b3
 800830c:	3fc68a28 	.word	0x3fc68a28
 8008310:	509f79fb 	.word	0x509f79fb
 8008314:	3fd34413 	.word	0x3fd34413
 8008318:	0800b782 	.word	0x0800b782
 800831c:	0800b799 	.word	0x0800b799
 8008320:	7ff00000 	.word	0x7ff00000
 8008324:	0800b74d 	.word	0x0800b74d
 8008328:	3ff80000 	.word	0x3ff80000
 800832c:	0800b948 	.word	0x0800b948
 8008330:	0800b7f1 	.word	0x0800b7f1
 8008334:	0800b77e 	.word	0x0800b77e
 8008338:	0800b74c 	.word	0x0800b74c
 800833c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008340:	6018      	str	r0, [r3, #0]
 8008342:	9b03      	ldr	r3, [sp, #12]
 8008344:	2b0e      	cmp	r3, #14
 8008346:	f200 80a1 	bhi.w	800848c <_dtoa_r+0x444>
 800834a:	2c00      	cmp	r4, #0
 800834c:	f000 809e 	beq.w	800848c <_dtoa_r+0x444>
 8008350:	2f00      	cmp	r7, #0
 8008352:	dd33      	ble.n	80083bc <_dtoa_r+0x374>
 8008354:	4b9c      	ldr	r3, [pc, #624]	@ (80085c8 <_dtoa_r+0x580>)
 8008356:	f007 020f 	and.w	r2, r7, #15
 800835a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800835e:	ed93 7b00 	vldr	d7, [r3]
 8008362:	05f8      	lsls	r0, r7, #23
 8008364:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008368:	ea4f 1427 	mov.w	r4, r7, asr #4
 800836c:	d516      	bpl.n	800839c <_dtoa_r+0x354>
 800836e:	4b97      	ldr	r3, [pc, #604]	@ (80085cc <_dtoa_r+0x584>)
 8008370:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008374:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008378:	f7f8 fa70 	bl	800085c <__aeabi_ddiv>
 800837c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008380:	f004 040f 	and.w	r4, r4, #15
 8008384:	2603      	movs	r6, #3
 8008386:	4d91      	ldr	r5, [pc, #580]	@ (80085cc <_dtoa_r+0x584>)
 8008388:	b954      	cbnz	r4, 80083a0 <_dtoa_r+0x358>
 800838a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800838e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008392:	f7f8 fa63 	bl	800085c <__aeabi_ddiv>
 8008396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800839a:	e028      	b.n	80083ee <_dtoa_r+0x3a6>
 800839c:	2602      	movs	r6, #2
 800839e:	e7f2      	b.n	8008386 <_dtoa_r+0x33e>
 80083a0:	07e1      	lsls	r1, r4, #31
 80083a2:	d508      	bpl.n	80083b6 <_dtoa_r+0x36e>
 80083a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80083a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083ac:	f7f8 f92c 	bl	8000608 <__aeabi_dmul>
 80083b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80083b4:	3601      	adds	r6, #1
 80083b6:	1064      	asrs	r4, r4, #1
 80083b8:	3508      	adds	r5, #8
 80083ba:	e7e5      	b.n	8008388 <_dtoa_r+0x340>
 80083bc:	f000 80af 	beq.w	800851e <_dtoa_r+0x4d6>
 80083c0:	427c      	negs	r4, r7
 80083c2:	4b81      	ldr	r3, [pc, #516]	@ (80085c8 <_dtoa_r+0x580>)
 80083c4:	4d81      	ldr	r5, [pc, #516]	@ (80085cc <_dtoa_r+0x584>)
 80083c6:	f004 020f 	and.w	r2, r4, #15
 80083ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083d6:	f7f8 f917 	bl	8000608 <__aeabi_dmul>
 80083da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083de:	1124      	asrs	r4, r4, #4
 80083e0:	2300      	movs	r3, #0
 80083e2:	2602      	movs	r6, #2
 80083e4:	2c00      	cmp	r4, #0
 80083e6:	f040 808f 	bne.w	8008508 <_dtoa_r+0x4c0>
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1d3      	bne.n	8008396 <_dtoa_r+0x34e>
 80083ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f000 8094 	beq.w	8008522 <_dtoa_r+0x4da>
 80083fa:	4b75      	ldr	r3, [pc, #468]	@ (80085d0 <_dtoa_r+0x588>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	4620      	mov	r0, r4
 8008400:	4629      	mov	r1, r5
 8008402:	f7f8 fb73 	bl	8000aec <__aeabi_dcmplt>
 8008406:	2800      	cmp	r0, #0
 8008408:	f000 808b 	beq.w	8008522 <_dtoa_r+0x4da>
 800840c:	9b03      	ldr	r3, [sp, #12]
 800840e:	2b00      	cmp	r3, #0
 8008410:	f000 8087 	beq.w	8008522 <_dtoa_r+0x4da>
 8008414:	f1bb 0f00 	cmp.w	fp, #0
 8008418:	dd34      	ble.n	8008484 <_dtoa_r+0x43c>
 800841a:	4620      	mov	r0, r4
 800841c:	4b6d      	ldr	r3, [pc, #436]	@ (80085d4 <_dtoa_r+0x58c>)
 800841e:	2200      	movs	r2, #0
 8008420:	4629      	mov	r1, r5
 8008422:	f7f8 f8f1 	bl	8000608 <__aeabi_dmul>
 8008426:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800842a:	f107 38ff 	add.w	r8, r7, #4294967295
 800842e:	3601      	adds	r6, #1
 8008430:	465c      	mov	r4, fp
 8008432:	4630      	mov	r0, r6
 8008434:	f7f8 f87e 	bl	8000534 <__aeabi_i2d>
 8008438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800843c:	f7f8 f8e4 	bl	8000608 <__aeabi_dmul>
 8008440:	4b65      	ldr	r3, [pc, #404]	@ (80085d8 <_dtoa_r+0x590>)
 8008442:	2200      	movs	r2, #0
 8008444:	f7f7 ff2a 	bl	800029c <__adddf3>
 8008448:	4605      	mov	r5, r0
 800844a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800844e:	2c00      	cmp	r4, #0
 8008450:	d16a      	bne.n	8008528 <_dtoa_r+0x4e0>
 8008452:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008456:	4b61      	ldr	r3, [pc, #388]	@ (80085dc <_dtoa_r+0x594>)
 8008458:	2200      	movs	r2, #0
 800845a:	f7f7 ff1d 	bl	8000298 <__aeabi_dsub>
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008466:	462a      	mov	r2, r5
 8008468:	4633      	mov	r3, r6
 800846a:	f7f8 fb5d 	bl	8000b28 <__aeabi_dcmpgt>
 800846e:	2800      	cmp	r0, #0
 8008470:	f040 8298 	bne.w	80089a4 <_dtoa_r+0x95c>
 8008474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008478:	462a      	mov	r2, r5
 800847a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800847e:	f7f8 fb35 	bl	8000aec <__aeabi_dcmplt>
 8008482:	bb38      	cbnz	r0, 80084d4 <_dtoa_r+0x48c>
 8008484:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008488:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800848c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800848e:	2b00      	cmp	r3, #0
 8008490:	f2c0 8157 	blt.w	8008742 <_dtoa_r+0x6fa>
 8008494:	2f0e      	cmp	r7, #14
 8008496:	f300 8154 	bgt.w	8008742 <_dtoa_r+0x6fa>
 800849a:	4b4b      	ldr	r3, [pc, #300]	@ (80085c8 <_dtoa_r+0x580>)
 800849c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084a0:	ed93 7b00 	vldr	d7, [r3]
 80084a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	ed8d 7b00 	vstr	d7, [sp]
 80084ac:	f280 80e5 	bge.w	800867a <_dtoa_r+0x632>
 80084b0:	9b03      	ldr	r3, [sp, #12]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f300 80e1 	bgt.w	800867a <_dtoa_r+0x632>
 80084b8:	d10c      	bne.n	80084d4 <_dtoa_r+0x48c>
 80084ba:	4b48      	ldr	r3, [pc, #288]	@ (80085dc <_dtoa_r+0x594>)
 80084bc:	2200      	movs	r2, #0
 80084be:	ec51 0b17 	vmov	r0, r1, d7
 80084c2:	f7f8 f8a1 	bl	8000608 <__aeabi_dmul>
 80084c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084ca:	f7f8 fb23 	bl	8000b14 <__aeabi_dcmpge>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	f000 8266 	beq.w	80089a0 <_dtoa_r+0x958>
 80084d4:	2400      	movs	r4, #0
 80084d6:	4625      	mov	r5, r4
 80084d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084da:	4656      	mov	r6, sl
 80084dc:	ea6f 0803 	mvn.w	r8, r3
 80084e0:	2700      	movs	r7, #0
 80084e2:	4621      	mov	r1, r4
 80084e4:	4648      	mov	r0, r9
 80084e6:	f000 fcbf 	bl	8008e68 <_Bfree>
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	f000 80bd 	beq.w	800866a <_dtoa_r+0x622>
 80084f0:	b12f      	cbz	r7, 80084fe <_dtoa_r+0x4b6>
 80084f2:	42af      	cmp	r7, r5
 80084f4:	d003      	beq.n	80084fe <_dtoa_r+0x4b6>
 80084f6:	4639      	mov	r1, r7
 80084f8:	4648      	mov	r0, r9
 80084fa:	f000 fcb5 	bl	8008e68 <_Bfree>
 80084fe:	4629      	mov	r1, r5
 8008500:	4648      	mov	r0, r9
 8008502:	f000 fcb1 	bl	8008e68 <_Bfree>
 8008506:	e0b0      	b.n	800866a <_dtoa_r+0x622>
 8008508:	07e2      	lsls	r2, r4, #31
 800850a:	d505      	bpl.n	8008518 <_dtoa_r+0x4d0>
 800850c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008510:	f7f8 f87a 	bl	8000608 <__aeabi_dmul>
 8008514:	3601      	adds	r6, #1
 8008516:	2301      	movs	r3, #1
 8008518:	1064      	asrs	r4, r4, #1
 800851a:	3508      	adds	r5, #8
 800851c:	e762      	b.n	80083e4 <_dtoa_r+0x39c>
 800851e:	2602      	movs	r6, #2
 8008520:	e765      	b.n	80083ee <_dtoa_r+0x3a6>
 8008522:	9c03      	ldr	r4, [sp, #12]
 8008524:	46b8      	mov	r8, r7
 8008526:	e784      	b.n	8008432 <_dtoa_r+0x3ea>
 8008528:	4b27      	ldr	r3, [pc, #156]	@ (80085c8 <_dtoa_r+0x580>)
 800852a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800852c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008530:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008534:	4454      	add	r4, sl
 8008536:	2900      	cmp	r1, #0
 8008538:	d054      	beq.n	80085e4 <_dtoa_r+0x59c>
 800853a:	4929      	ldr	r1, [pc, #164]	@ (80085e0 <_dtoa_r+0x598>)
 800853c:	2000      	movs	r0, #0
 800853e:	f7f8 f98d 	bl	800085c <__aeabi_ddiv>
 8008542:	4633      	mov	r3, r6
 8008544:	462a      	mov	r2, r5
 8008546:	f7f7 fea7 	bl	8000298 <__aeabi_dsub>
 800854a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800854e:	4656      	mov	r6, sl
 8008550:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008554:	f7f8 fb08 	bl	8000b68 <__aeabi_d2iz>
 8008558:	4605      	mov	r5, r0
 800855a:	f7f7 ffeb 	bl	8000534 <__aeabi_i2d>
 800855e:	4602      	mov	r2, r0
 8008560:	460b      	mov	r3, r1
 8008562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008566:	f7f7 fe97 	bl	8000298 <__aeabi_dsub>
 800856a:	3530      	adds	r5, #48	@ 0x30
 800856c:	4602      	mov	r2, r0
 800856e:	460b      	mov	r3, r1
 8008570:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008574:	f806 5b01 	strb.w	r5, [r6], #1
 8008578:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800857c:	f7f8 fab6 	bl	8000aec <__aeabi_dcmplt>
 8008580:	2800      	cmp	r0, #0
 8008582:	d172      	bne.n	800866a <_dtoa_r+0x622>
 8008584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008588:	4911      	ldr	r1, [pc, #68]	@ (80085d0 <_dtoa_r+0x588>)
 800858a:	2000      	movs	r0, #0
 800858c:	f7f7 fe84 	bl	8000298 <__aeabi_dsub>
 8008590:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008594:	f7f8 faaa 	bl	8000aec <__aeabi_dcmplt>
 8008598:	2800      	cmp	r0, #0
 800859a:	f040 80b4 	bne.w	8008706 <_dtoa_r+0x6be>
 800859e:	42a6      	cmp	r6, r4
 80085a0:	f43f af70 	beq.w	8008484 <_dtoa_r+0x43c>
 80085a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80085a8:	4b0a      	ldr	r3, [pc, #40]	@ (80085d4 <_dtoa_r+0x58c>)
 80085aa:	2200      	movs	r2, #0
 80085ac:	f7f8 f82c 	bl	8000608 <__aeabi_dmul>
 80085b0:	4b08      	ldr	r3, [pc, #32]	@ (80085d4 <_dtoa_r+0x58c>)
 80085b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80085b6:	2200      	movs	r2, #0
 80085b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085bc:	f7f8 f824 	bl	8000608 <__aeabi_dmul>
 80085c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085c4:	e7c4      	b.n	8008550 <_dtoa_r+0x508>
 80085c6:	bf00      	nop
 80085c8:	0800b948 	.word	0x0800b948
 80085cc:	0800b920 	.word	0x0800b920
 80085d0:	3ff00000 	.word	0x3ff00000
 80085d4:	40240000 	.word	0x40240000
 80085d8:	401c0000 	.word	0x401c0000
 80085dc:	40140000 	.word	0x40140000
 80085e0:	3fe00000 	.word	0x3fe00000
 80085e4:	4631      	mov	r1, r6
 80085e6:	4628      	mov	r0, r5
 80085e8:	f7f8 f80e 	bl	8000608 <__aeabi_dmul>
 80085ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80085f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80085f2:	4656      	mov	r6, sl
 80085f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085f8:	f7f8 fab6 	bl	8000b68 <__aeabi_d2iz>
 80085fc:	4605      	mov	r5, r0
 80085fe:	f7f7 ff99 	bl	8000534 <__aeabi_i2d>
 8008602:	4602      	mov	r2, r0
 8008604:	460b      	mov	r3, r1
 8008606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800860a:	f7f7 fe45 	bl	8000298 <__aeabi_dsub>
 800860e:	3530      	adds	r5, #48	@ 0x30
 8008610:	f806 5b01 	strb.w	r5, [r6], #1
 8008614:	4602      	mov	r2, r0
 8008616:	460b      	mov	r3, r1
 8008618:	42a6      	cmp	r6, r4
 800861a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800861e:	f04f 0200 	mov.w	r2, #0
 8008622:	d124      	bne.n	800866e <_dtoa_r+0x626>
 8008624:	4baf      	ldr	r3, [pc, #700]	@ (80088e4 <_dtoa_r+0x89c>)
 8008626:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800862a:	f7f7 fe37 	bl	800029c <__adddf3>
 800862e:	4602      	mov	r2, r0
 8008630:	460b      	mov	r3, r1
 8008632:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008636:	f7f8 fa77 	bl	8000b28 <__aeabi_dcmpgt>
 800863a:	2800      	cmp	r0, #0
 800863c:	d163      	bne.n	8008706 <_dtoa_r+0x6be>
 800863e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008642:	49a8      	ldr	r1, [pc, #672]	@ (80088e4 <_dtoa_r+0x89c>)
 8008644:	2000      	movs	r0, #0
 8008646:	f7f7 fe27 	bl	8000298 <__aeabi_dsub>
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008652:	f7f8 fa4b 	bl	8000aec <__aeabi_dcmplt>
 8008656:	2800      	cmp	r0, #0
 8008658:	f43f af14 	beq.w	8008484 <_dtoa_r+0x43c>
 800865c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800865e:	1e73      	subs	r3, r6, #1
 8008660:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008662:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008666:	2b30      	cmp	r3, #48	@ 0x30
 8008668:	d0f8      	beq.n	800865c <_dtoa_r+0x614>
 800866a:	4647      	mov	r7, r8
 800866c:	e03b      	b.n	80086e6 <_dtoa_r+0x69e>
 800866e:	4b9e      	ldr	r3, [pc, #632]	@ (80088e8 <_dtoa_r+0x8a0>)
 8008670:	f7f7 ffca 	bl	8000608 <__aeabi_dmul>
 8008674:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008678:	e7bc      	b.n	80085f4 <_dtoa_r+0x5ac>
 800867a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800867e:	4656      	mov	r6, sl
 8008680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008684:	4620      	mov	r0, r4
 8008686:	4629      	mov	r1, r5
 8008688:	f7f8 f8e8 	bl	800085c <__aeabi_ddiv>
 800868c:	f7f8 fa6c 	bl	8000b68 <__aeabi_d2iz>
 8008690:	4680      	mov	r8, r0
 8008692:	f7f7 ff4f 	bl	8000534 <__aeabi_i2d>
 8008696:	e9dd 2300 	ldrd	r2, r3, [sp]
 800869a:	f7f7 ffb5 	bl	8000608 <__aeabi_dmul>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	4620      	mov	r0, r4
 80086a4:	4629      	mov	r1, r5
 80086a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80086aa:	f7f7 fdf5 	bl	8000298 <__aeabi_dsub>
 80086ae:	f806 4b01 	strb.w	r4, [r6], #1
 80086b2:	9d03      	ldr	r5, [sp, #12]
 80086b4:	eba6 040a 	sub.w	r4, r6, sl
 80086b8:	42a5      	cmp	r5, r4
 80086ba:	4602      	mov	r2, r0
 80086bc:	460b      	mov	r3, r1
 80086be:	d133      	bne.n	8008728 <_dtoa_r+0x6e0>
 80086c0:	f7f7 fdec 	bl	800029c <__adddf3>
 80086c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086c8:	4604      	mov	r4, r0
 80086ca:	460d      	mov	r5, r1
 80086cc:	f7f8 fa2c 	bl	8000b28 <__aeabi_dcmpgt>
 80086d0:	b9c0      	cbnz	r0, 8008704 <_dtoa_r+0x6bc>
 80086d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086d6:	4620      	mov	r0, r4
 80086d8:	4629      	mov	r1, r5
 80086da:	f7f8 f9fd 	bl	8000ad8 <__aeabi_dcmpeq>
 80086de:	b110      	cbz	r0, 80086e6 <_dtoa_r+0x69e>
 80086e0:	f018 0f01 	tst.w	r8, #1
 80086e4:	d10e      	bne.n	8008704 <_dtoa_r+0x6bc>
 80086e6:	9902      	ldr	r1, [sp, #8]
 80086e8:	4648      	mov	r0, r9
 80086ea:	f000 fbbd 	bl	8008e68 <_Bfree>
 80086ee:	2300      	movs	r3, #0
 80086f0:	7033      	strb	r3, [r6, #0]
 80086f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80086f4:	3701      	adds	r7, #1
 80086f6:	601f      	str	r7, [r3, #0]
 80086f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f000 824b 	beq.w	8008b96 <_dtoa_r+0xb4e>
 8008700:	601e      	str	r6, [r3, #0]
 8008702:	e248      	b.n	8008b96 <_dtoa_r+0xb4e>
 8008704:	46b8      	mov	r8, r7
 8008706:	4633      	mov	r3, r6
 8008708:	461e      	mov	r6, r3
 800870a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800870e:	2a39      	cmp	r2, #57	@ 0x39
 8008710:	d106      	bne.n	8008720 <_dtoa_r+0x6d8>
 8008712:	459a      	cmp	sl, r3
 8008714:	d1f8      	bne.n	8008708 <_dtoa_r+0x6c0>
 8008716:	2230      	movs	r2, #48	@ 0x30
 8008718:	f108 0801 	add.w	r8, r8, #1
 800871c:	f88a 2000 	strb.w	r2, [sl]
 8008720:	781a      	ldrb	r2, [r3, #0]
 8008722:	3201      	adds	r2, #1
 8008724:	701a      	strb	r2, [r3, #0]
 8008726:	e7a0      	b.n	800866a <_dtoa_r+0x622>
 8008728:	4b6f      	ldr	r3, [pc, #444]	@ (80088e8 <_dtoa_r+0x8a0>)
 800872a:	2200      	movs	r2, #0
 800872c:	f7f7 ff6c 	bl	8000608 <__aeabi_dmul>
 8008730:	2200      	movs	r2, #0
 8008732:	2300      	movs	r3, #0
 8008734:	4604      	mov	r4, r0
 8008736:	460d      	mov	r5, r1
 8008738:	f7f8 f9ce 	bl	8000ad8 <__aeabi_dcmpeq>
 800873c:	2800      	cmp	r0, #0
 800873e:	d09f      	beq.n	8008680 <_dtoa_r+0x638>
 8008740:	e7d1      	b.n	80086e6 <_dtoa_r+0x69e>
 8008742:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008744:	2a00      	cmp	r2, #0
 8008746:	f000 80ea 	beq.w	800891e <_dtoa_r+0x8d6>
 800874a:	9a07      	ldr	r2, [sp, #28]
 800874c:	2a01      	cmp	r2, #1
 800874e:	f300 80cd 	bgt.w	80088ec <_dtoa_r+0x8a4>
 8008752:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008754:	2a00      	cmp	r2, #0
 8008756:	f000 80c1 	beq.w	80088dc <_dtoa_r+0x894>
 800875a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800875e:	9c08      	ldr	r4, [sp, #32]
 8008760:	9e00      	ldr	r6, [sp, #0]
 8008762:	9a00      	ldr	r2, [sp, #0]
 8008764:	441a      	add	r2, r3
 8008766:	9200      	str	r2, [sp, #0]
 8008768:	9a06      	ldr	r2, [sp, #24]
 800876a:	2101      	movs	r1, #1
 800876c:	441a      	add	r2, r3
 800876e:	4648      	mov	r0, r9
 8008770:	9206      	str	r2, [sp, #24]
 8008772:	f000 fc77 	bl	8009064 <__i2b>
 8008776:	4605      	mov	r5, r0
 8008778:	b166      	cbz	r6, 8008794 <_dtoa_r+0x74c>
 800877a:	9b06      	ldr	r3, [sp, #24]
 800877c:	2b00      	cmp	r3, #0
 800877e:	dd09      	ble.n	8008794 <_dtoa_r+0x74c>
 8008780:	42b3      	cmp	r3, r6
 8008782:	9a00      	ldr	r2, [sp, #0]
 8008784:	bfa8      	it	ge
 8008786:	4633      	movge	r3, r6
 8008788:	1ad2      	subs	r2, r2, r3
 800878a:	9200      	str	r2, [sp, #0]
 800878c:	9a06      	ldr	r2, [sp, #24]
 800878e:	1af6      	subs	r6, r6, r3
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	9306      	str	r3, [sp, #24]
 8008794:	9b08      	ldr	r3, [sp, #32]
 8008796:	b30b      	cbz	r3, 80087dc <_dtoa_r+0x794>
 8008798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800879a:	2b00      	cmp	r3, #0
 800879c:	f000 80c6 	beq.w	800892c <_dtoa_r+0x8e4>
 80087a0:	2c00      	cmp	r4, #0
 80087a2:	f000 80c0 	beq.w	8008926 <_dtoa_r+0x8de>
 80087a6:	4629      	mov	r1, r5
 80087a8:	4622      	mov	r2, r4
 80087aa:	4648      	mov	r0, r9
 80087ac:	f000 fd12 	bl	80091d4 <__pow5mult>
 80087b0:	9a02      	ldr	r2, [sp, #8]
 80087b2:	4601      	mov	r1, r0
 80087b4:	4605      	mov	r5, r0
 80087b6:	4648      	mov	r0, r9
 80087b8:	f000 fc6a 	bl	8009090 <__multiply>
 80087bc:	9902      	ldr	r1, [sp, #8]
 80087be:	4680      	mov	r8, r0
 80087c0:	4648      	mov	r0, r9
 80087c2:	f000 fb51 	bl	8008e68 <_Bfree>
 80087c6:	9b08      	ldr	r3, [sp, #32]
 80087c8:	1b1b      	subs	r3, r3, r4
 80087ca:	9308      	str	r3, [sp, #32]
 80087cc:	f000 80b1 	beq.w	8008932 <_dtoa_r+0x8ea>
 80087d0:	9a08      	ldr	r2, [sp, #32]
 80087d2:	4641      	mov	r1, r8
 80087d4:	4648      	mov	r0, r9
 80087d6:	f000 fcfd 	bl	80091d4 <__pow5mult>
 80087da:	9002      	str	r0, [sp, #8]
 80087dc:	2101      	movs	r1, #1
 80087de:	4648      	mov	r0, r9
 80087e0:	f000 fc40 	bl	8009064 <__i2b>
 80087e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087e6:	4604      	mov	r4, r0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f000 81d8 	beq.w	8008b9e <_dtoa_r+0xb56>
 80087ee:	461a      	mov	r2, r3
 80087f0:	4601      	mov	r1, r0
 80087f2:	4648      	mov	r0, r9
 80087f4:	f000 fcee 	bl	80091d4 <__pow5mult>
 80087f8:	9b07      	ldr	r3, [sp, #28]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	4604      	mov	r4, r0
 80087fe:	f300 809f 	bgt.w	8008940 <_dtoa_r+0x8f8>
 8008802:	9b04      	ldr	r3, [sp, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	f040 8097 	bne.w	8008938 <_dtoa_r+0x8f0>
 800880a:	9b05      	ldr	r3, [sp, #20]
 800880c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008810:	2b00      	cmp	r3, #0
 8008812:	f040 8093 	bne.w	800893c <_dtoa_r+0x8f4>
 8008816:	9b05      	ldr	r3, [sp, #20]
 8008818:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800881c:	0d1b      	lsrs	r3, r3, #20
 800881e:	051b      	lsls	r3, r3, #20
 8008820:	b133      	cbz	r3, 8008830 <_dtoa_r+0x7e8>
 8008822:	9b00      	ldr	r3, [sp, #0]
 8008824:	3301      	adds	r3, #1
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	9b06      	ldr	r3, [sp, #24]
 800882a:	3301      	adds	r3, #1
 800882c:	9306      	str	r3, [sp, #24]
 800882e:	2301      	movs	r3, #1
 8008830:	9308      	str	r3, [sp, #32]
 8008832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008834:	2b00      	cmp	r3, #0
 8008836:	f000 81b8 	beq.w	8008baa <_dtoa_r+0xb62>
 800883a:	6923      	ldr	r3, [r4, #16]
 800883c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008840:	6918      	ldr	r0, [r3, #16]
 8008842:	f000 fbc3 	bl	8008fcc <__hi0bits>
 8008846:	f1c0 0020 	rsb	r0, r0, #32
 800884a:	9b06      	ldr	r3, [sp, #24]
 800884c:	4418      	add	r0, r3
 800884e:	f010 001f 	ands.w	r0, r0, #31
 8008852:	f000 8082 	beq.w	800895a <_dtoa_r+0x912>
 8008856:	f1c0 0320 	rsb	r3, r0, #32
 800885a:	2b04      	cmp	r3, #4
 800885c:	dd73      	ble.n	8008946 <_dtoa_r+0x8fe>
 800885e:	9b00      	ldr	r3, [sp, #0]
 8008860:	f1c0 001c 	rsb	r0, r0, #28
 8008864:	4403      	add	r3, r0
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	9b06      	ldr	r3, [sp, #24]
 800886a:	4403      	add	r3, r0
 800886c:	4406      	add	r6, r0
 800886e:	9306      	str	r3, [sp, #24]
 8008870:	9b00      	ldr	r3, [sp, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	dd05      	ble.n	8008882 <_dtoa_r+0x83a>
 8008876:	9902      	ldr	r1, [sp, #8]
 8008878:	461a      	mov	r2, r3
 800887a:	4648      	mov	r0, r9
 800887c:	f000 fd04 	bl	8009288 <__lshift>
 8008880:	9002      	str	r0, [sp, #8]
 8008882:	9b06      	ldr	r3, [sp, #24]
 8008884:	2b00      	cmp	r3, #0
 8008886:	dd05      	ble.n	8008894 <_dtoa_r+0x84c>
 8008888:	4621      	mov	r1, r4
 800888a:	461a      	mov	r2, r3
 800888c:	4648      	mov	r0, r9
 800888e:	f000 fcfb 	bl	8009288 <__lshift>
 8008892:	4604      	mov	r4, r0
 8008894:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008896:	2b00      	cmp	r3, #0
 8008898:	d061      	beq.n	800895e <_dtoa_r+0x916>
 800889a:	9802      	ldr	r0, [sp, #8]
 800889c:	4621      	mov	r1, r4
 800889e:	f000 fd5f 	bl	8009360 <__mcmp>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	da5b      	bge.n	800895e <_dtoa_r+0x916>
 80088a6:	2300      	movs	r3, #0
 80088a8:	9902      	ldr	r1, [sp, #8]
 80088aa:	220a      	movs	r2, #10
 80088ac:	4648      	mov	r0, r9
 80088ae:	f000 fafd 	bl	8008eac <__multadd>
 80088b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b4:	9002      	str	r0, [sp, #8]
 80088b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f000 8177 	beq.w	8008bae <_dtoa_r+0xb66>
 80088c0:	4629      	mov	r1, r5
 80088c2:	2300      	movs	r3, #0
 80088c4:	220a      	movs	r2, #10
 80088c6:	4648      	mov	r0, r9
 80088c8:	f000 faf0 	bl	8008eac <__multadd>
 80088cc:	f1bb 0f00 	cmp.w	fp, #0
 80088d0:	4605      	mov	r5, r0
 80088d2:	dc6f      	bgt.n	80089b4 <_dtoa_r+0x96c>
 80088d4:	9b07      	ldr	r3, [sp, #28]
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	dc49      	bgt.n	800896e <_dtoa_r+0x926>
 80088da:	e06b      	b.n	80089b4 <_dtoa_r+0x96c>
 80088dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80088de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80088e2:	e73c      	b.n	800875e <_dtoa_r+0x716>
 80088e4:	3fe00000 	.word	0x3fe00000
 80088e8:	40240000 	.word	0x40240000
 80088ec:	9b03      	ldr	r3, [sp, #12]
 80088ee:	1e5c      	subs	r4, r3, #1
 80088f0:	9b08      	ldr	r3, [sp, #32]
 80088f2:	42a3      	cmp	r3, r4
 80088f4:	db09      	blt.n	800890a <_dtoa_r+0x8c2>
 80088f6:	1b1c      	subs	r4, r3, r4
 80088f8:	9b03      	ldr	r3, [sp, #12]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f6bf af30 	bge.w	8008760 <_dtoa_r+0x718>
 8008900:	9b00      	ldr	r3, [sp, #0]
 8008902:	9a03      	ldr	r2, [sp, #12]
 8008904:	1a9e      	subs	r6, r3, r2
 8008906:	2300      	movs	r3, #0
 8008908:	e72b      	b.n	8008762 <_dtoa_r+0x71a>
 800890a:	9b08      	ldr	r3, [sp, #32]
 800890c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800890e:	9408      	str	r4, [sp, #32]
 8008910:	1ae3      	subs	r3, r4, r3
 8008912:	441a      	add	r2, r3
 8008914:	9e00      	ldr	r6, [sp, #0]
 8008916:	9b03      	ldr	r3, [sp, #12]
 8008918:	920d      	str	r2, [sp, #52]	@ 0x34
 800891a:	2400      	movs	r4, #0
 800891c:	e721      	b.n	8008762 <_dtoa_r+0x71a>
 800891e:	9c08      	ldr	r4, [sp, #32]
 8008920:	9e00      	ldr	r6, [sp, #0]
 8008922:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008924:	e728      	b.n	8008778 <_dtoa_r+0x730>
 8008926:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800892a:	e751      	b.n	80087d0 <_dtoa_r+0x788>
 800892c:	9a08      	ldr	r2, [sp, #32]
 800892e:	9902      	ldr	r1, [sp, #8]
 8008930:	e750      	b.n	80087d4 <_dtoa_r+0x78c>
 8008932:	f8cd 8008 	str.w	r8, [sp, #8]
 8008936:	e751      	b.n	80087dc <_dtoa_r+0x794>
 8008938:	2300      	movs	r3, #0
 800893a:	e779      	b.n	8008830 <_dtoa_r+0x7e8>
 800893c:	9b04      	ldr	r3, [sp, #16]
 800893e:	e777      	b.n	8008830 <_dtoa_r+0x7e8>
 8008940:	2300      	movs	r3, #0
 8008942:	9308      	str	r3, [sp, #32]
 8008944:	e779      	b.n	800883a <_dtoa_r+0x7f2>
 8008946:	d093      	beq.n	8008870 <_dtoa_r+0x828>
 8008948:	9a00      	ldr	r2, [sp, #0]
 800894a:	331c      	adds	r3, #28
 800894c:	441a      	add	r2, r3
 800894e:	9200      	str	r2, [sp, #0]
 8008950:	9a06      	ldr	r2, [sp, #24]
 8008952:	441a      	add	r2, r3
 8008954:	441e      	add	r6, r3
 8008956:	9206      	str	r2, [sp, #24]
 8008958:	e78a      	b.n	8008870 <_dtoa_r+0x828>
 800895a:	4603      	mov	r3, r0
 800895c:	e7f4      	b.n	8008948 <_dtoa_r+0x900>
 800895e:	9b03      	ldr	r3, [sp, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	46b8      	mov	r8, r7
 8008964:	dc20      	bgt.n	80089a8 <_dtoa_r+0x960>
 8008966:	469b      	mov	fp, r3
 8008968:	9b07      	ldr	r3, [sp, #28]
 800896a:	2b02      	cmp	r3, #2
 800896c:	dd1e      	ble.n	80089ac <_dtoa_r+0x964>
 800896e:	f1bb 0f00 	cmp.w	fp, #0
 8008972:	f47f adb1 	bne.w	80084d8 <_dtoa_r+0x490>
 8008976:	4621      	mov	r1, r4
 8008978:	465b      	mov	r3, fp
 800897a:	2205      	movs	r2, #5
 800897c:	4648      	mov	r0, r9
 800897e:	f000 fa95 	bl	8008eac <__multadd>
 8008982:	4601      	mov	r1, r0
 8008984:	4604      	mov	r4, r0
 8008986:	9802      	ldr	r0, [sp, #8]
 8008988:	f000 fcea 	bl	8009360 <__mcmp>
 800898c:	2800      	cmp	r0, #0
 800898e:	f77f ada3 	ble.w	80084d8 <_dtoa_r+0x490>
 8008992:	4656      	mov	r6, sl
 8008994:	2331      	movs	r3, #49	@ 0x31
 8008996:	f806 3b01 	strb.w	r3, [r6], #1
 800899a:	f108 0801 	add.w	r8, r8, #1
 800899e:	e59f      	b.n	80084e0 <_dtoa_r+0x498>
 80089a0:	9c03      	ldr	r4, [sp, #12]
 80089a2:	46b8      	mov	r8, r7
 80089a4:	4625      	mov	r5, r4
 80089a6:	e7f4      	b.n	8008992 <_dtoa_r+0x94a>
 80089a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80089ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 8101 	beq.w	8008bb6 <_dtoa_r+0xb6e>
 80089b4:	2e00      	cmp	r6, #0
 80089b6:	dd05      	ble.n	80089c4 <_dtoa_r+0x97c>
 80089b8:	4629      	mov	r1, r5
 80089ba:	4632      	mov	r2, r6
 80089bc:	4648      	mov	r0, r9
 80089be:	f000 fc63 	bl	8009288 <__lshift>
 80089c2:	4605      	mov	r5, r0
 80089c4:	9b08      	ldr	r3, [sp, #32]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d05c      	beq.n	8008a84 <_dtoa_r+0xa3c>
 80089ca:	6869      	ldr	r1, [r5, #4]
 80089cc:	4648      	mov	r0, r9
 80089ce:	f000 fa0b 	bl	8008de8 <_Balloc>
 80089d2:	4606      	mov	r6, r0
 80089d4:	b928      	cbnz	r0, 80089e2 <_dtoa_r+0x99a>
 80089d6:	4b82      	ldr	r3, [pc, #520]	@ (8008be0 <_dtoa_r+0xb98>)
 80089d8:	4602      	mov	r2, r0
 80089da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80089de:	f7ff bb4a 	b.w	8008076 <_dtoa_r+0x2e>
 80089e2:	692a      	ldr	r2, [r5, #16]
 80089e4:	3202      	adds	r2, #2
 80089e6:	0092      	lsls	r2, r2, #2
 80089e8:	f105 010c 	add.w	r1, r5, #12
 80089ec:	300c      	adds	r0, #12
 80089ee:	f001 ff69 	bl	800a8c4 <memcpy>
 80089f2:	2201      	movs	r2, #1
 80089f4:	4631      	mov	r1, r6
 80089f6:	4648      	mov	r0, r9
 80089f8:	f000 fc46 	bl	8009288 <__lshift>
 80089fc:	f10a 0301 	add.w	r3, sl, #1
 8008a00:	9300      	str	r3, [sp, #0]
 8008a02:	eb0a 030b 	add.w	r3, sl, fp
 8008a06:	9308      	str	r3, [sp, #32]
 8008a08:	9b04      	ldr	r3, [sp, #16]
 8008a0a:	f003 0301 	and.w	r3, r3, #1
 8008a0e:	462f      	mov	r7, r5
 8008a10:	9306      	str	r3, [sp, #24]
 8008a12:	4605      	mov	r5, r0
 8008a14:	9b00      	ldr	r3, [sp, #0]
 8008a16:	9802      	ldr	r0, [sp, #8]
 8008a18:	4621      	mov	r1, r4
 8008a1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008a1e:	f7ff fa89 	bl	8007f34 <quorem>
 8008a22:	4603      	mov	r3, r0
 8008a24:	3330      	adds	r3, #48	@ 0x30
 8008a26:	9003      	str	r0, [sp, #12]
 8008a28:	4639      	mov	r1, r7
 8008a2a:	9802      	ldr	r0, [sp, #8]
 8008a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a2e:	f000 fc97 	bl	8009360 <__mcmp>
 8008a32:	462a      	mov	r2, r5
 8008a34:	9004      	str	r0, [sp, #16]
 8008a36:	4621      	mov	r1, r4
 8008a38:	4648      	mov	r0, r9
 8008a3a:	f000 fcad 	bl	8009398 <__mdiff>
 8008a3e:	68c2      	ldr	r2, [r0, #12]
 8008a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a42:	4606      	mov	r6, r0
 8008a44:	bb02      	cbnz	r2, 8008a88 <_dtoa_r+0xa40>
 8008a46:	4601      	mov	r1, r0
 8008a48:	9802      	ldr	r0, [sp, #8]
 8008a4a:	f000 fc89 	bl	8009360 <__mcmp>
 8008a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a50:	4602      	mov	r2, r0
 8008a52:	4631      	mov	r1, r6
 8008a54:	4648      	mov	r0, r9
 8008a56:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a5a:	f000 fa05 	bl	8008e68 <_Bfree>
 8008a5e:	9b07      	ldr	r3, [sp, #28]
 8008a60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008a62:	9e00      	ldr	r6, [sp, #0]
 8008a64:	ea42 0103 	orr.w	r1, r2, r3
 8008a68:	9b06      	ldr	r3, [sp, #24]
 8008a6a:	4319      	orrs	r1, r3
 8008a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a6e:	d10d      	bne.n	8008a8c <_dtoa_r+0xa44>
 8008a70:	2b39      	cmp	r3, #57	@ 0x39
 8008a72:	d027      	beq.n	8008ac4 <_dtoa_r+0xa7c>
 8008a74:	9a04      	ldr	r2, [sp, #16]
 8008a76:	2a00      	cmp	r2, #0
 8008a78:	dd01      	ble.n	8008a7e <_dtoa_r+0xa36>
 8008a7a:	9b03      	ldr	r3, [sp, #12]
 8008a7c:	3331      	adds	r3, #49	@ 0x31
 8008a7e:	f88b 3000 	strb.w	r3, [fp]
 8008a82:	e52e      	b.n	80084e2 <_dtoa_r+0x49a>
 8008a84:	4628      	mov	r0, r5
 8008a86:	e7b9      	b.n	80089fc <_dtoa_r+0x9b4>
 8008a88:	2201      	movs	r2, #1
 8008a8a:	e7e2      	b.n	8008a52 <_dtoa_r+0xa0a>
 8008a8c:	9904      	ldr	r1, [sp, #16]
 8008a8e:	2900      	cmp	r1, #0
 8008a90:	db04      	blt.n	8008a9c <_dtoa_r+0xa54>
 8008a92:	9807      	ldr	r0, [sp, #28]
 8008a94:	4301      	orrs	r1, r0
 8008a96:	9806      	ldr	r0, [sp, #24]
 8008a98:	4301      	orrs	r1, r0
 8008a9a:	d120      	bne.n	8008ade <_dtoa_r+0xa96>
 8008a9c:	2a00      	cmp	r2, #0
 8008a9e:	ddee      	ble.n	8008a7e <_dtoa_r+0xa36>
 8008aa0:	9902      	ldr	r1, [sp, #8]
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	4648      	mov	r0, r9
 8008aa8:	f000 fbee 	bl	8009288 <__lshift>
 8008aac:	4621      	mov	r1, r4
 8008aae:	9002      	str	r0, [sp, #8]
 8008ab0:	f000 fc56 	bl	8009360 <__mcmp>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	9b00      	ldr	r3, [sp, #0]
 8008ab8:	dc02      	bgt.n	8008ac0 <_dtoa_r+0xa78>
 8008aba:	d1e0      	bne.n	8008a7e <_dtoa_r+0xa36>
 8008abc:	07da      	lsls	r2, r3, #31
 8008abe:	d5de      	bpl.n	8008a7e <_dtoa_r+0xa36>
 8008ac0:	2b39      	cmp	r3, #57	@ 0x39
 8008ac2:	d1da      	bne.n	8008a7a <_dtoa_r+0xa32>
 8008ac4:	2339      	movs	r3, #57	@ 0x39
 8008ac6:	f88b 3000 	strb.w	r3, [fp]
 8008aca:	4633      	mov	r3, r6
 8008acc:	461e      	mov	r6, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ad4:	2a39      	cmp	r2, #57	@ 0x39
 8008ad6:	d04e      	beq.n	8008b76 <_dtoa_r+0xb2e>
 8008ad8:	3201      	adds	r2, #1
 8008ada:	701a      	strb	r2, [r3, #0]
 8008adc:	e501      	b.n	80084e2 <_dtoa_r+0x49a>
 8008ade:	2a00      	cmp	r2, #0
 8008ae0:	dd03      	ble.n	8008aea <_dtoa_r+0xaa2>
 8008ae2:	2b39      	cmp	r3, #57	@ 0x39
 8008ae4:	d0ee      	beq.n	8008ac4 <_dtoa_r+0xa7c>
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	e7c9      	b.n	8008a7e <_dtoa_r+0xa36>
 8008aea:	9a00      	ldr	r2, [sp, #0]
 8008aec:	9908      	ldr	r1, [sp, #32]
 8008aee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008af2:	428a      	cmp	r2, r1
 8008af4:	d028      	beq.n	8008b48 <_dtoa_r+0xb00>
 8008af6:	9902      	ldr	r1, [sp, #8]
 8008af8:	2300      	movs	r3, #0
 8008afa:	220a      	movs	r2, #10
 8008afc:	4648      	mov	r0, r9
 8008afe:	f000 f9d5 	bl	8008eac <__multadd>
 8008b02:	42af      	cmp	r7, r5
 8008b04:	9002      	str	r0, [sp, #8]
 8008b06:	f04f 0300 	mov.w	r3, #0
 8008b0a:	f04f 020a 	mov.w	r2, #10
 8008b0e:	4639      	mov	r1, r7
 8008b10:	4648      	mov	r0, r9
 8008b12:	d107      	bne.n	8008b24 <_dtoa_r+0xadc>
 8008b14:	f000 f9ca 	bl	8008eac <__multadd>
 8008b18:	4607      	mov	r7, r0
 8008b1a:	4605      	mov	r5, r0
 8008b1c:	9b00      	ldr	r3, [sp, #0]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	9300      	str	r3, [sp, #0]
 8008b22:	e777      	b.n	8008a14 <_dtoa_r+0x9cc>
 8008b24:	f000 f9c2 	bl	8008eac <__multadd>
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4607      	mov	r7, r0
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	220a      	movs	r2, #10
 8008b30:	4648      	mov	r0, r9
 8008b32:	f000 f9bb 	bl	8008eac <__multadd>
 8008b36:	4605      	mov	r5, r0
 8008b38:	e7f0      	b.n	8008b1c <_dtoa_r+0xad4>
 8008b3a:	f1bb 0f00 	cmp.w	fp, #0
 8008b3e:	bfcc      	ite	gt
 8008b40:	465e      	movgt	r6, fp
 8008b42:	2601      	movle	r6, #1
 8008b44:	4456      	add	r6, sl
 8008b46:	2700      	movs	r7, #0
 8008b48:	9902      	ldr	r1, [sp, #8]
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	4648      	mov	r0, r9
 8008b50:	f000 fb9a 	bl	8009288 <__lshift>
 8008b54:	4621      	mov	r1, r4
 8008b56:	9002      	str	r0, [sp, #8]
 8008b58:	f000 fc02 	bl	8009360 <__mcmp>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	dcb4      	bgt.n	8008aca <_dtoa_r+0xa82>
 8008b60:	d102      	bne.n	8008b68 <_dtoa_r+0xb20>
 8008b62:	9b00      	ldr	r3, [sp, #0]
 8008b64:	07db      	lsls	r3, r3, #31
 8008b66:	d4b0      	bmi.n	8008aca <_dtoa_r+0xa82>
 8008b68:	4633      	mov	r3, r6
 8008b6a:	461e      	mov	r6, r3
 8008b6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b70:	2a30      	cmp	r2, #48	@ 0x30
 8008b72:	d0fa      	beq.n	8008b6a <_dtoa_r+0xb22>
 8008b74:	e4b5      	b.n	80084e2 <_dtoa_r+0x49a>
 8008b76:	459a      	cmp	sl, r3
 8008b78:	d1a8      	bne.n	8008acc <_dtoa_r+0xa84>
 8008b7a:	2331      	movs	r3, #49	@ 0x31
 8008b7c:	f108 0801 	add.w	r8, r8, #1
 8008b80:	f88a 3000 	strb.w	r3, [sl]
 8008b84:	e4ad      	b.n	80084e2 <_dtoa_r+0x49a>
 8008b86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008be4 <_dtoa_r+0xb9c>
 8008b8c:	b11b      	cbz	r3, 8008b96 <_dtoa_r+0xb4e>
 8008b8e:	f10a 0308 	add.w	r3, sl, #8
 8008b92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008b94:	6013      	str	r3, [r2, #0]
 8008b96:	4650      	mov	r0, sl
 8008b98:	b017      	add	sp, #92	@ 0x5c
 8008b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b9e:	9b07      	ldr	r3, [sp, #28]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	f77f ae2e 	ble.w	8008802 <_dtoa_r+0x7ba>
 8008ba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ba8:	9308      	str	r3, [sp, #32]
 8008baa:	2001      	movs	r0, #1
 8008bac:	e64d      	b.n	800884a <_dtoa_r+0x802>
 8008bae:	f1bb 0f00 	cmp.w	fp, #0
 8008bb2:	f77f aed9 	ble.w	8008968 <_dtoa_r+0x920>
 8008bb6:	4656      	mov	r6, sl
 8008bb8:	9802      	ldr	r0, [sp, #8]
 8008bba:	4621      	mov	r1, r4
 8008bbc:	f7ff f9ba 	bl	8007f34 <quorem>
 8008bc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008bc4:	f806 3b01 	strb.w	r3, [r6], #1
 8008bc8:	eba6 020a 	sub.w	r2, r6, sl
 8008bcc:	4593      	cmp	fp, r2
 8008bce:	ddb4      	ble.n	8008b3a <_dtoa_r+0xaf2>
 8008bd0:	9902      	ldr	r1, [sp, #8]
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	4648      	mov	r0, r9
 8008bd8:	f000 f968 	bl	8008eac <__multadd>
 8008bdc:	9002      	str	r0, [sp, #8]
 8008bde:	e7eb      	b.n	8008bb8 <_dtoa_r+0xb70>
 8008be0:	0800b7f1 	.word	0x0800b7f1
 8008be4:	0800b775 	.word	0x0800b775

08008be8 <_free_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4605      	mov	r5, r0
 8008bec:	2900      	cmp	r1, #0
 8008bee:	d041      	beq.n	8008c74 <_free_r+0x8c>
 8008bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bf4:	1f0c      	subs	r4, r1, #4
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	bfb8      	it	lt
 8008bfa:	18e4      	addlt	r4, r4, r3
 8008bfc:	f000 f8e8 	bl	8008dd0 <__malloc_lock>
 8008c00:	4a1d      	ldr	r2, [pc, #116]	@ (8008c78 <_free_r+0x90>)
 8008c02:	6813      	ldr	r3, [r2, #0]
 8008c04:	b933      	cbnz	r3, 8008c14 <_free_r+0x2c>
 8008c06:	6063      	str	r3, [r4, #4]
 8008c08:	6014      	str	r4, [r2, #0]
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c10:	f000 b8e4 	b.w	8008ddc <__malloc_unlock>
 8008c14:	42a3      	cmp	r3, r4
 8008c16:	d908      	bls.n	8008c2a <_free_r+0x42>
 8008c18:	6820      	ldr	r0, [r4, #0]
 8008c1a:	1821      	adds	r1, r4, r0
 8008c1c:	428b      	cmp	r3, r1
 8008c1e:	bf01      	itttt	eq
 8008c20:	6819      	ldreq	r1, [r3, #0]
 8008c22:	685b      	ldreq	r3, [r3, #4]
 8008c24:	1809      	addeq	r1, r1, r0
 8008c26:	6021      	streq	r1, [r4, #0]
 8008c28:	e7ed      	b.n	8008c06 <_free_r+0x1e>
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	b10b      	cbz	r3, 8008c34 <_free_r+0x4c>
 8008c30:	42a3      	cmp	r3, r4
 8008c32:	d9fa      	bls.n	8008c2a <_free_r+0x42>
 8008c34:	6811      	ldr	r1, [r2, #0]
 8008c36:	1850      	adds	r0, r2, r1
 8008c38:	42a0      	cmp	r0, r4
 8008c3a:	d10b      	bne.n	8008c54 <_free_r+0x6c>
 8008c3c:	6820      	ldr	r0, [r4, #0]
 8008c3e:	4401      	add	r1, r0
 8008c40:	1850      	adds	r0, r2, r1
 8008c42:	4283      	cmp	r3, r0
 8008c44:	6011      	str	r1, [r2, #0]
 8008c46:	d1e0      	bne.n	8008c0a <_free_r+0x22>
 8008c48:	6818      	ldr	r0, [r3, #0]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	6053      	str	r3, [r2, #4]
 8008c4e:	4408      	add	r0, r1
 8008c50:	6010      	str	r0, [r2, #0]
 8008c52:	e7da      	b.n	8008c0a <_free_r+0x22>
 8008c54:	d902      	bls.n	8008c5c <_free_r+0x74>
 8008c56:	230c      	movs	r3, #12
 8008c58:	602b      	str	r3, [r5, #0]
 8008c5a:	e7d6      	b.n	8008c0a <_free_r+0x22>
 8008c5c:	6820      	ldr	r0, [r4, #0]
 8008c5e:	1821      	adds	r1, r4, r0
 8008c60:	428b      	cmp	r3, r1
 8008c62:	bf04      	itt	eq
 8008c64:	6819      	ldreq	r1, [r3, #0]
 8008c66:	685b      	ldreq	r3, [r3, #4]
 8008c68:	6063      	str	r3, [r4, #4]
 8008c6a:	bf04      	itt	eq
 8008c6c:	1809      	addeq	r1, r1, r0
 8008c6e:	6021      	streq	r1, [r4, #0]
 8008c70:	6054      	str	r4, [r2, #4]
 8008c72:	e7ca      	b.n	8008c0a <_free_r+0x22>
 8008c74:	bd38      	pop	{r3, r4, r5, pc}
 8008c76:	bf00      	nop
 8008c78:	20000820 	.word	0x20000820

08008c7c <malloc>:
 8008c7c:	4b02      	ldr	r3, [pc, #8]	@ (8008c88 <malloc+0xc>)
 8008c7e:	4601      	mov	r1, r0
 8008c80:	6818      	ldr	r0, [r3, #0]
 8008c82:	f000 b825 	b.w	8008cd0 <_malloc_r>
 8008c86:	bf00      	nop
 8008c88:	2000005c 	.word	0x2000005c

08008c8c <sbrk_aligned>:
 8008c8c:	b570      	push	{r4, r5, r6, lr}
 8008c8e:	4e0f      	ldr	r6, [pc, #60]	@ (8008ccc <sbrk_aligned+0x40>)
 8008c90:	460c      	mov	r4, r1
 8008c92:	6831      	ldr	r1, [r6, #0]
 8008c94:	4605      	mov	r5, r0
 8008c96:	b911      	cbnz	r1, 8008c9e <sbrk_aligned+0x12>
 8008c98:	f001 fe04 	bl	800a8a4 <_sbrk_r>
 8008c9c:	6030      	str	r0, [r6, #0]
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	f001 fdff 	bl	800a8a4 <_sbrk_r>
 8008ca6:	1c43      	adds	r3, r0, #1
 8008ca8:	d103      	bne.n	8008cb2 <sbrk_aligned+0x26>
 8008caa:	f04f 34ff 	mov.w	r4, #4294967295
 8008cae:	4620      	mov	r0, r4
 8008cb0:	bd70      	pop	{r4, r5, r6, pc}
 8008cb2:	1cc4      	adds	r4, r0, #3
 8008cb4:	f024 0403 	bic.w	r4, r4, #3
 8008cb8:	42a0      	cmp	r0, r4
 8008cba:	d0f8      	beq.n	8008cae <sbrk_aligned+0x22>
 8008cbc:	1a21      	subs	r1, r4, r0
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	f001 fdf0 	bl	800a8a4 <_sbrk_r>
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d1f2      	bne.n	8008cae <sbrk_aligned+0x22>
 8008cc8:	e7ef      	b.n	8008caa <sbrk_aligned+0x1e>
 8008cca:	bf00      	nop
 8008ccc:	2000081c 	.word	0x2000081c

08008cd0 <_malloc_r>:
 8008cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd4:	1ccd      	adds	r5, r1, #3
 8008cd6:	f025 0503 	bic.w	r5, r5, #3
 8008cda:	3508      	adds	r5, #8
 8008cdc:	2d0c      	cmp	r5, #12
 8008cde:	bf38      	it	cc
 8008ce0:	250c      	movcc	r5, #12
 8008ce2:	2d00      	cmp	r5, #0
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	db01      	blt.n	8008cec <_malloc_r+0x1c>
 8008ce8:	42a9      	cmp	r1, r5
 8008cea:	d904      	bls.n	8008cf6 <_malloc_r+0x26>
 8008cec:	230c      	movs	r3, #12
 8008cee:	6033      	str	r3, [r6, #0]
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008dcc <_malloc_r+0xfc>
 8008cfa:	f000 f869 	bl	8008dd0 <__malloc_lock>
 8008cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8008d02:	461c      	mov	r4, r3
 8008d04:	bb44      	cbnz	r4, 8008d58 <_malloc_r+0x88>
 8008d06:	4629      	mov	r1, r5
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7ff ffbf 	bl	8008c8c <sbrk_aligned>
 8008d0e:	1c43      	adds	r3, r0, #1
 8008d10:	4604      	mov	r4, r0
 8008d12:	d158      	bne.n	8008dc6 <_malloc_r+0xf6>
 8008d14:	f8d8 4000 	ldr.w	r4, [r8]
 8008d18:	4627      	mov	r7, r4
 8008d1a:	2f00      	cmp	r7, #0
 8008d1c:	d143      	bne.n	8008da6 <_malloc_r+0xd6>
 8008d1e:	2c00      	cmp	r4, #0
 8008d20:	d04b      	beq.n	8008dba <_malloc_r+0xea>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	4639      	mov	r1, r7
 8008d26:	4630      	mov	r0, r6
 8008d28:	eb04 0903 	add.w	r9, r4, r3
 8008d2c:	f001 fdba 	bl	800a8a4 <_sbrk_r>
 8008d30:	4581      	cmp	r9, r0
 8008d32:	d142      	bne.n	8008dba <_malloc_r+0xea>
 8008d34:	6821      	ldr	r1, [r4, #0]
 8008d36:	1a6d      	subs	r5, r5, r1
 8008d38:	4629      	mov	r1, r5
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	f7ff ffa6 	bl	8008c8c <sbrk_aligned>
 8008d40:	3001      	adds	r0, #1
 8008d42:	d03a      	beq.n	8008dba <_malloc_r+0xea>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	442b      	add	r3, r5
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d4e:	685a      	ldr	r2, [r3, #4]
 8008d50:	bb62      	cbnz	r2, 8008dac <_malloc_r+0xdc>
 8008d52:	f8c8 7000 	str.w	r7, [r8]
 8008d56:	e00f      	b.n	8008d78 <_malloc_r+0xa8>
 8008d58:	6822      	ldr	r2, [r4, #0]
 8008d5a:	1b52      	subs	r2, r2, r5
 8008d5c:	d420      	bmi.n	8008da0 <_malloc_r+0xd0>
 8008d5e:	2a0b      	cmp	r2, #11
 8008d60:	d917      	bls.n	8008d92 <_malloc_r+0xc2>
 8008d62:	1961      	adds	r1, r4, r5
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	6025      	str	r5, [r4, #0]
 8008d68:	bf18      	it	ne
 8008d6a:	6059      	strne	r1, [r3, #4]
 8008d6c:	6863      	ldr	r3, [r4, #4]
 8008d6e:	bf08      	it	eq
 8008d70:	f8c8 1000 	streq.w	r1, [r8]
 8008d74:	5162      	str	r2, [r4, r5]
 8008d76:	604b      	str	r3, [r1, #4]
 8008d78:	4630      	mov	r0, r6
 8008d7a:	f000 f82f 	bl	8008ddc <__malloc_unlock>
 8008d7e:	f104 000b 	add.w	r0, r4, #11
 8008d82:	1d23      	adds	r3, r4, #4
 8008d84:	f020 0007 	bic.w	r0, r0, #7
 8008d88:	1ac2      	subs	r2, r0, r3
 8008d8a:	bf1c      	itt	ne
 8008d8c:	1a1b      	subne	r3, r3, r0
 8008d8e:	50a3      	strne	r3, [r4, r2]
 8008d90:	e7af      	b.n	8008cf2 <_malloc_r+0x22>
 8008d92:	6862      	ldr	r2, [r4, #4]
 8008d94:	42a3      	cmp	r3, r4
 8008d96:	bf0c      	ite	eq
 8008d98:	f8c8 2000 	streq.w	r2, [r8]
 8008d9c:	605a      	strne	r2, [r3, #4]
 8008d9e:	e7eb      	b.n	8008d78 <_malloc_r+0xa8>
 8008da0:	4623      	mov	r3, r4
 8008da2:	6864      	ldr	r4, [r4, #4]
 8008da4:	e7ae      	b.n	8008d04 <_malloc_r+0x34>
 8008da6:	463c      	mov	r4, r7
 8008da8:	687f      	ldr	r7, [r7, #4]
 8008daa:	e7b6      	b.n	8008d1a <_malloc_r+0x4a>
 8008dac:	461a      	mov	r2, r3
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	42a3      	cmp	r3, r4
 8008db2:	d1fb      	bne.n	8008dac <_malloc_r+0xdc>
 8008db4:	2300      	movs	r3, #0
 8008db6:	6053      	str	r3, [r2, #4]
 8008db8:	e7de      	b.n	8008d78 <_malloc_r+0xa8>
 8008dba:	230c      	movs	r3, #12
 8008dbc:	6033      	str	r3, [r6, #0]
 8008dbe:	4630      	mov	r0, r6
 8008dc0:	f000 f80c 	bl	8008ddc <__malloc_unlock>
 8008dc4:	e794      	b.n	8008cf0 <_malloc_r+0x20>
 8008dc6:	6005      	str	r5, [r0, #0]
 8008dc8:	e7d6      	b.n	8008d78 <_malloc_r+0xa8>
 8008dca:	bf00      	nop
 8008dcc:	20000820 	.word	0x20000820

08008dd0 <__malloc_lock>:
 8008dd0:	4801      	ldr	r0, [pc, #4]	@ (8008dd8 <__malloc_lock+0x8>)
 8008dd2:	f7ff b8a6 	b.w	8007f22 <__retarget_lock_acquire_recursive>
 8008dd6:	bf00      	nop
 8008dd8:	20000818 	.word	0x20000818

08008ddc <__malloc_unlock>:
 8008ddc:	4801      	ldr	r0, [pc, #4]	@ (8008de4 <__malloc_unlock+0x8>)
 8008dde:	f7ff b8a1 	b.w	8007f24 <__retarget_lock_release_recursive>
 8008de2:	bf00      	nop
 8008de4:	20000818 	.word	0x20000818

08008de8 <_Balloc>:
 8008de8:	b570      	push	{r4, r5, r6, lr}
 8008dea:	69c6      	ldr	r6, [r0, #28]
 8008dec:	4604      	mov	r4, r0
 8008dee:	460d      	mov	r5, r1
 8008df0:	b976      	cbnz	r6, 8008e10 <_Balloc+0x28>
 8008df2:	2010      	movs	r0, #16
 8008df4:	f7ff ff42 	bl	8008c7c <malloc>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	61e0      	str	r0, [r4, #28]
 8008dfc:	b920      	cbnz	r0, 8008e08 <_Balloc+0x20>
 8008dfe:	4b18      	ldr	r3, [pc, #96]	@ (8008e60 <_Balloc+0x78>)
 8008e00:	4818      	ldr	r0, [pc, #96]	@ (8008e64 <_Balloc+0x7c>)
 8008e02:	216b      	movs	r1, #107	@ 0x6b
 8008e04:	f001 fd74 	bl	800a8f0 <__assert_func>
 8008e08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e0c:	6006      	str	r6, [r0, #0]
 8008e0e:	60c6      	str	r6, [r0, #12]
 8008e10:	69e6      	ldr	r6, [r4, #28]
 8008e12:	68f3      	ldr	r3, [r6, #12]
 8008e14:	b183      	cbz	r3, 8008e38 <_Balloc+0x50>
 8008e16:	69e3      	ldr	r3, [r4, #28]
 8008e18:	68db      	ldr	r3, [r3, #12]
 8008e1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e1e:	b9b8      	cbnz	r0, 8008e50 <_Balloc+0x68>
 8008e20:	2101      	movs	r1, #1
 8008e22:	fa01 f605 	lsl.w	r6, r1, r5
 8008e26:	1d72      	adds	r2, r6, #5
 8008e28:	0092      	lsls	r2, r2, #2
 8008e2a:	4620      	mov	r0, r4
 8008e2c:	f001 fd7e 	bl	800a92c <_calloc_r>
 8008e30:	b160      	cbz	r0, 8008e4c <_Balloc+0x64>
 8008e32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e36:	e00e      	b.n	8008e56 <_Balloc+0x6e>
 8008e38:	2221      	movs	r2, #33	@ 0x21
 8008e3a:	2104      	movs	r1, #4
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	f001 fd75 	bl	800a92c <_calloc_r>
 8008e42:	69e3      	ldr	r3, [r4, #28]
 8008e44:	60f0      	str	r0, [r6, #12]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d1e4      	bne.n	8008e16 <_Balloc+0x2e>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	bd70      	pop	{r4, r5, r6, pc}
 8008e50:	6802      	ldr	r2, [r0, #0]
 8008e52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e56:	2300      	movs	r3, #0
 8008e58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e5c:	e7f7      	b.n	8008e4e <_Balloc+0x66>
 8008e5e:	bf00      	nop
 8008e60:	0800b782 	.word	0x0800b782
 8008e64:	0800b802 	.word	0x0800b802

08008e68 <_Bfree>:
 8008e68:	b570      	push	{r4, r5, r6, lr}
 8008e6a:	69c6      	ldr	r6, [r0, #28]
 8008e6c:	4605      	mov	r5, r0
 8008e6e:	460c      	mov	r4, r1
 8008e70:	b976      	cbnz	r6, 8008e90 <_Bfree+0x28>
 8008e72:	2010      	movs	r0, #16
 8008e74:	f7ff ff02 	bl	8008c7c <malloc>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	61e8      	str	r0, [r5, #28]
 8008e7c:	b920      	cbnz	r0, 8008e88 <_Bfree+0x20>
 8008e7e:	4b09      	ldr	r3, [pc, #36]	@ (8008ea4 <_Bfree+0x3c>)
 8008e80:	4809      	ldr	r0, [pc, #36]	@ (8008ea8 <_Bfree+0x40>)
 8008e82:	218f      	movs	r1, #143	@ 0x8f
 8008e84:	f001 fd34 	bl	800a8f0 <__assert_func>
 8008e88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e8c:	6006      	str	r6, [r0, #0]
 8008e8e:	60c6      	str	r6, [r0, #12]
 8008e90:	b13c      	cbz	r4, 8008ea2 <_Bfree+0x3a>
 8008e92:	69eb      	ldr	r3, [r5, #28]
 8008e94:	6862      	ldr	r2, [r4, #4]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e9c:	6021      	str	r1, [r4, #0]
 8008e9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}
 8008ea4:	0800b782 	.word	0x0800b782
 8008ea8:	0800b802 	.word	0x0800b802

08008eac <__multadd>:
 8008eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb0:	690d      	ldr	r5, [r1, #16]
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	460c      	mov	r4, r1
 8008eb6:	461e      	mov	r6, r3
 8008eb8:	f101 0c14 	add.w	ip, r1, #20
 8008ebc:	2000      	movs	r0, #0
 8008ebe:	f8dc 3000 	ldr.w	r3, [ip]
 8008ec2:	b299      	uxth	r1, r3
 8008ec4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ec8:	0c1e      	lsrs	r6, r3, #16
 8008eca:	0c0b      	lsrs	r3, r1, #16
 8008ecc:	fb02 3306 	mla	r3, r2, r6, r3
 8008ed0:	b289      	uxth	r1, r1
 8008ed2:	3001      	adds	r0, #1
 8008ed4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ed8:	4285      	cmp	r5, r0
 8008eda:	f84c 1b04 	str.w	r1, [ip], #4
 8008ede:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ee2:	dcec      	bgt.n	8008ebe <__multadd+0x12>
 8008ee4:	b30e      	cbz	r6, 8008f2a <__multadd+0x7e>
 8008ee6:	68a3      	ldr	r3, [r4, #8]
 8008ee8:	42ab      	cmp	r3, r5
 8008eea:	dc19      	bgt.n	8008f20 <__multadd+0x74>
 8008eec:	6861      	ldr	r1, [r4, #4]
 8008eee:	4638      	mov	r0, r7
 8008ef0:	3101      	adds	r1, #1
 8008ef2:	f7ff ff79 	bl	8008de8 <_Balloc>
 8008ef6:	4680      	mov	r8, r0
 8008ef8:	b928      	cbnz	r0, 8008f06 <__multadd+0x5a>
 8008efa:	4602      	mov	r2, r0
 8008efc:	4b0c      	ldr	r3, [pc, #48]	@ (8008f30 <__multadd+0x84>)
 8008efe:	480d      	ldr	r0, [pc, #52]	@ (8008f34 <__multadd+0x88>)
 8008f00:	21ba      	movs	r1, #186	@ 0xba
 8008f02:	f001 fcf5 	bl	800a8f0 <__assert_func>
 8008f06:	6922      	ldr	r2, [r4, #16]
 8008f08:	3202      	adds	r2, #2
 8008f0a:	f104 010c 	add.w	r1, r4, #12
 8008f0e:	0092      	lsls	r2, r2, #2
 8008f10:	300c      	adds	r0, #12
 8008f12:	f001 fcd7 	bl	800a8c4 <memcpy>
 8008f16:	4621      	mov	r1, r4
 8008f18:	4638      	mov	r0, r7
 8008f1a:	f7ff ffa5 	bl	8008e68 <_Bfree>
 8008f1e:	4644      	mov	r4, r8
 8008f20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f24:	3501      	adds	r5, #1
 8008f26:	615e      	str	r6, [r3, #20]
 8008f28:	6125      	str	r5, [r4, #16]
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f30:	0800b7f1 	.word	0x0800b7f1
 8008f34:	0800b802 	.word	0x0800b802

08008f38 <__s2b>:
 8008f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	4615      	mov	r5, r2
 8008f40:	461f      	mov	r7, r3
 8008f42:	2209      	movs	r2, #9
 8008f44:	3308      	adds	r3, #8
 8008f46:	4606      	mov	r6, r0
 8008f48:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	2201      	movs	r2, #1
 8008f50:	429a      	cmp	r2, r3
 8008f52:	db09      	blt.n	8008f68 <__s2b+0x30>
 8008f54:	4630      	mov	r0, r6
 8008f56:	f7ff ff47 	bl	8008de8 <_Balloc>
 8008f5a:	b940      	cbnz	r0, 8008f6e <__s2b+0x36>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	4b19      	ldr	r3, [pc, #100]	@ (8008fc4 <__s2b+0x8c>)
 8008f60:	4819      	ldr	r0, [pc, #100]	@ (8008fc8 <__s2b+0x90>)
 8008f62:	21d3      	movs	r1, #211	@ 0xd3
 8008f64:	f001 fcc4 	bl	800a8f0 <__assert_func>
 8008f68:	0052      	lsls	r2, r2, #1
 8008f6a:	3101      	adds	r1, #1
 8008f6c:	e7f0      	b.n	8008f50 <__s2b+0x18>
 8008f6e:	9b08      	ldr	r3, [sp, #32]
 8008f70:	6143      	str	r3, [r0, #20]
 8008f72:	2d09      	cmp	r5, #9
 8008f74:	f04f 0301 	mov.w	r3, #1
 8008f78:	6103      	str	r3, [r0, #16]
 8008f7a:	dd16      	ble.n	8008faa <__s2b+0x72>
 8008f7c:	f104 0909 	add.w	r9, r4, #9
 8008f80:	46c8      	mov	r8, r9
 8008f82:	442c      	add	r4, r5
 8008f84:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008f88:	4601      	mov	r1, r0
 8008f8a:	3b30      	subs	r3, #48	@ 0x30
 8008f8c:	220a      	movs	r2, #10
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ff8c 	bl	8008eac <__multadd>
 8008f94:	45a0      	cmp	r8, r4
 8008f96:	d1f5      	bne.n	8008f84 <__s2b+0x4c>
 8008f98:	f1a5 0408 	sub.w	r4, r5, #8
 8008f9c:	444c      	add	r4, r9
 8008f9e:	1b2d      	subs	r5, r5, r4
 8008fa0:	1963      	adds	r3, r4, r5
 8008fa2:	42bb      	cmp	r3, r7
 8008fa4:	db04      	blt.n	8008fb0 <__s2b+0x78>
 8008fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008faa:	340a      	adds	r4, #10
 8008fac:	2509      	movs	r5, #9
 8008fae:	e7f6      	b.n	8008f9e <__s2b+0x66>
 8008fb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008fb4:	4601      	mov	r1, r0
 8008fb6:	3b30      	subs	r3, #48	@ 0x30
 8008fb8:	220a      	movs	r2, #10
 8008fba:	4630      	mov	r0, r6
 8008fbc:	f7ff ff76 	bl	8008eac <__multadd>
 8008fc0:	e7ee      	b.n	8008fa0 <__s2b+0x68>
 8008fc2:	bf00      	nop
 8008fc4:	0800b7f1 	.word	0x0800b7f1
 8008fc8:	0800b802 	.word	0x0800b802

08008fcc <__hi0bits>:
 8008fcc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	bf36      	itet	cc
 8008fd4:	0403      	lslcc	r3, r0, #16
 8008fd6:	2000      	movcs	r0, #0
 8008fd8:	2010      	movcc	r0, #16
 8008fda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008fde:	bf3c      	itt	cc
 8008fe0:	021b      	lslcc	r3, r3, #8
 8008fe2:	3008      	addcc	r0, #8
 8008fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008fe8:	bf3c      	itt	cc
 8008fea:	011b      	lslcc	r3, r3, #4
 8008fec:	3004      	addcc	r0, #4
 8008fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ff2:	bf3c      	itt	cc
 8008ff4:	009b      	lslcc	r3, r3, #2
 8008ff6:	3002      	addcc	r0, #2
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	db05      	blt.n	8009008 <__hi0bits+0x3c>
 8008ffc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009000:	f100 0001 	add.w	r0, r0, #1
 8009004:	bf08      	it	eq
 8009006:	2020      	moveq	r0, #32
 8009008:	4770      	bx	lr

0800900a <__lo0bits>:
 800900a:	6803      	ldr	r3, [r0, #0]
 800900c:	4602      	mov	r2, r0
 800900e:	f013 0007 	ands.w	r0, r3, #7
 8009012:	d00b      	beq.n	800902c <__lo0bits+0x22>
 8009014:	07d9      	lsls	r1, r3, #31
 8009016:	d421      	bmi.n	800905c <__lo0bits+0x52>
 8009018:	0798      	lsls	r0, r3, #30
 800901a:	bf49      	itett	mi
 800901c:	085b      	lsrmi	r3, r3, #1
 800901e:	089b      	lsrpl	r3, r3, #2
 8009020:	2001      	movmi	r0, #1
 8009022:	6013      	strmi	r3, [r2, #0]
 8009024:	bf5c      	itt	pl
 8009026:	6013      	strpl	r3, [r2, #0]
 8009028:	2002      	movpl	r0, #2
 800902a:	4770      	bx	lr
 800902c:	b299      	uxth	r1, r3
 800902e:	b909      	cbnz	r1, 8009034 <__lo0bits+0x2a>
 8009030:	0c1b      	lsrs	r3, r3, #16
 8009032:	2010      	movs	r0, #16
 8009034:	b2d9      	uxtb	r1, r3
 8009036:	b909      	cbnz	r1, 800903c <__lo0bits+0x32>
 8009038:	3008      	adds	r0, #8
 800903a:	0a1b      	lsrs	r3, r3, #8
 800903c:	0719      	lsls	r1, r3, #28
 800903e:	bf04      	itt	eq
 8009040:	091b      	lsreq	r3, r3, #4
 8009042:	3004      	addeq	r0, #4
 8009044:	0799      	lsls	r1, r3, #30
 8009046:	bf04      	itt	eq
 8009048:	089b      	lsreq	r3, r3, #2
 800904a:	3002      	addeq	r0, #2
 800904c:	07d9      	lsls	r1, r3, #31
 800904e:	d403      	bmi.n	8009058 <__lo0bits+0x4e>
 8009050:	085b      	lsrs	r3, r3, #1
 8009052:	f100 0001 	add.w	r0, r0, #1
 8009056:	d003      	beq.n	8009060 <__lo0bits+0x56>
 8009058:	6013      	str	r3, [r2, #0]
 800905a:	4770      	bx	lr
 800905c:	2000      	movs	r0, #0
 800905e:	4770      	bx	lr
 8009060:	2020      	movs	r0, #32
 8009062:	4770      	bx	lr

08009064 <__i2b>:
 8009064:	b510      	push	{r4, lr}
 8009066:	460c      	mov	r4, r1
 8009068:	2101      	movs	r1, #1
 800906a:	f7ff febd 	bl	8008de8 <_Balloc>
 800906e:	4602      	mov	r2, r0
 8009070:	b928      	cbnz	r0, 800907e <__i2b+0x1a>
 8009072:	4b05      	ldr	r3, [pc, #20]	@ (8009088 <__i2b+0x24>)
 8009074:	4805      	ldr	r0, [pc, #20]	@ (800908c <__i2b+0x28>)
 8009076:	f240 1145 	movw	r1, #325	@ 0x145
 800907a:	f001 fc39 	bl	800a8f0 <__assert_func>
 800907e:	2301      	movs	r3, #1
 8009080:	6144      	str	r4, [r0, #20]
 8009082:	6103      	str	r3, [r0, #16]
 8009084:	bd10      	pop	{r4, pc}
 8009086:	bf00      	nop
 8009088:	0800b7f1 	.word	0x0800b7f1
 800908c:	0800b802 	.word	0x0800b802

08009090 <__multiply>:
 8009090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	4617      	mov	r7, r2
 8009096:	690a      	ldr	r2, [r1, #16]
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	429a      	cmp	r2, r3
 800909c:	bfa8      	it	ge
 800909e:	463b      	movge	r3, r7
 80090a0:	4689      	mov	r9, r1
 80090a2:	bfa4      	itt	ge
 80090a4:	460f      	movge	r7, r1
 80090a6:	4699      	movge	r9, r3
 80090a8:	693d      	ldr	r5, [r7, #16]
 80090aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	eb05 060a 	add.w	r6, r5, sl
 80090b6:	42b3      	cmp	r3, r6
 80090b8:	b085      	sub	sp, #20
 80090ba:	bfb8      	it	lt
 80090bc:	3101      	addlt	r1, #1
 80090be:	f7ff fe93 	bl	8008de8 <_Balloc>
 80090c2:	b930      	cbnz	r0, 80090d2 <__multiply+0x42>
 80090c4:	4602      	mov	r2, r0
 80090c6:	4b41      	ldr	r3, [pc, #260]	@ (80091cc <__multiply+0x13c>)
 80090c8:	4841      	ldr	r0, [pc, #260]	@ (80091d0 <__multiply+0x140>)
 80090ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80090ce:	f001 fc0f 	bl	800a8f0 <__assert_func>
 80090d2:	f100 0414 	add.w	r4, r0, #20
 80090d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80090da:	4623      	mov	r3, r4
 80090dc:	2200      	movs	r2, #0
 80090de:	4573      	cmp	r3, lr
 80090e0:	d320      	bcc.n	8009124 <__multiply+0x94>
 80090e2:	f107 0814 	add.w	r8, r7, #20
 80090e6:	f109 0114 	add.w	r1, r9, #20
 80090ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80090ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80090f2:	9302      	str	r3, [sp, #8]
 80090f4:	1beb      	subs	r3, r5, r7
 80090f6:	3b15      	subs	r3, #21
 80090f8:	f023 0303 	bic.w	r3, r3, #3
 80090fc:	3304      	adds	r3, #4
 80090fe:	3715      	adds	r7, #21
 8009100:	42bd      	cmp	r5, r7
 8009102:	bf38      	it	cc
 8009104:	2304      	movcc	r3, #4
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	9b02      	ldr	r3, [sp, #8]
 800910a:	9103      	str	r1, [sp, #12]
 800910c:	428b      	cmp	r3, r1
 800910e:	d80c      	bhi.n	800912a <__multiply+0x9a>
 8009110:	2e00      	cmp	r6, #0
 8009112:	dd03      	ble.n	800911c <__multiply+0x8c>
 8009114:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009118:	2b00      	cmp	r3, #0
 800911a:	d055      	beq.n	80091c8 <__multiply+0x138>
 800911c:	6106      	str	r6, [r0, #16]
 800911e:	b005      	add	sp, #20
 8009120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009124:	f843 2b04 	str.w	r2, [r3], #4
 8009128:	e7d9      	b.n	80090de <__multiply+0x4e>
 800912a:	f8b1 a000 	ldrh.w	sl, [r1]
 800912e:	f1ba 0f00 	cmp.w	sl, #0
 8009132:	d01f      	beq.n	8009174 <__multiply+0xe4>
 8009134:	46c4      	mov	ip, r8
 8009136:	46a1      	mov	r9, r4
 8009138:	2700      	movs	r7, #0
 800913a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800913e:	f8d9 3000 	ldr.w	r3, [r9]
 8009142:	fa1f fb82 	uxth.w	fp, r2
 8009146:	b29b      	uxth	r3, r3
 8009148:	fb0a 330b 	mla	r3, sl, fp, r3
 800914c:	443b      	add	r3, r7
 800914e:	f8d9 7000 	ldr.w	r7, [r9]
 8009152:	0c12      	lsrs	r2, r2, #16
 8009154:	0c3f      	lsrs	r7, r7, #16
 8009156:	fb0a 7202 	mla	r2, sl, r2, r7
 800915a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800915e:	b29b      	uxth	r3, r3
 8009160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009164:	4565      	cmp	r5, ip
 8009166:	f849 3b04 	str.w	r3, [r9], #4
 800916a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800916e:	d8e4      	bhi.n	800913a <__multiply+0xaa>
 8009170:	9b01      	ldr	r3, [sp, #4]
 8009172:	50e7      	str	r7, [r4, r3]
 8009174:	9b03      	ldr	r3, [sp, #12]
 8009176:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800917a:	3104      	adds	r1, #4
 800917c:	f1b9 0f00 	cmp.w	r9, #0
 8009180:	d020      	beq.n	80091c4 <__multiply+0x134>
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	4647      	mov	r7, r8
 8009186:	46a4      	mov	ip, r4
 8009188:	f04f 0a00 	mov.w	sl, #0
 800918c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009190:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009194:	fb09 220b 	mla	r2, r9, fp, r2
 8009198:	4452      	add	r2, sl
 800919a:	b29b      	uxth	r3, r3
 800919c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091a0:	f84c 3b04 	str.w	r3, [ip], #4
 80091a4:	f857 3b04 	ldr.w	r3, [r7], #4
 80091a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091ac:	f8bc 3000 	ldrh.w	r3, [ip]
 80091b0:	fb09 330a 	mla	r3, r9, sl, r3
 80091b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80091b8:	42bd      	cmp	r5, r7
 80091ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091be:	d8e5      	bhi.n	800918c <__multiply+0xfc>
 80091c0:	9a01      	ldr	r2, [sp, #4]
 80091c2:	50a3      	str	r3, [r4, r2]
 80091c4:	3404      	adds	r4, #4
 80091c6:	e79f      	b.n	8009108 <__multiply+0x78>
 80091c8:	3e01      	subs	r6, #1
 80091ca:	e7a1      	b.n	8009110 <__multiply+0x80>
 80091cc:	0800b7f1 	.word	0x0800b7f1
 80091d0:	0800b802 	.word	0x0800b802

080091d4 <__pow5mult>:
 80091d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d8:	4615      	mov	r5, r2
 80091da:	f012 0203 	ands.w	r2, r2, #3
 80091de:	4607      	mov	r7, r0
 80091e0:	460e      	mov	r6, r1
 80091e2:	d007      	beq.n	80091f4 <__pow5mult+0x20>
 80091e4:	4c25      	ldr	r4, [pc, #148]	@ (800927c <__pow5mult+0xa8>)
 80091e6:	3a01      	subs	r2, #1
 80091e8:	2300      	movs	r3, #0
 80091ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091ee:	f7ff fe5d 	bl	8008eac <__multadd>
 80091f2:	4606      	mov	r6, r0
 80091f4:	10ad      	asrs	r5, r5, #2
 80091f6:	d03d      	beq.n	8009274 <__pow5mult+0xa0>
 80091f8:	69fc      	ldr	r4, [r7, #28]
 80091fa:	b97c      	cbnz	r4, 800921c <__pow5mult+0x48>
 80091fc:	2010      	movs	r0, #16
 80091fe:	f7ff fd3d 	bl	8008c7c <malloc>
 8009202:	4602      	mov	r2, r0
 8009204:	61f8      	str	r0, [r7, #28]
 8009206:	b928      	cbnz	r0, 8009214 <__pow5mult+0x40>
 8009208:	4b1d      	ldr	r3, [pc, #116]	@ (8009280 <__pow5mult+0xac>)
 800920a:	481e      	ldr	r0, [pc, #120]	@ (8009284 <__pow5mult+0xb0>)
 800920c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009210:	f001 fb6e 	bl	800a8f0 <__assert_func>
 8009214:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009218:	6004      	str	r4, [r0, #0]
 800921a:	60c4      	str	r4, [r0, #12]
 800921c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009220:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009224:	b94c      	cbnz	r4, 800923a <__pow5mult+0x66>
 8009226:	f240 2171 	movw	r1, #625	@ 0x271
 800922a:	4638      	mov	r0, r7
 800922c:	f7ff ff1a 	bl	8009064 <__i2b>
 8009230:	2300      	movs	r3, #0
 8009232:	f8c8 0008 	str.w	r0, [r8, #8]
 8009236:	4604      	mov	r4, r0
 8009238:	6003      	str	r3, [r0, #0]
 800923a:	f04f 0900 	mov.w	r9, #0
 800923e:	07eb      	lsls	r3, r5, #31
 8009240:	d50a      	bpl.n	8009258 <__pow5mult+0x84>
 8009242:	4631      	mov	r1, r6
 8009244:	4622      	mov	r2, r4
 8009246:	4638      	mov	r0, r7
 8009248:	f7ff ff22 	bl	8009090 <__multiply>
 800924c:	4631      	mov	r1, r6
 800924e:	4680      	mov	r8, r0
 8009250:	4638      	mov	r0, r7
 8009252:	f7ff fe09 	bl	8008e68 <_Bfree>
 8009256:	4646      	mov	r6, r8
 8009258:	106d      	asrs	r5, r5, #1
 800925a:	d00b      	beq.n	8009274 <__pow5mult+0xa0>
 800925c:	6820      	ldr	r0, [r4, #0]
 800925e:	b938      	cbnz	r0, 8009270 <__pow5mult+0x9c>
 8009260:	4622      	mov	r2, r4
 8009262:	4621      	mov	r1, r4
 8009264:	4638      	mov	r0, r7
 8009266:	f7ff ff13 	bl	8009090 <__multiply>
 800926a:	6020      	str	r0, [r4, #0]
 800926c:	f8c0 9000 	str.w	r9, [r0]
 8009270:	4604      	mov	r4, r0
 8009272:	e7e4      	b.n	800923e <__pow5mult+0x6a>
 8009274:	4630      	mov	r0, r6
 8009276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800927a:	bf00      	nop
 800927c:	0800b914 	.word	0x0800b914
 8009280:	0800b782 	.word	0x0800b782
 8009284:	0800b802 	.word	0x0800b802

08009288 <__lshift>:
 8009288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800928c:	460c      	mov	r4, r1
 800928e:	6849      	ldr	r1, [r1, #4]
 8009290:	6923      	ldr	r3, [r4, #16]
 8009292:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009296:	68a3      	ldr	r3, [r4, #8]
 8009298:	4607      	mov	r7, r0
 800929a:	4691      	mov	r9, r2
 800929c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092a0:	f108 0601 	add.w	r6, r8, #1
 80092a4:	42b3      	cmp	r3, r6
 80092a6:	db0b      	blt.n	80092c0 <__lshift+0x38>
 80092a8:	4638      	mov	r0, r7
 80092aa:	f7ff fd9d 	bl	8008de8 <_Balloc>
 80092ae:	4605      	mov	r5, r0
 80092b0:	b948      	cbnz	r0, 80092c6 <__lshift+0x3e>
 80092b2:	4602      	mov	r2, r0
 80092b4:	4b28      	ldr	r3, [pc, #160]	@ (8009358 <__lshift+0xd0>)
 80092b6:	4829      	ldr	r0, [pc, #164]	@ (800935c <__lshift+0xd4>)
 80092b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80092bc:	f001 fb18 	bl	800a8f0 <__assert_func>
 80092c0:	3101      	adds	r1, #1
 80092c2:	005b      	lsls	r3, r3, #1
 80092c4:	e7ee      	b.n	80092a4 <__lshift+0x1c>
 80092c6:	2300      	movs	r3, #0
 80092c8:	f100 0114 	add.w	r1, r0, #20
 80092cc:	f100 0210 	add.w	r2, r0, #16
 80092d0:	4618      	mov	r0, r3
 80092d2:	4553      	cmp	r3, sl
 80092d4:	db33      	blt.n	800933e <__lshift+0xb6>
 80092d6:	6920      	ldr	r0, [r4, #16]
 80092d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092dc:	f104 0314 	add.w	r3, r4, #20
 80092e0:	f019 091f 	ands.w	r9, r9, #31
 80092e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092ec:	d02b      	beq.n	8009346 <__lshift+0xbe>
 80092ee:	f1c9 0e20 	rsb	lr, r9, #32
 80092f2:	468a      	mov	sl, r1
 80092f4:	2200      	movs	r2, #0
 80092f6:	6818      	ldr	r0, [r3, #0]
 80092f8:	fa00 f009 	lsl.w	r0, r0, r9
 80092fc:	4310      	orrs	r0, r2
 80092fe:	f84a 0b04 	str.w	r0, [sl], #4
 8009302:	f853 2b04 	ldr.w	r2, [r3], #4
 8009306:	459c      	cmp	ip, r3
 8009308:	fa22 f20e 	lsr.w	r2, r2, lr
 800930c:	d8f3      	bhi.n	80092f6 <__lshift+0x6e>
 800930e:	ebac 0304 	sub.w	r3, ip, r4
 8009312:	3b15      	subs	r3, #21
 8009314:	f023 0303 	bic.w	r3, r3, #3
 8009318:	3304      	adds	r3, #4
 800931a:	f104 0015 	add.w	r0, r4, #21
 800931e:	4560      	cmp	r0, ip
 8009320:	bf88      	it	hi
 8009322:	2304      	movhi	r3, #4
 8009324:	50ca      	str	r2, [r1, r3]
 8009326:	b10a      	cbz	r2, 800932c <__lshift+0xa4>
 8009328:	f108 0602 	add.w	r6, r8, #2
 800932c:	3e01      	subs	r6, #1
 800932e:	4638      	mov	r0, r7
 8009330:	612e      	str	r6, [r5, #16]
 8009332:	4621      	mov	r1, r4
 8009334:	f7ff fd98 	bl	8008e68 <_Bfree>
 8009338:	4628      	mov	r0, r5
 800933a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800933e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009342:	3301      	adds	r3, #1
 8009344:	e7c5      	b.n	80092d2 <__lshift+0x4a>
 8009346:	3904      	subs	r1, #4
 8009348:	f853 2b04 	ldr.w	r2, [r3], #4
 800934c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009350:	459c      	cmp	ip, r3
 8009352:	d8f9      	bhi.n	8009348 <__lshift+0xc0>
 8009354:	e7ea      	b.n	800932c <__lshift+0xa4>
 8009356:	bf00      	nop
 8009358:	0800b7f1 	.word	0x0800b7f1
 800935c:	0800b802 	.word	0x0800b802

08009360 <__mcmp>:
 8009360:	690a      	ldr	r2, [r1, #16]
 8009362:	4603      	mov	r3, r0
 8009364:	6900      	ldr	r0, [r0, #16]
 8009366:	1a80      	subs	r0, r0, r2
 8009368:	b530      	push	{r4, r5, lr}
 800936a:	d10e      	bne.n	800938a <__mcmp+0x2a>
 800936c:	3314      	adds	r3, #20
 800936e:	3114      	adds	r1, #20
 8009370:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009374:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009378:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800937c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009380:	4295      	cmp	r5, r2
 8009382:	d003      	beq.n	800938c <__mcmp+0x2c>
 8009384:	d205      	bcs.n	8009392 <__mcmp+0x32>
 8009386:	f04f 30ff 	mov.w	r0, #4294967295
 800938a:	bd30      	pop	{r4, r5, pc}
 800938c:	42a3      	cmp	r3, r4
 800938e:	d3f3      	bcc.n	8009378 <__mcmp+0x18>
 8009390:	e7fb      	b.n	800938a <__mcmp+0x2a>
 8009392:	2001      	movs	r0, #1
 8009394:	e7f9      	b.n	800938a <__mcmp+0x2a>
	...

08009398 <__mdiff>:
 8009398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939c:	4689      	mov	r9, r1
 800939e:	4606      	mov	r6, r0
 80093a0:	4611      	mov	r1, r2
 80093a2:	4648      	mov	r0, r9
 80093a4:	4614      	mov	r4, r2
 80093a6:	f7ff ffdb 	bl	8009360 <__mcmp>
 80093aa:	1e05      	subs	r5, r0, #0
 80093ac:	d112      	bne.n	80093d4 <__mdiff+0x3c>
 80093ae:	4629      	mov	r1, r5
 80093b0:	4630      	mov	r0, r6
 80093b2:	f7ff fd19 	bl	8008de8 <_Balloc>
 80093b6:	4602      	mov	r2, r0
 80093b8:	b928      	cbnz	r0, 80093c6 <__mdiff+0x2e>
 80093ba:	4b3f      	ldr	r3, [pc, #252]	@ (80094b8 <__mdiff+0x120>)
 80093bc:	f240 2137 	movw	r1, #567	@ 0x237
 80093c0:	483e      	ldr	r0, [pc, #248]	@ (80094bc <__mdiff+0x124>)
 80093c2:	f001 fa95 	bl	800a8f0 <__assert_func>
 80093c6:	2301      	movs	r3, #1
 80093c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80093cc:	4610      	mov	r0, r2
 80093ce:	b003      	add	sp, #12
 80093d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d4:	bfbc      	itt	lt
 80093d6:	464b      	movlt	r3, r9
 80093d8:	46a1      	movlt	r9, r4
 80093da:	4630      	mov	r0, r6
 80093dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80093e0:	bfba      	itte	lt
 80093e2:	461c      	movlt	r4, r3
 80093e4:	2501      	movlt	r5, #1
 80093e6:	2500      	movge	r5, #0
 80093e8:	f7ff fcfe 	bl	8008de8 <_Balloc>
 80093ec:	4602      	mov	r2, r0
 80093ee:	b918      	cbnz	r0, 80093f8 <__mdiff+0x60>
 80093f0:	4b31      	ldr	r3, [pc, #196]	@ (80094b8 <__mdiff+0x120>)
 80093f2:	f240 2145 	movw	r1, #581	@ 0x245
 80093f6:	e7e3      	b.n	80093c0 <__mdiff+0x28>
 80093f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80093fc:	6926      	ldr	r6, [r4, #16]
 80093fe:	60c5      	str	r5, [r0, #12]
 8009400:	f109 0310 	add.w	r3, r9, #16
 8009404:	f109 0514 	add.w	r5, r9, #20
 8009408:	f104 0e14 	add.w	lr, r4, #20
 800940c:	f100 0b14 	add.w	fp, r0, #20
 8009410:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009414:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009418:	9301      	str	r3, [sp, #4]
 800941a:	46d9      	mov	r9, fp
 800941c:	f04f 0c00 	mov.w	ip, #0
 8009420:	9b01      	ldr	r3, [sp, #4]
 8009422:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009426:	f853 af04 	ldr.w	sl, [r3, #4]!
 800942a:	9301      	str	r3, [sp, #4]
 800942c:	fa1f f38a 	uxth.w	r3, sl
 8009430:	4619      	mov	r1, r3
 8009432:	b283      	uxth	r3, r0
 8009434:	1acb      	subs	r3, r1, r3
 8009436:	0c00      	lsrs	r0, r0, #16
 8009438:	4463      	add	r3, ip
 800943a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800943e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009442:	b29b      	uxth	r3, r3
 8009444:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009448:	4576      	cmp	r6, lr
 800944a:	f849 3b04 	str.w	r3, [r9], #4
 800944e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009452:	d8e5      	bhi.n	8009420 <__mdiff+0x88>
 8009454:	1b33      	subs	r3, r6, r4
 8009456:	3b15      	subs	r3, #21
 8009458:	f023 0303 	bic.w	r3, r3, #3
 800945c:	3415      	adds	r4, #21
 800945e:	3304      	adds	r3, #4
 8009460:	42a6      	cmp	r6, r4
 8009462:	bf38      	it	cc
 8009464:	2304      	movcc	r3, #4
 8009466:	441d      	add	r5, r3
 8009468:	445b      	add	r3, fp
 800946a:	461e      	mov	r6, r3
 800946c:	462c      	mov	r4, r5
 800946e:	4544      	cmp	r4, r8
 8009470:	d30e      	bcc.n	8009490 <__mdiff+0xf8>
 8009472:	f108 0103 	add.w	r1, r8, #3
 8009476:	1b49      	subs	r1, r1, r5
 8009478:	f021 0103 	bic.w	r1, r1, #3
 800947c:	3d03      	subs	r5, #3
 800947e:	45a8      	cmp	r8, r5
 8009480:	bf38      	it	cc
 8009482:	2100      	movcc	r1, #0
 8009484:	440b      	add	r3, r1
 8009486:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800948a:	b191      	cbz	r1, 80094b2 <__mdiff+0x11a>
 800948c:	6117      	str	r7, [r2, #16]
 800948e:	e79d      	b.n	80093cc <__mdiff+0x34>
 8009490:	f854 1b04 	ldr.w	r1, [r4], #4
 8009494:	46e6      	mov	lr, ip
 8009496:	0c08      	lsrs	r0, r1, #16
 8009498:	fa1c fc81 	uxtah	ip, ip, r1
 800949c:	4471      	add	r1, lr
 800949e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80094a2:	b289      	uxth	r1, r1
 80094a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80094a8:	f846 1b04 	str.w	r1, [r6], #4
 80094ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094b0:	e7dd      	b.n	800946e <__mdiff+0xd6>
 80094b2:	3f01      	subs	r7, #1
 80094b4:	e7e7      	b.n	8009486 <__mdiff+0xee>
 80094b6:	bf00      	nop
 80094b8:	0800b7f1 	.word	0x0800b7f1
 80094bc:	0800b802 	.word	0x0800b802

080094c0 <__ulp>:
 80094c0:	b082      	sub	sp, #8
 80094c2:	ed8d 0b00 	vstr	d0, [sp]
 80094c6:	9a01      	ldr	r2, [sp, #4]
 80094c8:	4b0f      	ldr	r3, [pc, #60]	@ (8009508 <__ulp+0x48>)
 80094ca:	4013      	ands	r3, r2
 80094cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	dc08      	bgt.n	80094e6 <__ulp+0x26>
 80094d4:	425b      	negs	r3, r3
 80094d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80094da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80094de:	da04      	bge.n	80094ea <__ulp+0x2a>
 80094e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80094e4:	4113      	asrs	r3, r2
 80094e6:	2200      	movs	r2, #0
 80094e8:	e008      	b.n	80094fc <__ulp+0x3c>
 80094ea:	f1a2 0314 	sub.w	r3, r2, #20
 80094ee:	2b1e      	cmp	r3, #30
 80094f0:	bfda      	itte	le
 80094f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80094f6:	40da      	lsrle	r2, r3
 80094f8:	2201      	movgt	r2, #1
 80094fa:	2300      	movs	r3, #0
 80094fc:	4619      	mov	r1, r3
 80094fe:	4610      	mov	r0, r2
 8009500:	ec41 0b10 	vmov	d0, r0, r1
 8009504:	b002      	add	sp, #8
 8009506:	4770      	bx	lr
 8009508:	7ff00000 	.word	0x7ff00000

0800950c <__b2d>:
 800950c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009510:	6906      	ldr	r6, [r0, #16]
 8009512:	f100 0814 	add.w	r8, r0, #20
 8009516:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800951a:	1f37      	subs	r7, r6, #4
 800951c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009520:	4610      	mov	r0, r2
 8009522:	f7ff fd53 	bl	8008fcc <__hi0bits>
 8009526:	f1c0 0320 	rsb	r3, r0, #32
 800952a:	280a      	cmp	r0, #10
 800952c:	600b      	str	r3, [r1, #0]
 800952e:	491b      	ldr	r1, [pc, #108]	@ (800959c <__b2d+0x90>)
 8009530:	dc15      	bgt.n	800955e <__b2d+0x52>
 8009532:	f1c0 0c0b 	rsb	ip, r0, #11
 8009536:	fa22 f30c 	lsr.w	r3, r2, ip
 800953a:	45b8      	cmp	r8, r7
 800953c:	ea43 0501 	orr.w	r5, r3, r1
 8009540:	bf34      	ite	cc
 8009542:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009546:	2300      	movcs	r3, #0
 8009548:	3015      	adds	r0, #21
 800954a:	fa02 f000 	lsl.w	r0, r2, r0
 800954e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009552:	4303      	orrs	r3, r0
 8009554:	461c      	mov	r4, r3
 8009556:	ec45 4b10 	vmov	d0, r4, r5
 800955a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800955e:	45b8      	cmp	r8, r7
 8009560:	bf3a      	itte	cc
 8009562:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009566:	f1a6 0708 	subcc.w	r7, r6, #8
 800956a:	2300      	movcs	r3, #0
 800956c:	380b      	subs	r0, #11
 800956e:	d012      	beq.n	8009596 <__b2d+0x8a>
 8009570:	f1c0 0120 	rsb	r1, r0, #32
 8009574:	fa23 f401 	lsr.w	r4, r3, r1
 8009578:	4082      	lsls	r2, r0
 800957a:	4322      	orrs	r2, r4
 800957c:	4547      	cmp	r7, r8
 800957e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009582:	bf8c      	ite	hi
 8009584:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009588:	2200      	movls	r2, #0
 800958a:	4083      	lsls	r3, r0
 800958c:	40ca      	lsrs	r2, r1
 800958e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009592:	4313      	orrs	r3, r2
 8009594:	e7de      	b.n	8009554 <__b2d+0x48>
 8009596:	ea42 0501 	orr.w	r5, r2, r1
 800959a:	e7db      	b.n	8009554 <__b2d+0x48>
 800959c:	3ff00000 	.word	0x3ff00000

080095a0 <__d2b>:
 80095a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095a4:	460f      	mov	r7, r1
 80095a6:	2101      	movs	r1, #1
 80095a8:	ec59 8b10 	vmov	r8, r9, d0
 80095ac:	4616      	mov	r6, r2
 80095ae:	f7ff fc1b 	bl	8008de8 <_Balloc>
 80095b2:	4604      	mov	r4, r0
 80095b4:	b930      	cbnz	r0, 80095c4 <__d2b+0x24>
 80095b6:	4602      	mov	r2, r0
 80095b8:	4b23      	ldr	r3, [pc, #140]	@ (8009648 <__d2b+0xa8>)
 80095ba:	4824      	ldr	r0, [pc, #144]	@ (800964c <__d2b+0xac>)
 80095bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80095c0:	f001 f996 	bl	800a8f0 <__assert_func>
 80095c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80095c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095cc:	b10d      	cbz	r5, 80095d2 <__d2b+0x32>
 80095ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095d2:	9301      	str	r3, [sp, #4]
 80095d4:	f1b8 0300 	subs.w	r3, r8, #0
 80095d8:	d023      	beq.n	8009622 <__d2b+0x82>
 80095da:	4668      	mov	r0, sp
 80095dc:	9300      	str	r3, [sp, #0]
 80095de:	f7ff fd14 	bl	800900a <__lo0bits>
 80095e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80095e6:	b1d0      	cbz	r0, 800961e <__d2b+0x7e>
 80095e8:	f1c0 0320 	rsb	r3, r0, #32
 80095ec:	fa02 f303 	lsl.w	r3, r2, r3
 80095f0:	430b      	orrs	r3, r1
 80095f2:	40c2      	lsrs	r2, r0
 80095f4:	6163      	str	r3, [r4, #20]
 80095f6:	9201      	str	r2, [sp, #4]
 80095f8:	9b01      	ldr	r3, [sp, #4]
 80095fa:	61a3      	str	r3, [r4, #24]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	bf0c      	ite	eq
 8009600:	2201      	moveq	r2, #1
 8009602:	2202      	movne	r2, #2
 8009604:	6122      	str	r2, [r4, #16]
 8009606:	b1a5      	cbz	r5, 8009632 <__d2b+0x92>
 8009608:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800960c:	4405      	add	r5, r0
 800960e:	603d      	str	r5, [r7, #0]
 8009610:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009614:	6030      	str	r0, [r6, #0]
 8009616:	4620      	mov	r0, r4
 8009618:	b003      	add	sp, #12
 800961a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800961e:	6161      	str	r1, [r4, #20]
 8009620:	e7ea      	b.n	80095f8 <__d2b+0x58>
 8009622:	a801      	add	r0, sp, #4
 8009624:	f7ff fcf1 	bl	800900a <__lo0bits>
 8009628:	9b01      	ldr	r3, [sp, #4]
 800962a:	6163      	str	r3, [r4, #20]
 800962c:	3020      	adds	r0, #32
 800962e:	2201      	movs	r2, #1
 8009630:	e7e8      	b.n	8009604 <__d2b+0x64>
 8009632:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009636:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800963a:	6038      	str	r0, [r7, #0]
 800963c:	6918      	ldr	r0, [r3, #16]
 800963e:	f7ff fcc5 	bl	8008fcc <__hi0bits>
 8009642:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009646:	e7e5      	b.n	8009614 <__d2b+0x74>
 8009648:	0800b7f1 	.word	0x0800b7f1
 800964c:	0800b802 	.word	0x0800b802

08009650 <__ratio>:
 8009650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009654:	b085      	sub	sp, #20
 8009656:	e9cd 1000 	strd	r1, r0, [sp]
 800965a:	a902      	add	r1, sp, #8
 800965c:	f7ff ff56 	bl	800950c <__b2d>
 8009660:	9800      	ldr	r0, [sp, #0]
 8009662:	a903      	add	r1, sp, #12
 8009664:	ec55 4b10 	vmov	r4, r5, d0
 8009668:	f7ff ff50 	bl	800950c <__b2d>
 800966c:	9b01      	ldr	r3, [sp, #4]
 800966e:	6919      	ldr	r1, [r3, #16]
 8009670:	9b00      	ldr	r3, [sp, #0]
 8009672:	691b      	ldr	r3, [r3, #16]
 8009674:	1ac9      	subs	r1, r1, r3
 8009676:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800967a:	1a9b      	subs	r3, r3, r2
 800967c:	ec5b ab10 	vmov	sl, fp, d0
 8009680:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009684:	2b00      	cmp	r3, #0
 8009686:	bfce      	itee	gt
 8009688:	462a      	movgt	r2, r5
 800968a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800968e:	465a      	movle	r2, fp
 8009690:	462f      	mov	r7, r5
 8009692:	46d9      	mov	r9, fp
 8009694:	bfcc      	ite	gt
 8009696:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800969a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800969e:	464b      	mov	r3, r9
 80096a0:	4652      	mov	r2, sl
 80096a2:	4620      	mov	r0, r4
 80096a4:	4639      	mov	r1, r7
 80096a6:	f7f7 f8d9 	bl	800085c <__aeabi_ddiv>
 80096aa:	ec41 0b10 	vmov	d0, r0, r1
 80096ae:	b005      	add	sp, #20
 80096b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080096b4 <__copybits>:
 80096b4:	3901      	subs	r1, #1
 80096b6:	b570      	push	{r4, r5, r6, lr}
 80096b8:	1149      	asrs	r1, r1, #5
 80096ba:	6914      	ldr	r4, [r2, #16]
 80096bc:	3101      	adds	r1, #1
 80096be:	f102 0314 	add.w	r3, r2, #20
 80096c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80096c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80096ca:	1f05      	subs	r5, r0, #4
 80096cc:	42a3      	cmp	r3, r4
 80096ce:	d30c      	bcc.n	80096ea <__copybits+0x36>
 80096d0:	1aa3      	subs	r3, r4, r2
 80096d2:	3b11      	subs	r3, #17
 80096d4:	f023 0303 	bic.w	r3, r3, #3
 80096d8:	3211      	adds	r2, #17
 80096da:	42a2      	cmp	r2, r4
 80096dc:	bf88      	it	hi
 80096de:	2300      	movhi	r3, #0
 80096e0:	4418      	add	r0, r3
 80096e2:	2300      	movs	r3, #0
 80096e4:	4288      	cmp	r0, r1
 80096e6:	d305      	bcc.n	80096f4 <__copybits+0x40>
 80096e8:	bd70      	pop	{r4, r5, r6, pc}
 80096ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80096ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80096f2:	e7eb      	b.n	80096cc <__copybits+0x18>
 80096f4:	f840 3b04 	str.w	r3, [r0], #4
 80096f8:	e7f4      	b.n	80096e4 <__copybits+0x30>

080096fa <__any_on>:
 80096fa:	f100 0214 	add.w	r2, r0, #20
 80096fe:	6900      	ldr	r0, [r0, #16]
 8009700:	114b      	asrs	r3, r1, #5
 8009702:	4298      	cmp	r0, r3
 8009704:	b510      	push	{r4, lr}
 8009706:	db11      	blt.n	800972c <__any_on+0x32>
 8009708:	dd0a      	ble.n	8009720 <__any_on+0x26>
 800970a:	f011 011f 	ands.w	r1, r1, #31
 800970e:	d007      	beq.n	8009720 <__any_on+0x26>
 8009710:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009714:	fa24 f001 	lsr.w	r0, r4, r1
 8009718:	fa00 f101 	lsl.w	r1, r0, r1
 800971c:	428c      	cmp	r4, r1
 800971e:	d10b      	bne.n	8009738 <__any_on+0x3e>
 8009720:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009724:	4293      	cmp	r3, r2
 8009726:	d803      	bhi.n	8009730 <__any_on+0x36>
 8009728:	2000      	movs	r0, #0
 800972a:	bd10      	pop	{r4, pc}
 800972c:	4603      	mov	r3, r0
 800972e:	e7f7      	b.n	8009720 <__any_on+0x26>
 8009730:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009734:	2900      	cmp	r1, #0
 8009736:	d0f5      	beq.n	8009724 <__any_on+0x2a>
 8009738:	2001      	movs	r0, #1
 800973a:	e7f6      	b.n	800972a <__any_on+0x30>

0800973c <sulp>:
 800973c:	b570      	push	{r4, r5, r6, lr}
 800973e:	4604      	mov	r4, r0
 8009740:	460d      	mov	r5, r1
 8009742:	ec45 4b10 	vmov	d0, r4, r5
 8009746:	4616      	mov	r6, r2
 8009748:	f7ff feba 	bl	80094c0 <__ulp>
 800974c:	ec51 0b10 	vmov	r0, r1, d0
 8009750:	b17e      	cbz	r6, 8009772 <sulp+0x36>
 8009752:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009756:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800975a:	2b00      	cmp	r3, #0
 800975c:	dd09      	ble.n	8009772 <sulp+0x36>
 800975e:	051b      	lsls	r3, r3, #20
 8009760:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009764:	2400      	movs	r4, #0
 8009766:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800976a:	4622      	mov	r2, r4
 800976c:	462b      	mov	r3, r5
 800976e:	f7f6 ff4b 	bl	8000608 <__aeabi_dmul>
 8009772:	ec41 0b10 	vmov	d0, r0, r1
 8009776:	bd70      	pop	{r4, r5, r6, pc}

08009778 <_strtod_l>:
 8009778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800977c:	b09f      	sub	sp, #124	@ 0x7c
 800977e:	460c      	mov	r4, r1
 8009780:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009782:	2200      	movs	r2, #0
 8009784:	921a      	str	r2, [sp, #104]	@ 0x68
 8009786:	9005      	str	r0, [sp, #20]
 8009788:	f04f 0a00 	mov.w	sl, #0
 800978c:	f04f 0b00 	mov.w	fp, #0
 8009790:	460a      	mov	r2, r1
 8009792:	9219      	str	r2, [sp, #100]	@ 0x64
 8009794:	7811      	ldrb	r1, [r2, #0]
 8009796:	292b      	cmp	r1, #43	@ 0x2b
 8009798:	d04a      	beq.n	8009830 <_strtod_l+0xb8>
 800979a:	d838      	bhi.n	800980e <_strtod_l+0x96>
 800979c:	290d      	cmp	r1, #13
 800979e:	d832      	bhi.n	8009806 <_strtod_l+0x8e>
 80097a0:	2908      	cmp	r1, #8
 80097a2:	d832      	bhi.n	800980a <_strtod_l+0x92>
 80097a4:	2900      	cmp	r1, #0
 80097a6:	d03b      	beq.n	8009820 <_strtod_l+0xa8>
 80097a8:	2200      	movs	r2, #0
 80097aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80097ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80097ae:	782a      	ldrb	r2, [r5, #0]
 80097b0:	2a30      	cmp	r2, #48	@ 0x30
 80097b2:	f040 80b2 	bne.w	800991a <_strtod_l+0x1a2>
 80097b6:	786a      	ldrb	r2, [r5, #1]
 80097b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80097bc:	2a58      	cmp	r2, #88	@ 0x58
 80097be:	d16e      	bne.n	800989e <_strtod_l+0x126>
 80097c0:	9302      	str	r3, [sp, #8]
 80097c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097c4:	9301      	str	r3, [sp, #4]
 80097c6:	ab1a      	add	r3, sp, #104	@ 0x68
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	4a8f      	ldr	r2, [pc, #572]	@ (8009a08 <_strtod_l+0x290>)
 80097cc:	9805      	ldr	r0, [sp, #20]
 80097ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80097d0:	a919      	add	r1, sp, #100	@ 0x64
 80097d2:	f001 f927 	bl	800aa24 <__gethex>
 80097d6:	f010 060f 	ands.w	r6, r0, #15
 80097da:	4604      	mov	r4, r0
 80097dc:	d005      	beq.n	80097ea <_strtod_l+0x72>
 80097de:	2e06      	cmp	r6, #6
 80097e0:	d128      	bne.n	8009834 <_strtod_l+0xbc>
 80097e2:	3501      	adds	r5, #1
 80097e4:	2300      	movs	r3, #0
 80097e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80097e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80097ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	f040 858e 	bne.w	800a30e <_strtod_l+0xb96>
 80097f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097f4:	b1cb      	cbz	r3, 800982a <_strtod_l+0xb2>
 80097f6:	4652      	mov	r2, sl
 80097f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80097fc:	ec43 2b10 	vmov	d0, r2, r3
 8009800:	b01f      	add	sp, #124	@ 0x7c
 8009802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009806:	2920      	cmp	r1, #32
 8009808:	d1ce      	bne.n	80097a8 <_strtod_l+0x30>
 800980a:	3201      	adds	r2, #1
 800980c:	e7c1      	b.n	8009792 <_strtod_l+0x1a>
 800980e:	292d      	cmp	r1, #45	@ 0x2d
 8009810:	d1ca      	bne.n	80097a8 <_strtod_l+0x30>
 8009812:	2101      	movs	r1, #1
 8009814:	910e      	str	r1, [sp, #56]	@ 0x38
 8009816:	1c51      	adds	r1, r2, #1
 8009818:	9119      	str	r1, [sp, #100]	@ 0x64
 800981a:	7852      	ldrb	r2, [r2, #1]
 800981c:	2a00      	cmp	r2, #0
 800981e:	d1c5      	bne.n	80097ac <_strtod_l+0x34>
 8009820:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009822:	9419      	str	r4, [sp, #100]	@ 0x64
 8009824:	2b00      	cmp	r3, #0
 8009826:	f040 8570 	bne.w	800a30a <_strtod_l+0xb92>
 800982a:	4652      	mov	r2, sl
 800982c:	465b      	mov	r3, fp
 800982e:	e7e5      	b.n	80097fc <_strtod_l+0x84>
 8009830:	2100      	movs	r1, #0
 8009832:	e7ef      	b.n	8009814 <_strtod_l+0x9c>
 8009834:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009836:	b13a      	cbz	r2, 8009848 <_strtod_l+0xd0>
 8009838:	2135      	movs	r1, #53	@ 0x35
 800983a:	a81c      	add	r0, sp, #112	@ 0x70
 800983c:	f7ff ff3a 	bl	80096b4 <__copybits>
 8009840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009842:	9805      	ldr	r0, [sp, #20]
 8009844:	f7ff fb10 	bl	8008e68 <_Bfree>
 8009848:	3e01      	subs	r6, #1
 800984a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800984c:	2e04      	cmp	r6, #4
 800984e:	d806      	bhi.n	800985e <_strtod_l+0xe6>
 8009850:	e8df f006 	tbb	[pc, r6]
 8009854:	201d0314 	.word	0x201d0314
 8009858:	14          	.byte	0x14
 8009859:	00          	.byte	0x00
 800985a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800985e:	05e1      	lsls	r1, r4, #23
 8009860:	bf48      	it	mi
 8009862:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009866:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800986a:	0d1b      	lsrs	r3, r3, #20
 800986c:	051b      	lsls	r3, r3, #20
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1bb      	bne.n	80097ea <_strtod_l+0x72>
 8009872:	f7fe fb2b 	bl	8007ecc <__errno>
 8009876:	2322      	movs	r3, #34	@ 0x22
 8009878:	6003      	str	r3, [r0, #0]
 800987a:	e7b6      	b.n	80097ea <_strtod_l+0x72>
 800987c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009880:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009884:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009888:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800988c:	e7e7      	b.n	800985e <_strtod_l+0xe6>
 800988e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009a10 <_strtod_l+0x298>
 8009892:	e7e4      	b.n	800985e <_strtod_l+0xe6>
 8009894:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009898:	f04f 3aff 	mov.w	sl, #4294967295
 800989c:	e7df      	b.n	800985e <_strtod_l+0xe6>
 800989e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80098a0:	1c5a      	adds	r2, r3, #1
 80098a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80098a4:	785b      	ldrb	r3, [r3, #1]
 80098a6:	2b30      	cmp	r3, #48	@ 0x30
 80098a8:	d0f9      	beq.n	800989e <_strtod_l+0x126>
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d09d      	beq.n	80097ea <_strtod_l+0x72>
 80098ae:	2301      	movs	r3, #1
 80098b0:	2700      	movs	r7, #0
 80098b2:	9308      	str	r3, [sp, #32]
 80098b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80098b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80098b8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80098ba:	46b9      	mov	r9, r7
 80098bc:	220a      	movs	r2, #10
 80098be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80098c0:	7805      	ldrb	r5, [r0, #0]
 80098c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80098c6:	b2d9      	uxtb	r1, r3
 80098c8:	2909      	cmp	r1, #9
 80098ca:	d928      	bls.n	800991e <_strtod_l+0x1a6>
 80098cc:	494f      	ldr	r1, [pc, #316]	@ (8009a0c <_strtod_l+0x294>)
 80098ce:	2201      	movs	r2, #1
 80098d0:	f000 ffd6 	bl	800a880 <strncmp>
 80098d4:	2800      	cmp	r0, #0
 80098d6:	d032      	beq.n	800993e <_strtod_l+0x1c6>
 80098d8:	2000      	movs	r0, #0
 80098da:	462a      	mov	r2, r5
 80098dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80098de:	464d      	mov	r5, r9
 80098e0:	4603      	mov	r3, r0
 80098e2:	2a65      	cmp	r2, #101	@ 0x65
 80098e4:	d001      	beq.n	80098ea <_strtod_l+0x172>
 80098e6:	2a45      	cmp	r2, #69	@ 0x45
 80098e8:	d114      	bne.n	8009914 <_strtod_l+0x19c>
 80098ea:	b91d      	cbnz	r5, 80098f4 <_strtod_l+0x17c>
 80098ec:	9a08      	ldr	r2, [sp, #32]
 80098ee:	4302      	orrs	r2, r0
 80098f0:	d096      	beq.n	8009820 <_strtod_l+0xa8>
 80098f2:	2500      	movs	r5, #0
 80098f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80098f6:	1c62      	adds	r2, r4, #1
 80098f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80098fa:	7862      	ldrb	r2, [r4, #1]
 80098fc:	2a2b      	cmp	r2, #43	@ 0x2b
 80098fe:	d07a      	beq.n	80099f6 <_strtod_l+0x27e>
 8009900:	2a2d      	cmp	r2, #45	@ 0x2d
 8009902:	d07e      	beq.n	8009a02 <_strtod_l+0x28a>
 8009904:	f04f 0c00 	mov.w	ip, #0
 8009908:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800990c:	2909      	cmp	r1, #9
 800990e:	f240 8085 	bls.w	8009a1c <_strtod_l+0x2a4>
 8009912:	9419      	str	r4, [sp, #100]	@ 0x64
 8009914:	f04f 0800 	mov.w	r8, #0
 8009918:	e0a5      	b.n	8009a66 <_strtod_l+0x2ee>
 800991a:	2300      	movs	r3, #0
 800991c:	e7c8      	b.n	80098b0 <_strtod_l+0x138>
 800991e:	f1b9 0f08 	cmp.w	r9, #8
 8009922:	bfd8      	it	le
 8009924:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009926:	f100 0001 	add.w	r0, r0, #1
 800992a:	bfda      	itte	le
 800992c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009930:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009932:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009936:	f109 0901 	add.w	r9, r9, #1
 800993a:	9019      	str	r0, [sp, #100]	@ 0x64
 800993c:	e7bf      	b.n	80098be <_strtod_l+0x146>
 800993e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009940:	1c5a      	adds	r2, r3, #1
 8009942:	9219      	str	r2, [sp, #100]	@ 0x64
 8009944:	785a      	ldrb	r2, [r3, #1]
 8009946:	f1b9 0f00 	cmp.w	r9, #0
 800994a:	d03b      	beq.n	80099c4 <_strtod_l+0x24c>
 800994c:	900a      	str	r0, [sp, #40]	@ 0x28
 800994e:	464d      	mov	r5, r9
 8009950:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009954:	2b09      	cmp	r3, #9
 8009956:	d912      	bls.n	800997e <_strtod_l+0x206>
 8009958:	2301      	movs	r3, #1
 800995a:	e7c2      	b.n	80098e2 <_strtod_l+0x16a>
 800995c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	9219      	str	r2, [sp, #100]	@ 0x64
 8009962:	785a      	ldrb	r2, [r3, #1]
 8009964:	3001      	adds	r0, #1
 8009966:	2a30      	cmp	r2, #48	@ 0x30
 8009968:	d0f8      	beq.n	800995c <_strtod_l+0x1e4>
 800996a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800996e:	2b08      	cmp	r3, #8
 8009970:	f200 84d2 	bhi.w	800a318 <_strtod_l+0xba0>
 8009974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009976:	900a      	str	r0, [sp, #40]	@ 0x28
 8009978:	2000      	movs	r0, #0
 800997a:	930c      	str	r3, [sp, #48]	@ 0x30
 800997c:	4605      	mov	r5, r0
 800997e:	3a30      	subs	r2, #48	@ 0x30
 8009980:	f100 0301 	add.w	r3, r0, #1
 8009984:	d018      	beq.n	80099b8 <_strtod_l+0x240>
 8009986:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009988:	4419      	add	r1, r3
 800998a:	910a      	str	r1, [sp, #40]	@ 0x28
 800998c:	462e      	mov	r6, r5
 800998e:	f04f 0e0a 	mov.w	lr, #10
 8009992:	1c71      	adds	r1, r6, #1
 8009994:	eba1 0c05 	sub.w	ip, r1, r5
 8009998:	4563      	cmp	r3, ip
 800999a:	dc15      	bgt.n	80099c8 <_strtod_l+0x250>
 800999c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80099a0:	182b      	adds	r3, r5, r0
 80099a2:	2b08      	cmp	r3, #8
 80099a4:	f105 0501 	add.w	r5, r5, #1
 80099a8:	4405      	add	r5, r0
 80099aa:	dc1a      	bgt.n	80099e2 <_strtod_l+0x26a>
 80099ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80099ae:	230a      	movs	r3, #10
 80099b0:	fb03 2301 	mla	r3, r3, r1, r2
 80099b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099b6:	2300      	movs	r3, #0
 80099b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80099ba:	1c51      	adds	r1, r2, #1
 80099bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80099be:	7852      	ldrb	r2, [r2, #1]
 80099c0:	4618      	mov	r0, r3
 80099c2:	e7c5      	b.n	8009950 <_strtod_l+0x1d8>
 80099c4:	4648      	mov	r0, r9
 80099c6:	e7ce      	b.n	8009966 <_strtod_l+0x1ee>
 80099c8:	2e08      	cmp	r6, #8
 80099ca:	dc05      	bgt.n	80099d8 <_strtod_l+0x260>
 80099cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80099ce:	fb0e f606 	mul.w	r6, lr, r6
 80099d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80099d4:	460e      	mov	r6, r1
 80099d6:	e7dc      	b.n	8009992 <_strtod_l+0x21a>
 80099d8:	2910      	cmp	r1, #16
 80099da:	bfd8      	it	le
 80099dc:	fb0e f707 	mulle.w	r7, lr, r7
 80099e0:	e7f8      	b.n	80099d4 <_strtod_l+0x25c>
 80099e2:	2b0f      	cmp	r3, #15
 80099e4:	bfdc      	itt	le
 80099e6:	230a      	movle	r3, #10
 80099e8:	fb03 2707 	mlale	r7, r3, r7, r2
 80099ec:	e7e3      	b.n	80099b6 <_strtod_l+0x23e>
 80099ee:	2300      	movs	r3, #0
 80099f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80099f2:	2301      	movs	r3, #1
 80099f4:	e77a      	b.n	80098ec <_strtod_l+0x174>
 80099f6:	f04f 0c00 	mov.w	ip, #0
 80099fa:	1ca2      	adds	r2, r4, #2
 80099fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80099fe:	78a2      	ldrb	r2, [r4, #2]
 8009a00:	e782      	b.n	8009908 <_strtod_l+0x190>
 8009a02:	f04f 0c01 	mov.w	ip, #1
 8009a06:	e7f8      	b.n	80099fa <_strtod_l+0x282>
 8009a08:	0800ba24 	.word	0x0800ba24
 8009a0c:	0800b85b 	.word	0x0800b85b
 8009a10:	7ff00000 	.word	0x7ff00000
 8009a14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a16:	1c51      	adds	r1, r2, #1
 8009a18:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a1a:	7852      	ldrb	r2, [r2, #1]
 8009a1c:	2a30      	cmp	r2, #48	@ 0x30
 8009a1e:	d0f9      	beq.n	8009a14 <_strtod_l+0x29c>
 8009a20:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009a24:	2908      	cmp	r1, #8
 8009a26:	f63f af75 	bhi.w	8009914 <_strtod_l+0x19c>
 8009a2a:	3a30      	subs	r2, #48	@ 0x30
 8009a2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a30:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009a32:	f04f 080a 	mov.w	r8, #10
 8009a36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a38:	1c56      	adds	r6, r2, #1
 8009a3a:	9619      	str	r6, [sp, #100]	@ 0x64
 8009a3c:	7852      	ldrb	r2, [r2, #1]
 8009a3e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009a42:	f1be 0f09 	cmp.w	lr, #9
 8009a46:	d939      	bls.n	8009abc <_strtod_l+0x344>
 8009a48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009a4a:	1a76      	subs	r6, r6, r1
 8009a4c:	2e08      	cmp	r6, #8
 8009a4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009a52:	dc03      	bgt.n	8009a5c <_strtod_l+0x2e4>
 8009a54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a56:	4588      	cmp	r8, r1
 8009a58:	bfa8      	it	ge
 8009a5a:	4688      	movge	r8, r1
 8009a5c:	f1bc 0f00 	cmp.w	ip, #0
 8009a60:	d001      	beq.n	8009a66 <_strtod_l+0x2ee>
 8009a62:	f1c8 0800 	rsb	r8, r8, #0
 8009a66:	2d00      	cmp	r5, #0
 8009a68:	d14e      	bne.n	8009b08 <_strtod_l+0x390>
 8009a6a:	9908      	ldr	r1, [sp, #32]
 8009a6c:	4308      	orrs	r0, r1
 8009a6e:	f47f aebc 	bne.w	80097ea <_strtod_l+0x72>
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f47f aed4 	bne.w	8009820 <_strtod_l+0xa8>
 8009a78:	2a69      	cmp	r2, #105	@ 0x69
 8009a7a:	d028      	beq.n	8009ace <_strtod_l+0x356>
 8009a7c:	dc25      	bgt.n	8009aca <_strtod_l+0x352>
 8009a7e:	2a49      	cmp	r2, #73	@ 0x49
 8009a80:	d025      	beq.n	8009ace <_strtod_l+0x356>
 8009a82:	2a4e      	cmp	r2, #78	@ 0x4e
 8009a84:	f47f aecc 	bne.w	8009820 <_strtod_l+0xa8>
 8009a88:	499a      	ldr	r1, [pc, #616]	@ (8009cf4 <_strtod_l+0x57c>)
 8009a8a:	a819      	add	r0, sp, #100	@ 0x64
 8009a8c:	f001 f9ec 	bl	800ae68 <__match>
 8009a90:	2800      	cmp	r0, #0
 8009a92:	f43f aec5 	beq.w	8009820 <_strtod_l+0xa8>
 8009a96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	2b28      	cmp	r3, #40	@ 0x28
 8009a9c:	d12e      	bne.n	8009afc <_strtod_l+0x384>
 8009a9e:	4996      	ldr	r1, [pc, #600]	@ (8009cf8 <_strtod_l+0x580>)
 8009aa0:	aa1c      	add	r2, sp, #112	@ 0x70
 8009aa2:	a819      	add	r0, sp, #100	@ 0x64
 8009aa4:	f001 f9f4 	bl	800ae90 <__hexnan>
 8009aa8:	2805      	cmp	r0, #5
 8009aaa:	d127      	bne.n	8009afc <_strtod_l+0x384>
 8009aac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009aae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009ab2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009ab6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009aba:	e696      	b.n	80097ea <_strtod_l+0x72>
 8009abc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009abe:	fb08 2101 	mla	r1, r8, r1, r2
 8009ac2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009ac6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ac8:	e7b5      	b.n	8009a36 <_strtod_l+0x2be>
 8009aca:	2a6e      	cmp	r2, #110	@ 0x6e
 8009acc:	e7da      	b.n	8009a84 <_strtod_l+0x30c>
 8009ace:	498b      	ldr	r1, [pc, #556]	@ (8009cfc <_strtod_l+0x584>)
 8009ad0:	a819      	add	r0, sp, #100	@ 0x64
 8009ad2:	f001 f9c9 	bl	800ae68 <__match>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	f43f aea2 	beq.w	8009820 <_strtod_l+0xa8>
 8009adc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ade:	4988      	ldr	r1, [pc, #544]	@ (8009d00 <_strtod_l+0x588>)
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	a819      	add	r0, sp, #100	@ 0x64
 8009ae4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ae6:	f001 f9bf 	bl	800ae68 <__match>
 8009aea:	b910      	cbnz	r0, 8009af2 <_strtod_l+0x37a>
 8009aec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009aee:	3301      	adds	r3, #1
 8009af0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009af2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009d10 <_strtod_l+0x598>
 8009af6:	f04f 0a00 	mov.w	sl, #0
 8009afa:	e676      	b.n	80097ea <_strtod_l+0x72>
 8009afc:	4881      	ldr	r0, [pc, #516]	@ (8009d04 <_strtod_l+0x58c>)
 8009afe:	f000 feef 	bl	800a8e0 <nan>
 8009b02:	ec5b ab10 	vmov	sl, fp, d0
 8009b06:	e670      	b.n	80097ea <_strtod_l+0x72>
 8009b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b0a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009b0c:	eba8 0303 	sub.w	r3, r8, r3
 8009b10:	f1b9 0f00 	cmp.w	r9, #0
 8009b14:	bf08      	it	eq
 8009b16:	46a9      	moveq	r9, r5
 8009b18:	2d10      	cmp	r5, #16
 8009b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b1c:	462c      	mov	r4, r5
 8009b1e:	bfa8      	it	ge
 8009b20:	2410      	movge	r4, #16
 8009b22:	f7f6 fcf7 	bl	8000514 <__aeabi_ui2d>
 8009b26:	2d09      	cmp	r5, #9
 8009b28:	4682      	mov	sl, r0
 8009b2a:	468b      	mov	fp, r1
 8009b2c:	dc13      	bgt.n	8009b56 <_strtod_l+0x3de>
 8009b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f43f ae5a 	beq.w	80097ea <_strtod_l+0x72>
 8009b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b38:	dd78      	ble.n	8009c2c <_strtod_l+0x4b4>
 8009b3a:	2b16      	cmp	r3, #22
 8009b3c:	dc5f      	bgt.n	8009bfe <_strtod_l+0x486>
 8009b3e:	4972      	ldr	r1, [pc, #456]	@ (8009d08 <_strtod_l+0x590>)
 8009b40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b48:	4652      	mov	r2, sl
 8009b4a:	465b      	mov	r3, fp
 8009b4c:	f7f6 fd5c 	bl	8000608 <__aeabi_dmul>
 8009b50:	4682      	mov	sl, r0
 8009b52:	468b      	mov	fp, r1
 8009b54:	e649      	b.n	80097ea <_strtod_l+0x72>
 8009b56:	4b6c      	ldr	r3, [pc, #432]	@ (8009d08 <_strtod_l+0x590>)
 8009b58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b5c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009b60:	f7f6 fd52 	bl	8000608 <__aeabi_dmul>
 8009b64:	4682      	mov	sl, r0
 8009b66:	4638      	mov	r0, r7
 8009b68:	468b      	mov	fp, r1
 8009b6a:	f7f6 fcd3 	bl	8000514 <__aeabi_ui2d>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	460b      	mov	r3, r1
 8009b72:	4650      	mov	r0, sl
 8009b74:	4659      	mov	r1, fp
 8009b76:	f7f6 fb91 	bl	800029c <__adddf3>
 8009b7a:	2d0f      	cmp	r5, #15
 8009b7c:	4682      	mov	sl, r0
 8009b7e:	468b      	mov	fp, r1
 8009b80:	ddd5      	ble.n	8009b2e <_strtod_l+0x3b6>
 8009b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b84:	1b2c      	subs	r4, r5, r4
 8009b86:	441c      	add	r4, r3
 8009b88:	2c00      	cmp	r4, #0
 8009b8a:	f340 8093 	ble.w	8009cb4 <_strtod_l+0x53c>
 8009b8e:	f014 030f 	ands.w	r3, r4, #15
 8009b92:	d00a      	beq.n	8009baa <_strtod_l+0x432>
 8009b94:	495c      	ldr	r1, [pc, #368]	@ (8009d08 <_strtod_l+0x590>)
 8009b96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009b9a:	4652      	mov	r2, sl
 8009b9c:	465b      	mov	r3, fp
 8009b9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ba2:	f7f6 fd31 	bl	8000608 <__aeabi_dmul>
 8009ba6:	4682      	mov	sl, r0
 8009ba8:	468b      	mov	fp, r1
 8009baa:	f034 040f 	bics.w	r4, r4, #15
 8009bae:	d073      	beq.n	8009c98 <_strtod_l+0x520>
 8009bb0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009bb4:	dd49      	ble.n	8009c4a <_strtod_l+0x4d2>
 8009bb6:	2400      	movs	r4, #0
 8009bb8:	46a0      	mov	r8, r4
 8009bba:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009bbc:	46a1      	mov	r9, r4
 8009bbe:	9a05      	ldr	r2, [sp, #20]
 8009bc0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009d10 <_strtod_l+0x598>
 8009bc4:	2322      	movs	r3, #34	@ 0x22
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	f04f 0a00 	mov.w	sl, #0
 8009bcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f43f ae0b 	beq.w	80097ea <_strtod_l+0x72>
 8009bd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bd6:	9805      	ldr	r0, [sp, #20]
 8009bd8:	f7ff f946 	bl	8008e68 <_Bfree>
 8009bdc:	9805      	ldr	r0, [sp, #20]
 8009bde:	4649      	mov	r1, r9
 8009be0:	f7ff f942 	bl	8008e68 <_Bfree>
 8009be4:	9805      	ldr	r0, [sp, #20]
 8009be6:	4641      	mov	r1, r8
 8009be8:	f7ff f93e 	bl	8008e68 <_Bfree>
 8009bec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009bee:	9805      	ldr	r0, [sp, #20]
 8009bf0:	f7ff f93a 	bl	8008e68 <_Bfree>
 8009bf4:	9805      	ldr	r0, [sp, #20]
 8009bf6:	4621      	mov	r1, r4
 8009bf8:	f7ff f936 	bl	8008e68 <_Bfree>
 8009bfc:	e5f5      	b.n	80097ea <_strtod_l+0x72>
 8009bfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c00:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009c04:	4293      	cmp	r3, r2
 8009c06:	dbbc      	blt.n	8009b82 <_strtod_l+0x40a>
 8009c08:	4c3f      	ldr	r4, [pc, #252]	@ (8009d08 <_strtod_l+0x590>)
 8009c0a:	f1c5 050f 	rsb	r5, r5, #15
 8009c0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009c12:	4652      	mov	r2, sl
 8009c14:	465b      	mov	r3, fp
 8009c16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c1a:	f7f6 fcf5 	bl	8000608 <__aeabi_dmul>
 8009c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c20:	1b5d      	subs	r5, r3, r5
 8009c22:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009c26:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009c2a:	e78f      	b.n	8009b4c <_strtod_l+0x3d4>
 8009c2c:	3316      	adds	r3, #22
 8009c2e:	dba8      	blt.n	8009b82 <_strtod_l+0x40a>
 8009c30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c32:	eba3 0808 	sub.w	r8, r3, r8
 8009c36:	4b34      	ldr	r3, [pc, #208]	@ (8009d08 <_strtod_l+0x590>)
 8009c38:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009c3c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009c40:	4650      	mov	r0, sl
 8009c42:	4659      	mov	r1, fp
 8009c44:	f7f6 fe0a 	bl	800085c <__aeabi_ddiv>
 8009c48:	e782      	b.n	8009b50 <_strtod_l+0x3d8>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4f2f      	ldr	r7, [pc, #188]	@ (8009d0c <_strtod_l+0x594>)
 8009c4e:	1124      	asrs	r4, r4, #4
 8009c50:	4650      	mov	r0, sl
 8009c52:	4659      	mov	r1, fp
 8009c54:	461e      	mov	r6, r3
 8009c56:	2c01      	cmp	r4, #1
 8009c58:	dc21      	bgt.n	8009c9e <_strtod_l+0x526>
 8009c5a:	b10b      	cbz	r3, 8009c60 <_strtod_l+0x4e8>
 8009c5c:	4682      	mov	sl, r0
 8009c5e:	468b      	mov	fp, r1
 8009c60:	492a      	ldr	r1, [pc, #168]	@ (8009d0c <_strtod_l+0x594>)
 8009c62:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009c66:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009c6a:	4652      	mov	r2, sl
 8009c6c:	465b      	mov	r3, fp
 8009c6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c72:	f7f6 fcc9 	bl	8000608 <__aeabi_dmul>
 8009c76:	4b26      	ldr	r3, [pc, #152]	@ (8009d10 <_strtod_l+0x598>)
 8009c78:	460a      	mov	r2, r1
 8009c7a:	400b      	ands	r3, r1
 8009c7c:	4925      	ldr	r1, [pc, #148]	@ (8009d14 <_strtod_l+0x59c>)
 8009c7e:	428b      	cmp	r3, r1
 8009c80:	4682      	mov	sl, r0
 8009c82:	d898      	bhi.n	8009bb6 <_strtod_l+0x43e>
 8009c84:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009c88:	428b      	cmp	r3, r1
 8009c8a:	bf86      	itte	hi
 8009c8c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009d18 <_strtod_l+0x5a0>
 8009c90:	f04f 3aff 	movhi.w	sl, #4294967295
 8009c94:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009c98:	2300      	movs	r3, #0
 8009c9a:	9308      	str	r3, [sp, #32]
 8009c9c:	e076      	b.n	8009d8c <_strtod_l+0x614>
 8009c9e:	07e2      	lsls	r2, r4, #31
 8009ca0:	d504      	bpl.n	8009cac <_strtod_l+0x534>
 8009ca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ca6:	f7f6 fcaf 	bl	8000608 <__aeabi_dmul>
 8009caa:	2301      	movs	r3, #1
 8009cac:	3601      	adds	r6, #1
 8009cae:	1064      	asrs	r4, r4, #1
 8009cb0:	3708      	adds	r7, #8
 8009cb2:	e7d0      	b.n	8009c56 <_strtod_l+0x4de>
 8009cb4:	d0f0      	beq.n	8009c98 <_strtod_l+0x520>
 8009cb6:	4264      	negs	r4, r4
 8009cb8:	f014 020f 	ands.w	r2, r4, #15
 8009cbc:	d00a      	beq.n	8009cd4 <_strtod_l+0x55c>
 8009cbe:	4b12      	ldr	r3, [pc, #72]	@ (8009d08 <_strtod_l+0x590>)
 8009cc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009cc4:	4650      	mov	r0, sl
 8009cc6:	4659      	mov	r1, fp
 8009cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ccc:	f7f6 fdc6 	bl	800085c <__aeabi_ddiv>
 8009cd0:	4682      	mov	sl, r0
 8009cd2:	468b      	mov	fp, r1
 8009cd4:	1124      	asrs	r4, r4, #4
 8009cd6:	d0df      	beq.n	8009c98 <_strtod_l+0x520>
 8009cd8:	2c1f      	cmp	r4, #31
 8009cda:	dd1f      	ble.n	8009d1c <_strtod_l+0x5a4>
 8009cdc:	2400      	movs	r4, #0
 8009cde:	46a0      	mov	r8, r4
 8009ce0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ce2:	46a1      	mov	r9, r4
 8009ce4:	9a05      	ldr	r2, [sp, #20]
 8009ce6:	2322      	movs	r3, #34	@ 0x22
 8009ce8:	f04f 0a00 	mov.w	sl, #0
 8009cec:	f04f 0b00 	mov.w	fp, #0
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	e76b      	b.n	8009bcc <_strtod_l+0x454>
 8009cf4:	0800b749 	.word	0x0800b749
 8009cf8:	0800ba10 	.word	0x0800ba10
 8009cfc:	0800b741 	.word	0x0800b741
 8009d00:	0800b778 	.word	0x0800b778
 8009d04:	0800b8b1 	.word	0x0800b8b1
 8009d08:	0800b948 	.word	0x0800b948
 8009d0c:	0800b920 	.word	0x0800b920
 8009d10:	7ff00000 	.word	0x7ff00000
 8009d14:	7ca00000 	.word	0x7ca00000
 8009d18:	7fefffff 	.word	0x7fefffff
 8009d1c:	f014 0310 	ands.w	r3, r4, #16
 8009d20:	bf18      	it	ne
 8009d22:	236a      	movne	r3, #106	@ 0x6a
 8009d24:	4ea9      	ldr	r6, [pc, #676]	@ (8009fcc <_strtod_l+0x854>)
 8009d26:	9308      	str	r3, [sp, #32]
 8009d28:	4650      	mov	r0, sl
 8009d2a:	4659      	mov	r1, fp
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	07e7      	lsls	r7, r4, #31
 8009d30:	d504      	bpl.n	8009d3c <_strtod_l+0x5c4>
 8009d32:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009d36:	f7f6 fc67 	bl	8000608 <__aeabi_dmul>
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	1064      	asrs	r4, r4, #1
 8009d3e:	f106 0608 	add.w	r6, r6, #8
 8009d42:	d1f4      	bne.n	8009d2e <_strtod_l+0x5b6>
 8009d44:	b10b      	cbz	r3, 8009d4a <_strtod_l+0x5d2>
 8009d46:	4682      	mov	sl, r0
 8009d48:	468b      	mov	fp, r1
 8009d4a:	9b08      	ldr	r3, [sp, #32]
 8009d4c:	b1b3      	cbz	r3, 8009d7c <_strtod_l+0x604>
 8009d4e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009d52:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	4659      	mov	r1, fp
 8009d5a:	dd0f      	ble.n	8009d7c <_strtod_l+0x604>
 8009d5c:	2b1f      	cmp	r3, #31
 8009d5e:	dd56      	ble.n	8009e0e <_strtod_l+0x696>
 8009d60:	2b34      	cmp	r3, #52	@ 0x34
 8009d62:	bfde      	ittt	le
 8009d64:	f04f 33ff 	movle.w	r3, #4294967295
 8009d68:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009d6c:	4093      	lslle	r3, r2
 8009d6e:	f04f 0a00 	mov.w	sl, #0
 8009d72:	bfcc      	ite	gt
 8009d74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009d78:	ea03 0b01 	andle.w	fp, r3, r1
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	2300      	movs	r3, #0
 8009d80:	4650      	mov	r0, sl
 8009d82:	4659      	mov	r1, fp
 8009d84:	f7f6 fea8 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	d1a7      	bne.n	8009cdc <_strtod_l+0x564>
 8009d8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d8e:	9300      	str	r3, [sp, #0]
 8009d90:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009d92:	9805      	ldr	r0, [sp, #20]
 8009d94:	462b      	mov	r3, r5
 8009d96:	464a      	mov	r2, r9
 8009d98:	f7ff f8ce 	bl	8008f38 <__s2b>
 8009d9c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	f43f af09 	beq.w	8009bb6 <_strtod_l+0x43e>
 8009da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009da6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009da8:	2a00      	cmp	r2, #0
 8009daa:	eba3 0308 	sub.w	r3, r3, r8
 8009dae:	bfa8      	it	ge
 8009db0:	2300      	movge	r3, #0
 8009db2:	9312      	str	r3, [sp, #72]	@ 0x48
 8009db4:	2400      	movs	r4, #0
 8009db6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009dba:	9316      	str	r3, [sp, #88]	@ 0x58
 8009dbc:	46a0      	mov	r8, r4
 8009dbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dc0:	9805      	ldr	r0, [sp, #20]
 8009dc2:	6859      	ldr	r1, [r3, #4]
 8009dc4:	f7ff f810 	bl	8008de8 <_Balloc>
 8009dc8:	4681      	mov	r9, r0
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	f43f aef7 	beq.w	8009bbe <_strtod_l+0x446>
 8009dd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dd2:	691a      	ldr	r2, [r3, #16]
 8009dd4:	3202      	adds	r2, #2
 8009dd6:	f103 010c 	add.w	r1, r3, #12
 8009dda:	0092      	lsls	r2, r2, #2
 8009ddc:	300c      	adds	r0, #12
 8009dde:	f000 fd71 	bl	800a8c4 <memcpy>
 8009de2:	ec4b ab10 	vmov	d0, sl, fp
 8009de6:	9805      	ldr	r0, [sp, #20]
 8009de8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009dea:	a91b      	add	r1, sp, #108	@ 0x6c
 8009dec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009df0:	f7ff fbd6 	bl	80095a0 <__d2b>
 8009df4:	901a      	str	r0, [sp, #104]	@ 0x68
 8009df6:	2800      	cmp	r0, #0
 8009df8:	f43f aee1 	beq.w	8009bbe <_strtod_l+0x446>
 8009dfc:	9805      	ldr	r0, [sp, #20]
 8009dfe:	2101      	movs	r1, #1
 8009e00:	f7ff f930 	bl	8009064 <__i2b>
 8009e04:	4680      	mov	r8, r0
 8009e06:	b948      	cbnz	r0, 8009e1c <_strtod_l+0x6a4>
 8009e08:	f04f 0800 	mov.w	r8, #0
 8009e0c:	e6d7      	b.n	8009bbe <_strtod_l+0x446>
 8009e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e12:	fa02 f303 	lsl.w	r3, r2, r3
 8009e16:	ea03 0a0a 	and.w	sl, r3, sl
 8009e1a:	e7af      	b.n	8009d7c <_strtod_l+0x604>
 8009e1c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009e1e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009e20:	2d00      	cmp	r5, #0
 8009e22:	bfab      	itete	ge
 8009e24:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009e26:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009e28:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009e2a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009e2c:	bfac      	ite	ge
 8009e2e:	18ef      	addge	r7, r5, r3
 8009e30:	1b5e      	sublt	r6, r3, r5
 8009e32:	9b08      	ldr	r3, [sp, #32]
 8009e34:	1aed      	subs	r5, r5, r3
 8009e36:	4415      	add	r5, r2
 8009e38:	4b65      	ldr	r3, [pc, #404]	@ (8009fd0 <_strtod_l+0x858>)
 8009e3a:	3d01      	subs	r5, #1
 8009e3c:	429d      	cmp	r5, r3
 8009e3e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009e42:	da50      	bge.n	8009ee6 <_strtod_l+0x76e>
 8009e44:	1b5b      	subs	r3, r3, r5
 8009e46:	2b1f      	cmp	r3, #31
 8009e48:	eba2 0203 	sub.w	r2, r2, r3
 8009e4c:	f04f 0101 	mov.w	r1, #1
 8009e50:	dc3d      	bgt.n	8009ece <_strtod_l+0x756>
 8009e52:	fa01 f303 	lsl.w	r3, r1, r3
 8009e56:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e58:	2300      	movs	r3, #0
 8009e5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009e5c:	18bd      	adds	r5, r7, r2
 8009e5e:	9b08      	ldr	r3, [sp, #32]
 8009e60:	42af      	cmp	r7, r5
 8009e62:	4416      	add	r6, r2
 8009e64:	441e      	add	r6, r3
 8009e66:	463b      	mov	r3, r7
 8009e68:	bfa8      	it	ge
 8009e6a:	462b      	movge	r3, r5
 8009e6c:	42b3      	cmp	r3, r6
 8009e6e:	bfa8      	it	ge
 8009e70:	4633      	movge	r3, r6
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	bfc2      	ittt	gt
 8009e76:	1aed      	subgt	r5, r5, r3
 8009e78:	1af6      	subgt	r6, r6, r3
 8009e7a:	1aff      	subgt	r7, r7, r3
 8009e7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	dd16      	ble.n	8009eb0 <_strtod_l+0x738>
 8009e82:	4641      	mov	r1, r8
 8009e84:	9805      	ldr	r0, [sp, #20]
 8009e86:	461a      	mov	r2, r3
 8009e88:	f7ff f9a4 	bl	80091d4 <__pow5mult>
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d0ba      	beq.n	8009e08 <_strtod_l+0x690>
 8009e92:	4601      	mov	r1, r0
 8009e94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e96:	9805      	ldr	r0, [sp, #20]
 8009e98:	f7ff f8fa 	bl	8009090 <__multiply>
 8009e9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f43f ae8d 	beq.w	8009bbe <_strtod_l+0x446>
 8009ea4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ea6:	9805      	ldr	r0, [sp, #20]
 8009ea8:	f7fe ffde 	bl	8008e68 <_Bfree>
 8009eac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eae:	931a      	str	r3, [sp, #104]	@ 0x68
 8009eb0:	2d00      	cmp	r5, #0
 8009eb2:	dc1d      	bgt.n	8009ef0 <_strtod_l+0x778>
 8009eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	dd23      	ble.n	8009f02 <_strtod_l+0x78a>
 8009eba:	4649      	mov	r1, r9
 8009ebc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009ebe:	9805      	ldr	r0, [sp, #20]
 8009ec0:	f7ff f988 	bl	80091d4 <__pow5mult>
 8009ec4:	4681      	mov	r9, r0
 8009ec6:	b9e0      	cbnz	r0, 8009f02 <_strtod_l+0x78a>
 8009ec8:	f04f 0900 	mov.w	r9, #0
 8009ecc:	e677      	b.n	8009bbe <_strtod_l+0x446>
 8009ece:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ed2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ed6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009eda:	35e2      	adds	r5, #226	@ 0xe2
 8009edc:	fa01 f305 	lsl.w	r3, r1, r5
 8009ee0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ee2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ee4:	e7ba      	b.n	8009e5c <_strtod_l+0x6e4>
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009eea:	2301      	movs	r3, #1
 8009eec:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009eee:	e7b5      	b.n	8009e5c <_strtod_l+0x6e4>
 8009ef0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ef2:	9805      	ldr	r0, [sp, #20]
 8009ef4:	462a      	mov	r2, r5
 8009ef6:	f7ff f9c7 	bl	8009288 <__lshift>
 8009efa:	901a      	str	r0, [sp, #104]	@ 0x68
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d1d9      	bne.n	8009eb4 <_strtod_l+0x73c>
 8009f00:	e65d      	b.n	8009bbe <_strtod_l+0x446>
 8009f02:	2e00      	cmp	r6, #0
 8009f04:	dd07      	ble.n	8009f16 <_strtod_l+0x79e>
 8009f06:	4649      	mov	r1, r9
 8009f08:	9805      	ldr	r0, [sp, #20]
 8009f0a:	4632      	mov	r2, r6
 8009f0c:	f7ff f9bc 	bl	8009288 <__lshift>
 8009f10:	4681      	mov	r9, r0
 8009f12:	2800      	cmp	r0, #0
 8009f14:	d0d8      	beq.n	8009ec8 <_strtod_l+0x750>
 8009f16:	2f00      	cmp	r7, #0
 8009f18:	dd08      	ble.n	8009f2c <_strtod_l+0x7b4>
 8009f1a:	4641      	mov	r1, r8
 8009f1c:	9805      	ldr	r0, [sp, #20]
 8009f1e:	463a      	mov	r2, r7
 8009f20:	f7ff f9b2 	bl	8009288 <__lshift>
 8009f24:	4680      	mov	r8, r0
 8009f26:	2800      	cmp	r0, #0
 8009f28:	f43f ae49 	beq.w	8009bbe <_strtod_l+0x446>
 8009f2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f2e:	9805      	ldr	r0, [sp, #20]
 8009f30:	464a      	mov	r2, r9
 8009f32:	f7ff fa31 	bl	8009398 <__mdiff>
 8009f36:	4604      	mov	r4, r0
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	f43f ae40 	beq.w	8009bbe <_strtod_l+0x446>
 8009f3e:	68c3      	ldr	r3, [r0, #12]
 8009f40:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f42:	2300      	movs	r3, #0
 8009f44:	60c3      	str	r3, [r0, #12]
 8009f46:	4641      	mov	r1, r8
 8009f48:	f7ff fa0a 	bl	8009360 <__mcmp>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	da45      	bge.n	8009fdc <_strtod_l+0x864>
 8009f50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f52:	ea53 030a 	orrs.w	r3, r3, sl
 8009f56:	d16b      	bne.n	800a030 <_strtod_l+0x8b8>
 8009f58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d167      	bne.n	800a030 <_strtod_l+0x8b8>
 8009f60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f64:	0d1b      	lsrs	r3, r3, #20
 8009f66:	051b      	lsls	r3, r3, #20
 8009f68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009f6c:	d960      	bls.n	800a030 <_strtod_l+0x8b8>
 8009f6e:	6963      	ldr	r3, [r4, #20]
 8009f70:	b913      	cbnz	r3, 8009f78 <_strtod_l+0x800>
 8009f72:	6923      	ldr	r3, [r4, #16]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	dd5b      	ble.n	800a030 <_strtod_l+0x8b8>
 8009f78:	4621      	mov	r1, r4
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	9805      	ldr	r0, [sp, #20]
 8009f7e:	f7ff f983 	bl	8009288 <__lshift>
 8009f82:	4641      	mov	r1, r8
 8009f84:	4604      	mov	r4, r0
 8009f86:	f7ff f9eb 	bl	8009360 <__mcmp>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	dd50      	ble.n	800a030 <_strtod_l+0x8b8>
 8009f8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f92:	9a08      	ldr	r2, [sp, #32]
 8009f94:	0d1b      	lsrs	r3, r3, #20
 8009f96:	051b      	lsls	r3, r3, #20
 8009f98:	2a00      	cmp	r2, #0
 8009f9a:	d06a      	beq.n	800a072 <_strtod_l+0x8fa>
 8009f9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009fa0:	d867      	bhi.n	800a072 <_strtod_l+0x8fa>
 8009fa2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009fa6:	f67f ae9d 	bls.w	8009ce4 <_strtod_l+0x56c>
 8009faa:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd4 <_strtod_l+0x85c>)
 8009fac:	4650      	mov	r0, sl
 8009fae:	4659      	mov	r1, fp
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f7f6 fb29 	bl	8000608 <__aeabi_dmul>
 8009fb6:	4b08      	ldr	r3, [pc, #32]	@ (8009fd8 <_strtod_l+0x860>)
 8009fb8:	400b      	ands	r3, r1
 8009fba:	4682      	mov	sl, r0
 8009fbc:	468b      	mov	fp, r1
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	f47f ae08 	bne.w	8009bd4 <_strtod_l+0x45c>
 8009fc4:	9a05      	ldr	r2, [sp, #20]
 8009fc6:	2322      	movs	r3, #34	@ 0x22
 8009fc8:	6013      	str	r3, [r2, #0]
 8009fca:	e603      	b.n	8009bd4 <_strtod_l+0x45c>
 8009fcc:	0800ba38 	.word	0x0800ba38
 8009fd0:	fffffc02 	.word	0xfffffc02
 8009fd4:	39500000 	.word	0x39500000
 8009fd8:	7ff00000 	.word	0x7ff00000
 8009fdc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009fe0:	d165      	bne.n	800a0ae <_strtod_l+0x936>
 8009fe2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009fe4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fe8:	b35a      	cbz	r2, 800a042 <_strtod_l+0x8ca>
 8009fea:	4a9f      	ldr	r2, [pc, #636]	@ (800a268 <_strtod_l+0xaf0>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d12b      	bne.n	800a048 <_strtod_l+0x8d0>
 8009ff0:	9b08      	ldr	r3, [sp, #32]
 8009ff2:	4651      	mov	r1, sl
 8009ff4:	b303      	cbz	r3, 800a038 <_strtod_l+0x8c0>
 8009ff6:	4b9d      	ldr	r3, [pc, #628]	@ (800a26c <_strtod_l+0xaf4>)
 8009ff8:	465a      	mov	r2, fp
 8009ffa:	4013      	ands	r3, r2
 8009ffc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a000:	f04f 32ff 	mov.w	r2, #4294967295
 800a004:	d81b      	bhi.n	800a03e <_strtod_l+0x8c6>
 800a006:	0d1b      	lsrs	r3, r3, #20
 800a008:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a00c:	fa02 f303 	lsl.w	r3, r2, r3
 800a010:	4299      	cmp	r1, r3
 800a012:	d119      	bne.n	800a048 <_strtod_l+0x8d0>
 800a014:	4b96      	ldr	r3, [pc, #600]	@ (800a270 <_strtod_l+0xaf8>)
 800a016:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a018:	429a      	cmp	r2, r3
 800a01a:	d102      	bne.n	800a022 <_strtod_l+0x8aa>
 800a01c:	3101      	adds	r1, #1
 800a01e:	f43f adce 	beq.w	8009bbe <_strtod_l+0x446>
 800a022:	4b92      	ldr	r3, [pc, #584]	@ (800a26c <_strtod_l+0xaf4>)
 800a024:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a026:	401a      	ands	r2, r3
 800a028:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a02c:	f04f 0a00 	mov.w	sl, #0
 800a030:	9b08      	ldr	r3, [sp, #32]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1b9      	bne.n	8009faa <_strtod_l+0x832>
 800a036:	e5cd      	b.n	8009bd4 <_strtod_l+0x45c>
 800a038:	f04f 33ff 	mov.w	r3, #4294967295
 800a03c:	e7e8      	b.n	800a010 <_strtod_l+0x898>
 800a03e:	4613      	mov	r3, r2
 800a040:	e7e6      	b.n	800a010 <_strtod_l+0x898>
 800a042:	ea53 030a 	orrs.w	r3, r3, sl
 800a046:	d0a2      	beq.n	8009f8e <_strtod_l+0x816>
 800a048:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a04a:	b1db      	cbz	r3, 800a084 <_strtod_l+0x90c>
 800a04c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a04e:	4213      	tst	r3, r2
 800a050:	d0ee      	beq.n	800a030 <_strtod_l+0x8b8>
 800a052:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a054:	9a08      	ldr	r2, [sp, #32]
 800a056:	4650      	mov	r0, sl
 800a058:	4659      	mov	r1, fp
 800a05a:	b1bb      	cbz	r3, 800a08c <_strtod_l+0x914>
 800a05c:	f7ff fb6e 	bl	800973c <sulp>
 800a060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a064:	ec53 2b10 	vmov	r2, r3, d0
 800a068:	f7f6 f918 	bl	800029c <__adddf3>
 800a06c:	4682      	mov	sl, r0
 800a06e:	468b      	mov	fp, r1
 800a070:	e7de      	b.n	800a030 <_strtod_l+0x8b8>
 800a072:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a076:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a07a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a07e:	f04f 3aff 	mov.w	sl, #4294967295
 800a082:	e7d5      	b.n	800a030 <_strtod_l+0x8b8>
 800a084:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a086:	ea13 0f0a 	tst.w	r3, sl
 800a08a:	e7e1      	b.n	800a050 <_strtod_l+0x8d8>
 800a08c:	f7ff fb56 	bl	800973c <sulp>
 800a090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a094:	ec53 2b10 	vmov	r2, r3, d0
 800a098:	f7f6 f8fe 	bl	8000298 <__aeabi_dsub>
 800a09c:	2200      	movs	r2, #0
 800a09e:	2300      	movs	r3, #0
 800a0a0:	4682      	mov	sl, r0
 800a0a2:	468b      	mov	fp, r1
 800a0a4:	f7f6 fd18 	bl	8000ad8 <__aeabi_dcmpeq>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	d0c1      	beq.n	800a030 <_strtod_l+0x8b8>
 800a0ac:	e61a      	b.n	8009ce4 <_strtod_l+0x56c>
 800a0ae:	4641      	mov	r1, r8
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	f7ff facd 	bl	8009650 <__ratio>
 800a0b6:	ec57 6b10 	vmov	r6, r7, d0
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	4639      	mov	r1, r7
 800a0c4:	f7f6 fd1c 	bl	8000b00 <__aeabi_dcmple>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	d06f      	beq.n	800a1ac <_strtod_l+0xa34>
 800a0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d17a      	bne.n	800a1c8 <_strtod_l+0xa50>
 800a0d2:	f1ba 0f00 	cmp.w	sl, #0
 800a0d6:	d158      	bne.n	800a18a <_strtod_l+0xa12>
 800a0d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d15a      	bne.n	800a198 <_strtod_l+0xa20>
 800a0e2:	4b64      	ldr	r3, [pc, #400]	@ (800a274 <_strtod_l+0xafc>)
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	4630      	mov	r0, r6
 800a0e8:	4639      	mov	r1, r7
 800a0ea:	f7f6 fcff 	bl	8000aec <__aeabi_dcmplt>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d159      	bne.n	800a1a6 <_strtod_l+0xa2e>
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	4639      	mov	r1, r7
 800a0f6:	4b60      	ldr	r3, [pc, #384]	@ (800a278 <_strtod_l+0xb00>)
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f7f6 fa85 	bl	8000608 <__aeabi_dmul>
 800a0fe:	4606      	mov	r6, r0
 800a100:	460f      	mov	r7, r1
 800a102:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a106:	9606      	str	r6, [sp, #24]
 800a108:	9307      	str	r3, [sp, #28]
 800a10a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a10e:	4d57      	ldr	r5, [pc, #348]	@ (800a26c <_strtod_l+0xaf4>)
 800a110:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a114:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a116:	401d      	ands	r5, r3
 800a118:	4b58      	ldr	r3, [pc, #352]	@ (800a27c <_strtod_l+0xb04>)
 800a11a:	429d      	cmp	r5, r3
 800a11c:	f040 80b2 	bne.w	800a284 <_strtod_l+0xb0c>
 800a120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a122:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a126:	ec4b ab10 	vmov	d0, sl, fp
 800a12a:	f7ff f9c9 	bl	80094c0 <__ulp>
 800a12e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a132:	ec51 0b10 	vmov	r0, r1, d0
 800a136:	f7f6 fa67 	bl	8000608 <__aeabi_dmul>
 800a13a:	4652      	mov	r2, sl
 800a13c:	465b      	mov	r3, fp
 800a13e:	f7f6 f8ad 	bl	800029c <__adddf3>
 800a142:	460b      	mov	r3, r1
 800a144:	4949      	ldr	r1, [pc, #292]	@ (800a26c <_strtod_l+0xaf4>)
 800a146:	4a4e      	ldr	r2, [pc, #312]	@ (800a280 <_strtod_l+0xb08>)
 800a148:	4019      	ands	r1, r3
 800a14a:	4291      	cmp	r1, r2
 800a14c:	4682      	mov	sl, r0
 800a14e:	d942      	bls.n	800a1d6 <_strtod_l+0xa5e>
 800a150:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a152:	4b47      	ldr	r3, [pc, #284]	@ (800a270 <_strtod_l+0xaf8>)
 800a154:	429a      	cmp	r2, r3
 800a156:	d103      	bne.n	800a160 <_strtod_l+0x9e8>
 800a158:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a15a:	3301      	adds	r3, #1
 800a15c:	f43f ad2f 	beq.w	8009bbe <_strtod_l+0x446>
 800a160:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a270 <_strtod_l+0xaf8>
 800a164:	f04f 3aff 	mov.w	sl, #4294967295
 800a168:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a16a:	9805      	ldr	r0, [sp, #20]
 800a16c:	f7fe fe7c 	bl	8008e68 <_Bfree>
 800a170:	9805      	ldr	r0, [sp, #20]
 800a172:	4649      	mov	r1, r9
 800a174:	f7fe fe78 	bl	8008e68 <_Bfree>
 800a178:	9805      	ldr	r0, [sp, #20]
 800a17a:	4641      	mov	r1, r8
 800a17c:	f7fe fe74 	bl	8008e68 <_Bfree>
 800a180:	9805      	ldr	r0, [sp, #20]
 800a182:	4621      	mov	r1, r4
 800a184:	f7fe fe70 	bl	8008e68 <_Bfree>
 800a188:	e619      	b.n	8009dbe <_strtod_l+0x646>
 800a18a:	f1ba 0f01 	cmp.w	sl, #1
 800a18e:	d103      	bne.n	800a198 <_strtod_l+0xa20>
 800a190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a192:	2b00      	cmp	r3, #0
 800a194:	f43f ada6 	beq.w	8009ce4 <_strtod_l+0x56c>
 800a198:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a248 <_strtod_l+0xad0>
 800a19c:	4f35      	ldr	r7, [pc, #212]	@ (800a274 <_strtod_l+0xafc>)
 800a19e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a1a2:	2600      	movs	r6, #0
 800a1a4:	e7b1      	b.n	800a10a <_strtod_l+0x992>
 800a1a6:	4f34      	ldr	r7, [pc, #208]	@ (800a278 <_strtod_l+0xb00>)
 800a1a8:	2600      	movs	r6, #0
 800a1aa:	e7aa      	b.n	800a102 <_strtod_l+0x98a>
 800a1ac:	4b32      	ldr	r3, [pc, #200]	@ (800a278 <_strtod_l+0xb00>)
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f7f6 fa28 	bl	8000608 <__aeabi_dmul>
 800a1b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460f      	mov	r7, r1
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d09f      	beq.n	800a102 <_strtod_l+0x98a>
 800a1c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a1c6:	e7a0      	b.n	800a10a <_strtod_l+0x992>
 800a1c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a250 <_strtod_l+0xad8>
 800a1cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a1d0:	ec57 6b17 	vmov	r6, r7, d7
 800a1d4:	e799      	b.n	800a10a <_strtod_l+0x992>
 800a1d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a1da:	9b08      	ldr	r3, [sp, #32]
 800a1dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1c1      	bne.n	800a168 <_strtod_l+0x9f0>
 800a1e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1e8:	0d1b      	lsrs	r3, r3, #20
 800a1ea:	051b      	lsls	r3, r3, #20
 800a1ec:	429d      	cmp	r5, r3
 800a1ee:	d1bb      	bne.n	800a168 <_strtod_l+0x9f0>
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	4639      	mov	r1, r7
 800a1f4:	f7f6 fd68 	bl	8000cc8 <__aeabi_d2lz>
 800a1f8:	f7f6 f9d8 	bl	80005ac <__aeabi_l2d>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	4630      	mov	r0, r6
 800a202:	4639      	mov	r1, r7
 800a204:	f7f6 f848 	bl	8000298 <__aeabi_dsub>
 800a208:	460b      	mov	r3, r1
 800a20a:	4602      	mov	r2, r0
 800a20c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a210:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a216:	ea46 060a 	orr.w	r6, r6, sl
 800a21a:	431e      	orrs	r6, r3
 800a21c:	d06f      	beq.n	800a2fe <_strtod_l+0xb86>
 800a21e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a258 <_strtod_l+0xae0>)
 800a220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a224:	f7f6 fc62 	bl	8000aec <__aeabi_dcmplt>
 800a228:	2800      	cmp	r0, #0
 800a22a:	f47f acd3 	bne.w	8009bd4 <_strtod_l+0x45c>
 800a22e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a260 <_strtod_l+0xae8>)
 800a230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a234:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a238:	f7f6 fc76 	bl	8000b28 <__aeabi_dcmpgt>
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d093      	beq.n	800a168 <_strtod_l+0x9f0>
 800a240:	e4c8      	b.n	8009bd4 <_strtod_l+0x45c>
 800a242:	bf00      	nop
 800a244:	f3af 8000 	nop.w
 800a248:	00000000 	.word	0x00000000
 800a24c:	bff00000 	.word	0xbff00000
 800a250:	00000000 	.word	0x00000000
 800a254:	3ff00000 	.word	0x3ff00000
 800a258:	94a03595 	.word	0x94a03595
 800a25c:	3fdfffff 	.word	0x3fdfffff
 800a260:	35afe535 	.word	0x35afe535
 800a264:	3fe00000 	.word	0x3fe00000
 800a268:	000fffff 	.word	0x000fffff
 800a26c:	7ff00000 	.word	0x7ff00000
 800a270:	7fefffff 	.word	0x7fefffff
 800a274:	3ff00000 	.word	0x3ff00000
 800a278:	3fe00000 	.word	0x3fe00000
 800a27c:	7fe00000 	.word	0x7fe00000
 800a280:	7c9fffff 	.word	0x7c9fffff
 800a284:	9b08      	ldr	r3, [sp, #32]
 800a286:	b323      	cbz	r3, 800a2d2 <_strtod_l+0xb5a>
 800a288:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a28c:	d821      	bhi.n	800a2d2 <_strtod_l+0xb5a>
 800a28e:	a328      	add	r3, pc, #160	@ (adr r3, 800a330 <_strtod_l+0xbb8>)
 800a290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a294:	4630      	mov	r0, r6
 800a296:	4639      	mov	r1, r7
 800a298:	f7f6 fc32 	bl	8000b00 <__aeabi_dcmple>
 800a29c:	b1a0      	cbz	r0, 800a2c8 <_strtod_l+0xb50>
 800a29e:	4639      	mov	r1, r7
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	f7f6 fc89 	bl	8000bb8 <__aeabi_d2uiz>
 800a2a6:	2801      	cmp	r0, #1
 800a2a8:	bf38      	it	cc
 800a2aa:	2001      	movcc	r0, #1
 800a2ac:	f7f6 f932 	bl	8000514 <__aeabi_ui2d>
 800a2b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2b2:	4606      	mov	r6, r0
 800a2b4:	460f      	mov	r7, r1
 800a2b6:	b9fb      	cbnz	r3, 800a2f8 <_strtod_l+0xb80>
 800a2b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a2bc:	9014      	str	r0, [sp, #80]	@ 0x50
 800a2be:	9315      	str	r3, [sp, #84]	@ 0x54
 800a2c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a2c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a2c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a2ce:	1b5b      	subs	r3, r3, r5
 800a2d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a2d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a2d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a2da:	f7ff f8f1 	bl	80094c0 <__ulp>
 800a2de:	4650      	mov	r0, sl
 800a2e0:	ec53 2b10 	vmov	r2, r3, d0
 800a2e4:	4659      	mov	r1, fp
 800a2e6:	f7f6 f98f 	bl	8000608 <__aeabi_dmul>
 800a2ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a2ee:	f7f5 ffd5 	bl	800029c <__adddf3>
 800a2f2:	4682      	mov	sl, r0
 800a2f4:	468b      	mov	fp, r1
 800a2f6:	e770      	b.n	800a1da <_strtod_l+0xa62>
 800a2f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a2fc:	e7e0      	b.n	800a2c0 <_strtod_l+0xb48>
 800a2fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800a338 <_strtod_l+0xbc0>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	f7f6 fbf2 	bl	8000aec <__aeabi_dcmplt>
 800a308:	e798      	b.n	800a23c <_strtod_l+0xac4>
 800a30a:	2300      	movs	r3, #0
 800a30c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a30e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a310:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a312:	6013      	str	r3, [r2, #0]
 800a314:	f7ff ba6d 	b.w	80097f2 <_strtod_l+0x7a>
 800a318:	2a65      	cmp	r2, #101	@ 0x65
 800a31a:	f43f ab68 	beq.w	80099ee <_strtod_l+0x276>
 800a31e:	2a45      	cmp	r2, #69	@ 0x45
 800a320:	f43f ab65 	beq.w	80099ee <_strtod_l+0x276>
 800a324:	2301      	movs	r3, #1
 800a326:	f7ff bba0 	b.w	8009a6a <_strtod_l+0x2f2>
 800a32a:	bf00      	nop
 800a32c:	f3af 8000 	nop.w
 800a330:	ffc00000 	.word	0xffc00000
 800a334:	41dfffff 	.word	0x41dfffff
 800a338:	94a03595 	.word	0x94a03595
 800a33c:	3fcfffff 	.word	0x3fcfffff

0800a340 <_strtod_r>:
 800a340:	4b01      	ldr	r3, [pc, #4]	@ (800a348 <_strtod_r+0x8>)
 800a342:	f7ff ba19 	b.w	8009778 <_strtod_l>
 800a346:	bf00      	nop
 800a348:	200000ac 	.word	0x200000ac

0800a34c <_strtol_l.isra.0>:
 800a34c:	2b24      	cmp	r3, #36	@ 0x24
 800a34e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a352:	4686      	mov	lr, r0
 800a354:	4690      	mov	r8, r2
 800a356:	d801      	bhi.n	800a35c <_strtol_l.isra.0+0x10>
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d106      	bne.n	800a36a <_strtol_l.isra.0+0x1e>
 800a35c:	f7fd fdb6 	bl	8007ecc <__errno>
 800a360:	2316      	movs	r3, #22
 800a362:	6003      	str	r3, [r0, #0]
 800a364:	2000      	movs	r0, #0
 800a366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a36a:	4834      	ldr	r0, [pc, #208]	@ (800a43c <_strtol_l.isra.0+0xf0>)
 800a36c:	460d      	mov	r5, r1
 800a36e:	462a      	mov	r2, r5
 800a370:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a374:	5d06      	ldrb	r6, [r0, r4]
 800a376:	f016 0608 	ands.w	r6, r6, #8
 800a37a:	d1f8      	bne.n	800a36e <_strtol_l.isra.0+0x22>
 800a37c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a37e:	d110      	bne.n	800a3a2 <_strtol_l.isra.0+0x56>
 800a380:	782c      	ldrb	r4, [r5, #0]
 800a382:	2601      	movs	r6, #1
 800a384:	1c95      	adds	r5, r2, #2
 800a386:	f033 0210 	bics.w	r2, r3, #16
 800a38a:	d115      	bne.n	800a3b8 <_strtol_l.isra.0+0x6c>
 800a38c:	2c30      	cmp	r4, #48	@ 0x30
 800a38e:	d10d      	bne.n	800a3ac <_strtol_l.isra.0+0x60>
 800a390:	782a      	ldrb	r2, [r5, #0]
 800a392:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a396:	2a58      	cmp	r2, #88	@ 0x58
 800a398:	d108      	bne.n	800a3ac <_strtol_l.isra.0+0x60>
 800a39a:	786c      	ldrb	r4, [r5, #1]
 800a39c:	3502      	adds	r5, #2
 800a39e:	2310      	movs	r3, #16
 800a3a0:	e00a      	b.n	800a3b8 <_strtol_l.isra.0+0x6c>
 800a3a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a3a4:	bf04      	itt	eq
 800a3a6:	782c      	ldrbeq	r4, [r5, #0]
 800a3a8:	1c95      	addeq	r5, r2, #2
 800a3aa:	e7ec      	b.n	800a386 <_strtol_l.isra.0+0x3a>
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1f6      	bne.n	800a39e <_strtol_l.isra.0+0x52>
 800a3b0:	2c30      	cmp	r4, #48	@ 0x30
 800a3b2:	bf14      	ite	ne
 800a3b4:	230a      	movne	r3, #10
 800a3b6:	2308      	moveq	r3, #8
 800a3b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a3bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	fbbc f9f3 	udiv	r9, ip, r3
 800a3c6:	4610      	mov	r0, r2
 800a3c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a3cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a3d0:	2f09      	cmp	r7, #9
 800a3d2:	d80f      	bhi.n	800a3f4 <_strtol_l.isra.0+0xa8>
 800a3d4:	463c      	mov	r4, r7
 800a3d6:	42a3      	cmp	r3, r4
 800a3d8:	dd1b      	ble.n	800a412 <_strtol_l.isra.0+0xc6>
 800a3da:	1c57      	adds	r7, r2, #1
 800a3dc:	d007      	beq.n	800a3ee <_strtol_l.isra.0+0xa2>
 800a3de:	4581      	cmp	r9, r0
 800a3e0:	d314      	bcc.n	800a40c <_strtol_l.isra.0+0xc0>
 800a3e2:	d101      	bne.n	800a3e8 <_strtol_l.isra.0+0x9c>
 800a3e4:	45a2      	cmp	sl, r4
 800a3e6:	db11      	blt.n	800a40c <_strtol_l.isra.0+0xc0>
 800a3e8:	fb00 4003 	mla	r0, r0, r3, r4
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3f2:	e7eb      	b.n	800a3cc <_strtol_l.isra.0+0x80>
 800a3f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a3f8:	2f19      	cmp	r7, #25
 800a3fa:	d801      	bhi.n	800a400 <_strtol_l.isra.0+0xb4>
 800a3fc:	3c37      	subs	r4, #55	@ 0x37
 800a3fe:	e7ea      	b.n	800a3d6 <_strtol_l.isra.0+0x8a>
 800a400:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a404:	2f19      	cmp	r7, #25
 800a406:	d804      	bhi.n	800a412 <_strtol_l.isra.0+0xc6>
 800a408:	3c57      	subs	r4, #87	@ 0x57
 800a40a:	e7e4      	b.n	800a3d6 <_strtol_l.isra.0+0x8a>
 800a40c:	f04f 32ff 	mov.w	r2, #4294967295
 800a410:	e7ed      	b.n	800a3ee <_strtol_l.isra.0+0xa2>
 800a412:	1c53      	adds	r3, r2, #1
 800a414:	d108      	bne.n	800a428 <_strtol_l.isra.0+0xdc>
 800a416:	2322      	movs	r3, #34	@ 0x22
 800a418:	f8ce 3000 	str.w	r3, [lr]
 800a41c:	4660      	mov	r0, ip
 800a41e:	f1b8 0f00 	cmp.w	r8, #0
 800a422:	d0a0      	beq.n	800a366 <_strtol_l.isra.0+0x1a>
 800a424:	1e69      	subs	r1, r5, #1
 800a426:	e006      	b.n	800a436 <_strtol_l.isra.0+0xea>
 800a428:	b106      	cbz	r6, 800a42c <_strtol_l.isra.0+0xe0>
 800a42a:	4240      	negs	r0, r0
 800a42c:	f1b8 0f00 	cmp.w	r8, #0
 800a430:	d099      	beq.n	800a366 <_strtol_l.isra.0+0x1a>
 800a432:	2a00      	cmp	r2, #0
 800a434:	d1f6      	bne.n	800a424 <_strtol_l.isra.0+0xd8>
 800a436:	f8c8 1000 	str.w	r1, [r8]
 800a43a:	e794      	b.n	800a366 <_strtol_l.isra.0+0x1a>
 800a43c:	0800ba61 	.word	0x0800ba61

0800a440 <_strtol_r>:
 800a440:	f7ff bf84 	b.w	800a34c <_strtol_l.isra.0>

0800a444 <__ssputs_r>:
 800a444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a448:	688e      	ldr	r6, [r1, #8]
 800a44a:	461f      	mov	r7, r3
 800a44c:	42be      	cmp	r6, r7
 800a44e:	680b      	ldr	r3, [r1, #0]
 800a450:	4682      	mov	sl, r0
 800a452:	460c      	mov	r4, r1
 800a454:	4690      	mov	r8, r2
 800a456:	d82d      	bhi.n	800a4b4 <__ssputs_r+0x70>
 800a458:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a45c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a460:	d026      	beq.n	800a4b0 <__ssputs_r+0x6c>
 800a462:	6965      	ldr	r5, [r4, #20]
 800a464:	6909      	ldr	r1, [r1, #16]
 800a466:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a46a:	eba3 0901 	sub.w	r9, r3, r1
 800a46e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a472:	1c7b      	adds	r3, r7, #1
 800a474:	444b      	add	r3, r9
 800a476:	106d      	asrs	r5, r5, #1
 800a478:	429d      	cmp	r5, r3
 800a47a:	bf38      	it	cc
 800a47c:	461d      	movcc	r5, r3
 800a47e:	0553      	lsls	r3, r2, #21
 800a480:	d527      	bpl.n	800a4d2 <__ssputs_r+0x8e>
 800a482:	4629      	mov	r1, r5
 800a484:	f7fe fc24 	bl	8008cd0 <_malloc_r>
 800a488:	4606      	mov	r6, r0
 800a48a:	b360      	cbz	r0, 800a4e6 <__ssputs_r+0xa2>
 800a48c:	6921      	ldr	r1, [r4, #16]
 800a48e:	464a      	mov	r2, r9
 800a490:	f000 fa18 	bl	800a8c4 <memcpy>
 800a494:	89a3      	ldrh	r3, [r4, #12]
 800a496:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a49a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a49e:	81a3      	strh	r3, [r4, #12]
 800a4a0:	6126      	str	r6, [r4, #16]
 800a4a2:	6165      	str	r5, [r4, #20]
 800a4a4:	444e      	add	r6, r9
 800a4a6:	eba5 0509 	sub.w	r5, r5, r9
 800a4aa:	6026      	str	r6, [r4, #0]
 800a4ac:	60a5      	str	r5, [r4, #8]
 800a4ae:	463e      	mov	r6, r7
 800a4b0:	42be      	cmp	r6, r7
 800a4b2:	d900      	bls.n	800a4b6 <__ssputs_r+0x72>
 800a4b4:	463e      	mov	r6, r7
 800a4b6:	6820      	ldr	r0, [r4, #0]
 800a4b8:	4632      	mov	r2, r6
 800a4ba:	4641      	mov	r1, r8
 800a4bc:	f000 f9c6 	bl	800a84c <memmove>
 800a4c0:	68a3      	ldr	r3, [r4, #8]
 800a4c2:	1b9b      	subs	r3, r3, r6
 800a4c4:	60a3      	str	r3, [r4, #8]
 800a4c6:	6823      	ldr	r3, [r4, #0]
 800a4c8:	4433      	add	r3, r6
 800a4ca:	6023      	str	r3, [r4, #0]
 800a4cc:	2000      	movs	r0, #0
 800a4ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	f000 fd89 	bl	800afea <_realloc_r>
 800a4d8:	4606      	mov	r6, r0
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d1e0      	bne.n	800a4a0 <__ssputs_r+0x5c>
 800a4de:	6921      	ldr	r1, [r4, #16]
 800a4e0:	4650      	mov	r0, sl
 800a4e2:	f7fe fb81 	bl	8008be8 <_free_r>
 800a4e6:	230c      	movs	r3, #12
 800a4e8:	f8ca 3000 	str.w	r3, [sl]
 800a4ec:	89a3      	ldrh	r3, [r4, #12]
 800a4ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4f2:	81a3      	strh	r3, [r4, #12]
 800a4f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f8:	e7e9      	b.n	800a4ce <__ssputs_r+0x8a>
	...

0800a4fc <_svfiprintf_r>:
 800a4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a500:	4698      	mov	r8, r3
 800a502:	898b      	ldrh	r3, [r1, #12]
 800a504:	061b      	lsls	r3, r3, #24
 800a506:	b09d      	sub	sp, #116	@ 0x74
 800a508:	4607      	mov	r7, r0
 800a50a:	460d      	mov	r5, r1
 800a50c:	4614      	mov	r4, r2
 800a50e:	d510      	bpl.n	800a532 <_svfiprintf_r+0x36>
 800a510:	690b      	ldr	r3, [r1, #16]
 800a512:	b973      	cbnz	r3, 800a532 <_svfiprintf_r+0x36>
 800a514:	2140      	movs	r1, #64	@ 0x40
 800a516:	f7fe fbdb 	bl	8008cd0 <_malloc_r>
 800a51a:	6028      	str	r0, [r5, #0]
 800a51c:	6128      	str	r0, [r5, #16]
 800a51e:	b930      	cbnz	r0, 800a52e <_svfiprintf_r+0x32>
 800a520:	230c      	movs	r3, #12
 800a522:	603b      	str	r3, [r7, #0]
 800a524:	f04f 30ff 	mov.w	r0, #4294967295
 800a528:	b01d      	add	sp, #116	@ 0x74
 800a52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52e:	2340      	movs	r3, #64	@ 0x40
 800a530:	616b      	str	r3, [r5, #20]
 800a532:	2300      	movs	r3, #0
 800a534:	9309      	str	r3, [sp, #36]	@ 0x24
 800a536:	2320      	movs	r3, #32
 800a538:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a53c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a540:	2330      	movs	r3, #48	@ 0x30
 800a542:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a6e0 <_svfiprintf_r+0x1e4>
 800a546:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a54a:	f04f 0901 	mov.w	r9, #1
 800a54e:	4623      	mov	r3, r4
 800a550:	469a      	mov	sl, r3
 800a552:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a556:	b10a      	cbz	r2, 800a55c <_svfiprintf_r+0x60>
 800a558:	2a25      	cmp	r2, #37	@ 0x25
 800a55a:	d1f9      	bne.n	800a550 <_svfiprintf_r+0x54>
 800a55c:	ebba 0b04 	subs.w	fp, sl, r4
 800a560:	d00b      	beq.n	800a57a <_svfiprintf_r+0x7e>
 800a562:	465b      	mov	r3, fp
 800a564:	4622      	mov	r2, r4
 800a566:	4629      	mov	r1, r5
 800a568:	4638      	mov	r0, r7
 800a56a:	f7ff ff6b 	bl	800a444 <__ssputs_r>
 800a56e:	3001      	adds	r0, #1
 800a570:	f000 80a7 	beq.w	800a6c2 <_svfiprintf_r+0x1c6>
 800a574:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a576:	445a      	add	r2, fp
 800a578:	9209      	str	r2, [sp, #36]	@ 0x24
 800a57a:	f89a 3000 	ldrb.w	r3, [sl]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	f000 809f 	beq.w	800a6c2 <_svfiprintf_r+0x1c6>
 800a584:	2300      	movs	r3, #0
 800a586:	f04f 32ff 	mov.w	r2, #4294967295
 800a58a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a58e:	f10a 0a01 	add.w	sl, sl, #1
 800a592:	9304      	str	r3, [sp, #16]
 800a594:	9307      	str	r3, [sp, #28]
 800a596:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a59a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a59c:	4654      	mov	r4, sl
 800a59e:	2205      	movs	r2, #5
 800a5a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5a4:	484e      	ldr	r0, [pc, #312]	@ (800a6e0 <_svfiprintf_r+0x1e4>)
 800a5a6:	f7f5 fe1b 	bl	80001e0 <memchr>
 800a5aa:	9a04      	ldr	r2, [sp, #16]
 800a5ac:	b9d8      	cbnz	r0, 800a5e6 <_svfiprintf_r+0xea>
 800a5ae:	06d0      	lsls	r0, r2, #27
 800a5b0:	bf44      	itt	mi
 800a5b2:	2320      	movmi	r3, #32
 800a5b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5b8:	0711      	lsls	r1, r2, #28
 800a5ba:	bf44      	itt	mi
 800a5bc:	232b      	movmi	r3, #43	@ 0x2b
 800a5be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a5c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5c8:	d015      	beq.n	800a5f6 <_svfiprintf_r+0xfa>
 800a5ca:	9a07      	ldr	r2, [sp, #28]
 800a5cc:	4654      	mov	r4, sl
 800a5ce:	2000      	movs	r0, #0
 800a5d0:	f04f 0c0a 	mov.w	ip, #10
 800a5d4:	4621      	mov	r1, r4
 800a5d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5da:	3b30      	subs	r3, #48	@ 0x30
 800a5dc:	2b09      	cmp	r3, #9
 800a5de:	d94b      	bls.n	800a678 <_svfiprintf_r+0x17c>
 800a5e0:	b1b0      	cbz	r0, 800a610 <_svfiprintf_r+0x114>
 800a5e2:	9207      	str	r2, [sp, #28]
 800a5e4:	e014      	b.n	800a610 <_svfiprintf_r+0x114>
 800a5e6:	eba0 0308 	sub.w	r3, r0, r8
 800a5ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	9304      	str	r3, [sp, #16]
 800a5f2:	46a2      	mov	sl, r4
 800a5f4:	e7d2      	b.n	800a59c <_svfiprintf_r+0xa0>
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	1d19      	adds	r1, r3, #4
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	9103      	str	r1, [sp, #12]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	bfbb      	ittet	lt
 800a602:	425b      	neglt	r3, r3
 800a604:	f042 0202 	orrlt.w	r2, r2, #2
 800a608:	9307      	strge	r3, [sp, #28]
 800a60a:	9307      	strlt	r3, [sp, #28]
 800a60c:	bfb8      	it	lt
 800a60e:	9204      	strlt	r2, [sp, #16]
 800a610:	7823      	ldrb	r3, [r4, #0]
 800a612:	2b2e      	cmp	r3, #46	@ 0x2e
 800a614:	d10a      	bne.n	800a62c <_svfiprintf_r+0x130>
 800a616:	7863      	ldrb	r3, [r4, #1]
 800a618:	2b2a      	cmp	r3, #42	@ 0x2a
 800a61a:	d132      	bne.n	800a682 <_svfiprintf_r+0x186>
 800a61c:	9b03      	ldr	r3, [sp, #12]
 800a61e:	1d1a      	adds	r2, r3, #4
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	9203      	str	r2, [sp, #12]
 800a624:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a628:	3402      	adds	r4, #2
 800a62a:	9305      	str	r3, [sp, #20]
 800a62c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a6f0 <_svfiprintf_r+0x1f4>
 800a630:	7821      	ldrb	r1, [r4, #0]
 800a632:	2203      	movs	r2, #3
 800a634:	4650      	mov	r0, sl
 800a636:	f7f5 fdd3 	bl	80001e0 <memchr>
 800a63a:	b138      	cbz	r0, 800a64c <_svfiprintf_r+0x150>
 800a63c:	9b04      	ldr	r3, [sp, #16]
 800a63e:	eba0 000a 	sub.w	r0, r0, sl
 800a642:	2240      	movs	r2, #64	@ 0x40
 800a644:	4082      	lsls	r2, r0
 800a646:	4313      	orrs	r3, r2
 800a648:	3401      	adds	r4, #1
 800a64a:	9304      	str	r3, [sp, #16]
 800a64c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a650:	4824      	ldr	r0, [pc, #144]	@ (800a6e4 <_svfiprintf_r+0x1e8>)
 800a652:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a656:	2206      	movs	r2, #6
 800a658:	f7f5 fdc2 	bl	80001e0 <memchr>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	d036      	beq.n	800a6ce <_svfiprintf_r+0x1d2>
 800a660:	4b21      	ldr	r3, [pc, #132]	@ (800a6e8 <_svfiprintf_r+0x1ec>)
 800a662:	bb1b      	cbnz	r3, 800a6ac <_svfiprintf_r+0x1b0>
 800a664:	9b03      	ldr	r3, [sp, #12]
 800a666:	3307      	adds	r3, #7
 800a668:	f023 0307 	bic.w	r3, r3, #7
 800a66c:	3308      	adds	r3, #8
 800a66e:	9303      	str	r3, [sp, #12]
 800a670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a672:	4433      	add	r3, r6
 800a674:	9309      	str	r3, [sp, #36]	@ 0x24
 800a676:	e76a      	b.n	800a54e <_svfiprintf_r+0x52>
 800a678:	fb0c 3202 	mla	r2, ip, r2, r3
 800a67c:	460c      	mov	r4, r1
 800a67e:	2001      	movs	r0, #1
 800a680:	e7a8      	b.n	800a5d4 <_svfiprintf_r+0xd8>
 800a682:	2300      	movs	r3, #0
 800a684:	3401      	adds	r4, #1
 800a686:	9305      	str	r3, [sp, #20]
 800a688:	4619      	mov	r1, r3
 800a68a:	f04f 0c0a 	mov.w	ip, #10
 800a68e:	4620      	mov	r0, r4
 800a690:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a694:	3a30      	subs	r2, #48	@ 0x30
 800a696:	2a09      	cmp	r2, #9
 800a698:	d903      	bls.n	800a6a2 <_svfiprintf_r+0x1a6>
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d0c6      	beq.n	800a62c <_svfiprintf_r+0x130>
 800a69e:	9105      	str	r1, [sp, #20]
 800a6a0:	e7c4      	b.n	800a62c <_svfiprintf_r+0x130>
 800a6a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6a6:	4604      	mov	r4, r0
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	e7f0      	b.n	800a68e <_svfiprintf_r+0x192>
 800a6ac:	ab03      	add	r3, sp, #12
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	462a      	mov	r2, r5
 800a6b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a6ec <_svfiprintf_r+0x1f0>)
 800a6b4:	a904      	add	r1, sp, #16
 800a6b6:	4638      	mov	r0, r7
 800a6b8:	f7fc fcca 	bl	8007050 <_printf_float>
 800a6bc:	1c42      	adds	r2, r0, #1
 800a6be:	4606      	mov	r6, r0
 800a6c0:	d1d6      	bne.n	800a670 <_svfiprintf_r+0x174>
 800a6c2:	89ab      	ldrh	r3, [r5, #12]
 800a6c4:	065b      	lsls	r3, r3, #25
 800a6c6:	f53f af2d 	bmi.w	800a524 <_svfiprintf_r+0x28>
 800a6ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6cc:	e72c      	b.n	800a528 <_svfiprintf_r+0x2c>
 800a6ce:	ab03      	add	r3, sp, #12
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	462a      	mov	r2, r5
 800a6d4:	4b05      	ldr	r3, [pc, #20]	@ (800a6ec <_svfiprintf_r+0x1f0>)
 800a6d6:	a904      	add	r1, sp, #16
 800a6d8:	4638      	mov	r0, r7
 800a6da:	f7fc ff51 	bl	8007580 <_printf_i>
 800a6de:	e7ed      	b.n	800a6bc <_svfiprintf_r+0x1c0>
 800a6e0:	0800b85d 	.word	0x0800b85d
 800a6e4:	0800b867 	.word	0x0800b867
 800a6e8:	08007051 	.word	0x08007051
 800a6ec:	0800a445 	.word	0x0800a445
 800a6f0:	0800b863 	.word	0x0800b863

0800a6f4 <__sflush_r>:
 800a6f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fc:	0716      	lsls	r6, r2, #28
 800a6fe:	4605      	mov	r5, r0
 800a700:	460c      	mov	r4, r1
 800a702:	d454      	bmi.n	800a7ae <__sflush_r+0xba>
 800a704:	684b      	ldr	r3, [r1, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	dc02      	bgt.n	800a710 <__sflush_r+0x1c>
 800a70a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	dd48      	ble.n	800a7a2 <__sflush_r+0xae>
 800a710:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a712:	2e00      	cmp	r6, #0
 800a714:	d045      	beq.n	800a7a2 <__sflush_r+0xae>
 800a716:	2300      	movs	r3, #0
 800a718:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a71c:	682f      	ldr	r7, [r5, #0]
 800a71e:	6a21      	ldr	r1, [r4, #32]
 800a720:	602b      	str	r3, [r5, #0]
 800a722:	d030      	beq.n	800a786 <__sflush_r+0x92>
 800a724:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	0759      	lsls	r1, r3, #29
 800a72a:	d505      	bpl.n	800a738 <__sflush_r+0x44>
 800a72c:	6863      	ldr	r3, [r4, #4]
 800a72e:	1ad2      	subs	r2, r2, r3
 800a730:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a732:	b10b      	cbz	r3, 800a738 <__sflush_r+0x44>
 800a734:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a736:	1ad2      	subs	r2, r2, r3
 800a738:	2300      	movs	r3, #0
 800a73a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a73c:	6a21      	ldr	r1, [r4, #32]
 800a73e:	4628      	mov	r0, r5
 800a740:	47b0      	blx	r6
 800a742:	1c43      	adds	r3, r0, #1
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	d106      	bne.n	800a756 <__sflush_r+0x62>
 800a748:	6829      	ldr	r1, [r5, #0]
 800a74a:	291d      	cmp	r1, #29
 800a74c:	d82b      	bhi.n	800a7a6 <__sflush_r+0xb2>
 800a74e:	4a2a      	ldr	r2, [pc, #168]	@ (800a7f8 <__sflush_r+0x104>)
 800a750:	40ca      	lsrs	r2, r1
 800a752:	07d6      	lsls	r6, r2, #31
 800a754:	d527      	bpl.n	800a7a6 <__sflush_r+0xb2>
 800a756:	2200      	movs	r2, #0
 800a758:	6062      	str	r2, [r4, #4]
 800a75a:	04d9      	lsls	r1, r3, #19
 800a75c:	6922      	ldr	r2, [r4, #16]
 800a75e:	6022      	str	r2, [r4, #0]
 800a760:	d504      	bpl.n	800a76c <__sflush_r+0x78>
 800a762:	1c42      	adds	r2, r0, #1
 800a764:	d101      	bne.n	800a76a <__sflush_r+0x76>
 800a766:	682b      	ldr	r3, [r5, #0]
 800a768:	b903      	cbnz	r3, 800a76c <__sflush_r+0x78>
 800a76a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a76c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a76e:	602f      	str	r7, [r5, #0]
 800a770:	b1b9      	cbz	r1, 800a7a2 <__sflush_r+0xae>
 800a772:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a776:	4299      	cmp	r1, r3
 800a778:	d002      	beq.n	800a780 <__sflush_r+0x8c>
 800a77a:	4628      	mov	r0, r5
 800a77c:	f7fe fa34 	bl	8008be8 <_free_r>
 800a780:	2300      	movs	r3, #0
 800a782:	6363      	str	r3, [r4, #52]	@ 0x34
 800a784:	e00d      	b.n	800a7a2 <__sflush_r+0xae>
 800a786:	2301      	movs	r3, #1
 800a788:	4628      	mov	r0, r5
 800a78a:	47b0      	blx	r6
 800a78c:	4602      	mov	r2, r0
 800a78e:	1c50      	adds	r0, r2, #1
 800a790:	d1c9      	bne.n	800a726 <__sflush_r+0x32>
 800a792:	682b      	ldr	r3, [r5, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d0c6      	beq.n	800a726 <__sflush_r+0x32>
 800a798:	2b1d      	cmp	r3, #29
 800a79a:	d001      	beq.n	800a7a0 <__sflush_r+0xac>
 800a79c:	2b16      	cmp	r3, #22
 800a79e:	d11e      	bne.n	800a7de <__sflush_r+0xea>
 800a7a0:	602f      	str	r7, [r5, #0]
 800a7a2:	2000      	movs	r0, #0
 800a7a4:	e022      	b.n	800a7ec <__sflush_r+0xf8>
 800a7a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7aa:	b21b      	sxth	r3, r3
 800a7ac:	e01b      	b.n	800a7e6 <__sflush_r+0xf2>
 800a7ae:	690f      	ldr	r7, [r1, #16]
 800a7b0:	2f00      	cmp	r7, #0
 800a7b2:	d0f6      	beq.n	800a7a2 <__sflush_r+0xae>
 800a7b4:	0793      	lsls	r3, r2, #30
 800a7b6:	680e      	ldr	r6, [r1, #0]
 800a7b8:	bf08      	it	eq
 800a7ba:	694b      	ldreq	r3, [r1, #20]
 800a7bc:	600f      	str	r7, [r1, #0]
 800a7be:	bf18      	it	ne
 800a7c0:	2300      	movne	r3, #0
 800a7c2:	eba6 0807 	sub.w	r8, r6, r7
 800a7c6:	608b      	str	r3, [r1, #8]
 800a7c8:	f1b8 0f00 	cmp.w	r8, #0
 800a7cc:	dde9      	ble.n	800a7a2 <__sflush_r+0xae>
 800a7ce:	6a21      	ldr	r1, [r4, #32]
 800a7d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a7d2:	4643      	mov	r3, r8
 800a7d4:	463a      	mov	r2, r7
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	47b0      	blx	r6
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	dc08      	bgt.n	800a7f0 <__sflush_r+0xfc>
 800a7de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7e6:	81a3      	strh	r3, [r4, #12]
 800a7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7f0:	4407      	add	r7, r0
 800a7f2:	eba8 0800 	sub.w	r8, r8, r0
 800a7f6:	e7e7      	b.n	800a7c8 <__sflush_r+0xd4>
 800a7f8:	20400001 	.word	0x20400001

0800a7fc <_fflush_r>:
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	690b      	ldr	r3, [r1, #16]
 800a800:	4605      	mov	r5, r0
 800a802:	460c      	mov	r4, r1
 800a804:	b913      	cbnz	r3, 800a80c <_fflush_r+0x10>
 800a806:	2500      	movs	r5, #0
 800a808:	4628      	mov	r0, r5
 800a80a:	bd38      	pop	{r3, r4, r5, pc}
 800a80c:	b118      	cbz	r0, 800a816 <_fflush_r+0x1a>
 800a80e:	6a03      	ldr	r3, [r0, #32]
 800a810:	b90b      	cbnz	r3, 800a816 <_fflush_r+0x1a>
 800a812:	f7fd fa6d 	bl	8007cf0 <__sinit>
 800a816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0f3      	beq.n	800a806 <_fflush_r+0xa>
 800a81e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a820:	07d0      	lsls	r0, r2, #31
 800a822:	d404      	bmi.n	800a82e <_fflush_r+0x32>
 800a824:	0599      	lsls	r1, r3, #22
 800a826:	d402      	bmi.n	800a82e <_fflush_r+0x32>
 800a828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a82a:	f7fd fb7a 	bl	8007f22 <__retarget_lock_acquire_recursive>
 800a82e:	4628      	mov	r0, r5
 800a830:	4621      	mov	r1, r4
 800a832:	f7ff ff5f 	bl	800a6f4 <__sflush_r>
 800a836:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a838:	07da      	lsls	r2, r3, #31
 800a83a:	4605      	mov	r5, r0
 800a83c:	d4e4      	bmi.n	800a808 <_fflush_r+0xc>
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	059b      	lsls	r3, r3, #22
 800a842:	d4e1      	bmi.n	800a808 <_fflush_r+0xc>
 800a844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a846:	f7fd fb6d 	bl	8007f24 <__retarget_lock_release_recursive>
 800a84a:	e7dd      	b.n	800a808 <_fflush_r+0xc>

0800a84c <memmove>:
 800a84c:	4288      	cmp	r0, r1
 800a84e:	b510      	push	{r4, lr}
 800a850:	eb01 0402 	add.w	r4, r1, r2
 800a854:	d902      	bls.n	800a85c <memmove+0x10>
 800a856:	4284      	cmp	r4, r0
 800a858:	4623      	mov	r3, r4
 800a85a:	d807      	bhi.n	800a86c <memmove+0x20>
 800a85c:	1e43      	subs	r3, r0, #1
 800a85e:	42a1      	cmp	r1, r4
 800a860:	d008      	beq.n	800a874 <memmove+0x28>
 800a862:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a86a:	e7f8      	b.n	800a85e <memmove+0x12>
 800a86c:	4402      	add	r2, r0
 800a86e:	4601      	mov	r1, r0
 800a870:	428a      	cmp	r2, r1
 800a872:	d100      	bne.n	800a876 <memmove+0x2a>
 800a874:	bd10      	pop	{r4, pc}
 800a876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a87a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a87e:	e7f7      	b.n	800a870 <memmove+0x24>

0800a880 <strncmp>:
 800a880:	b510      	push	{r4, lr}
 800a882:	b16a      	cbz	r2, 800a8a0 <strncmp+0x20>
 800a884:	3901      	subs	r1, #1
 800a886:	1884      	adds	r4, r0, r2
 800a888:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a88c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a890:	429a      	cmp	r2, r3
 800a892:	d103      	bne.n	800a89c <strncmp+0x1c>
 800a894:	42a0      	cmp	r0, r4
 800a896:	d001      	beq.n	800a89c <strncmp+0x1c>
 800a898:	2a00      	cmp	r2, #0
 800a89a:	d1f5      	bne.n	800a888 <strncmp+0x8>
 800a89c:	1ad0      	subs	r0, r2, r3
 800a89e:	bd10      	pop	{r4, pc}
 800a8a0:	4610      	mov	r0, r2
 800a8a2:	e7fc      	b.n	800a89e <strncmp+0x1e>

0800a8a4 <_sbrk_r>:
 800a8a4:	b538      	push	{r3, r4, r5, lr}
 800a8a6:	4d06      	ldr	r5, [pc, #24]	@ (800a8c0 <_sbrk_r+0x1c>)
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	4604      	mov	r4, r0
 800a8ac:	4608      	mov	r0, r1
 800a8ae:	602b      	str	r3, [r5, #0]
 800a8b0:	f7f7 fb8a 	bl	8001fc8 <_sbrk>
 800a8b4:	1c43      	adds	r3, r0, #1
 800a8b6:	d102      	bne.n	800a8be <_sbrk_r+0x1a>
 800a8b8:	682b      	ldr	r3, [r5, #0]
 800a8ba:	b103      	cbz	r3, 800a8be <_sbrk_r+0x1a>
 800a8bc:	6023      	str	r3, [r4, #0]
 800a8be:	bd38      	pop	{r3, r4, r5, pc}
 800a8c0:	20000814 	.word	0x20000814

0800a8c4 <memcpy>:
 800a8c4:	440a      	add	r2, r1
 800a8c6:	4291      	cmp	r1, r2
 800a8c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8cc:	d100      	bne.n	800a8d0 <memcpy+0xc>
 800a8ce:	4770      	bx	lr
 800a8d0:	b510      	push	{r4, lr}
 800a8d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8da:	4291      	cmp	r1, r2
 800a8dc:	d1f9      	bne.n	800a8d2 <memcpy+0xe>
 800a8de:	bd10      	pop	{r4, pc}

0800a8e0 <nan>:
 800a8e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a8e8 <nan+0x8>
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop
 800a8e8:	00000000 	.word	0x00000000
 800a8ec:	7ff80000 	.word	0x7ff80000

0800a8f0 <__assert_func>:
 800a8f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8f2:	4614      	mov	r4, r2
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	4b09      	ldr	r3, [pc, #36]	@ (800a91c <__assert_func+0x2c>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	68d8      	ldr	r0, [r3, #12]
 800a8fe:	b14c      	cbz	r4, 800a914 <__assert_func+0x24>
 800a900:	4b07      	ldr	r3, [pc, #28]	@ (800a920 <__assert_func+0x30>)
 800a902:	9100      	str	r1, [sp, #0]
 800a904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a908:	4906      	ldr	r1, [pc, #24]	@ (800a924 <__assert_func+0x34>)
 800a90a:	462b      	mov	r3, r5
 800a90c:	f000 fba8 	bl	800b060 <fiprintf>
 800a910:	f000 fbb8 	bl	800b084 <abort>
 800a914:	4b04      	ldr	r3, [pc, #16]	@ (800a928 <__assert_func+0x38>)
 800a916:	461c      	mov	r4, r3
 800a918:	e7f3      	b.n	800a902 <__assert_func+0x12>
 800a91a:	bf00      	nop
 800a91c:	2000005c 	.word	0x2000005c
 800a920:	0800b876 	.word	0x0800b876
 800a924:	0800b883 	.word	0x0800b883
 800a928:	0800b8b1 	.word	0x0800b8b1

0800a92c <_calloc_r>:
 800a92c:	b570      	push	{r4, r5, r6, lr}
 800a92e:	fba1 5402 	umull	r5, r4, r1, r2
 800a932:	b934      	cbnz	r4, 800a942 <_calloc_r+0x16>
 800a934:	4629      	mov	r1, r5
 800a936:	f7fe f9cb 	bl	8008cd0 <_malloc_r>
 800a93a:	4606      	mov	r6, r0
 800a93c:	b928      	cbnz	r0, 800a94a <_calloc_r+0x1e>
 800a93e:	4630      	mov	r0, r6
 800a940:	bd70      	pop	{r4, r5, r6, pc}
 800a942:	220c      	movs	r2, #12
 800a944:	6002      	str	r2, [r0, #0]
 800a946:	2600      	movs	r6, #0
 800a948:	e7f9      	b.n	800a93e <_calloc_r+0x12>
 800a94a:	462a      	mov	r2, r5
 800a94c:	4621      	mov	r1, r4
 800a94e:	f7fd fa6a 	bl	8007e26 <memset>
 800a952:	e7f4      	b.n	800a93e <_calloc_r+0x12>

0800a954 <rshift>:
 800a954:	6903      	ldr	r3, [r0, #16]
 800a956:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a95a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a95e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a962:	f100 0414 	add.w	r4, r0, #20
 800a966:	dd45      	ble.n	800a9f4 <rshift+0xa0>
 800a968:	f011 011f 	ands.w	r1, r1, #31
 800a96c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a970:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a974:	d10c      	bne.n	800a990 <rshift+0x3c>
 800a976:	f100 0710 	add.w	r7, r0, #16
 800a97a:	4629      	mov	r1, r5
 800a97c:	42b1      	cmp	r1, r6
 800a97e:	d334      	bcc.n	800a9ea <rshift+0x96>
 800a980:	1a9b      	subs	r3, r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	1eea      	subs	r2, r5, #3
 800a986:	4296      	cmp	r6, r2
 800a988:	bf38      	it	cc
 800a98a:	2300      	movcc	r3, #0
 800a98c:	4423      	add	r3, r4
 800a98e:	e015      	b.n	800a9bc <rshift+0x68>
 800a990:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a994:	f1c1 0820 	rsb	r8, r1, #32
 800a998:	40cf      	lsrs	r7, r1
 800a99a:	f105 0e04 	add.w	lr, r5, #4
 800a99e:	46a1      	mov	r9, r4
 800a9a0:	4576      	cmp	r6, lr
 800a9a2:	46f4      	mov	ip, lr
 800a9a4:	d815      	bhi.n	800a9d2 <rshift+0x7e>
 800a9a6:	1a9a      	subs	r2, r3, r2
 800a9a8:	0092      	lsls	r2, r2, #2
 800a9aa:	3a04      	subs	r2, #4
 800a9ac:	3501      	adds	r5, #1
 800a9ae:	42ae      	cmp	r6, r5
 800a9b0:	bf38      	it	cc
 800a9b2:	2200      	movcc	r2, #0
 800a9b4:	18a3      	adds	r3, r4, r2
 800a9b6:	50a7      	str	r7, [r4, r2]
 800a9b8:	b107      	cbz	r7, 800a9bc <rshift+0x68>
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	1b1a      	subs	r2, r3, r4
 800a9be:	42a3      	cmp	r3, r4
 800a9c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9c4:	bf08      	it	eq
 800a9c6:	2300      	moveq	r3, #0
 800a9c8:	6102      	str	r2, [r0, #16]
 800a9ca:	bf08      	it	eq
 800a9cc:	6143      	streq	r3, [r0, #20]
 800a9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9d2:	f8dc c000 	ldr.w	ip, [ip]
 800a9d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a9da:	ea4c 0707 	orr.w	r7, ip, r7
 800a9de:	f849 7b04 	str.w	r7, [r9], #4
 800a9e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a9e6:	40cf      	lsrs	r7, r1
 800a9e8:	e7da      	b.n	800a9a0 <rshift+0x4c>
 800a9ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800a9ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800a9f2:	e7c3      	b.n	800a97c <rshift+0x28>
 800a9f4:	4623      	mov	r3, r4
 800a9f6:	e7e1      	b.n	800a9bc <rshift+0x68>

0800a9f8 <__hexdig_fun>:
 800a9f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a9fc:	2b09      	cmp	r3, #9
 800a9fe:	d802      	bhi.n	800aa06 <__hexdig_fun+0xe>
 800aa00:	3820      	subs	r0, #32
 800aa02:	b2c0      	uxtb	r0, r0
 800aa04:	4770      	bx	lr
 800aa06:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800aa0a:	2b05      	cmp	r3, #5
 800aa0c:	d801      	bhi.n	800aa12 <__hexdig_fun+0x1a>
 800aa0e:	3847      	subs	r0, #71	@ 0x47
 800aa10:	e7f7      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa12:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800aa16:	2b05      	cmp	r3, #5
 800aa18:	d801      	bhi.n	800aa1e <__hexdig_fun+0x26>
 800aa1a:	3827      	subs	r0, #39	@ 0x27
 800aa1c:	e7f1      	b.n	800aa02 <__hexdig_fun+0xa>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	4770      	bx	lr
	...

0800aa24 <__gethex>:
 800aa24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa28:	b085      	sub	sp, #20
 800aa2a:	468a      	mov	sl, r1
 800aa2c:	9302      	str	r3, [sp, #8]
 800aa2e:	680b      	ldr	r3, [r1, #0]
 800aa30:	9001      	str	r0, [sp, #4]
 800aa32:	4690      	mov	r8, r2
 800aa34:	1c9c      	adds	r4, r3, #2
 800aa36:	46a1      	mov	r9, r4
 800aa38:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aa3c:	2830      	cmp	r0, #48	@ 0x30
 800aa3e:	d0fa      	beq.n	800aa36 <__gethex+0x12>
 800aa40:	eba9 0303 	sub.w	r3, r9, r3
 800aa44:	f1a3 0b02 	sub.w	fp, r3, #2
 800aa48:	f7ff ffd6 	bl	800a9f8 <__hexdig_fun>
 800aa4c:	4605      	mov	r5, r0
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d168      	bne.n	800ab24 <__gethex+0x100>
 800aa52:	49a0      	ldr	r1, [pc, #640]	@ (800acd4 <__gethex+0x2b0>)
 800aa54:	2201      	movs	r2, #1
 800aa56:	4648      	mov	r0, r9
 800aa58:	f7ff ff12 	bl	800a880 <strncmp>
 800aa5c:	4607      	mov	r7, r0
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d167      	bne.n	800ab32 <__gethex+0x10e>
 800aa62:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aa66:	4626      	mov	r6, r4
 800aa68:	f7ff ffc6 	bl	800a9f8 <__hexdig_fun>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d062      	beq.n	800ab36 <__gethex+0x112>
 800aa70:	4623      	mov	r3, r4
 800aa72:	7818      	ldrb	r0, [r3, #0]
 800aa74:	2830      	cmp	r0, #48	@ 0x30
 800aa76:	4699      	mov	r9, r3
 800aa78:	f103 0301 	add.w	r3, r3, #1
 800aa7c:	d0f9      	beq.n	800aa72 <__gethex+0x4e>
 800aa7e:	f7ff ffbb 	bl	800a9f8 <__hexdig_fun>
 800aa82:	fab0 f580 	clz	r5, r0
 800aa86:	096d      	lsrs	r5, r5, #5
 800aa88:	f04f 0b01 	mov.w	fp, #1
 800aa8c:	464a      	mov	r2, r9
 800aa8e:	4616      	mov	r6, r2
 800aa90:	3201      	adds	r2, #1
 800aa92:	7830      	ldrb	r0, [r6, #0]
 800aa94:	f7ff ffb0 	bl	800a9f8 <__hexdig_fun>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	d1f8      	bne.n	800aa8e <__gethex+0x6a>
 800aa9c:	498d      	ldr	r1, [pc, #564]	@ (800acd4 <__gethex+0x2b0>)
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	f7ff feed 	bl	800a880 <strncmp>
 800aaa6:	2800      	cmp	r0, #0
 800aaa8:	d13f      	bne.n	800ab2a <__gethex+0x106>
 800aaaa:	b944      	cbnz	r4, 800aabe <__gethex+0x9a>
 800aaac:	1c74      	adds	r4, r6, #1
 800aaae:	4622      	mov	r2, r4
 800aab0:	4616      	mov	r6, r2
 800aab2:	3201      	adds	r2, #1
 800aab4:	7830      	ldrb	r0, [r6, #0]
 800aab6:	f7ff ff9f 	bl	800a9f8 <__hexdig_fun>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d1f8      	bne.n	800aab0 <__gethex+0x8c>
 800aabe:	1ba4      	subs	r4, r4, r6
 800aac0:	00a7      	lsls	r7, r4, #2
 800aac2:	7833      	ldrb	r3, [r6, #0]
 800aac4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aac8:	2b50      	cmp	r3, #80	@ 0x50
 800aaca:	d13e      	bne.n	800ab4a <__gethex+0x126>
 800aacc:	7873      	ldrb	r3, [r6, #1]
 800aace:	2b2b      	cmp	r3, #43	@ 0x2b
 800aad0:	d033      	beq.n	800ab3a <__gethex+0x116>
 800aad2:	2b2d      	cmp	r3, #45	@ 0x2d
 800aad4:	d034      	beq.n	800ab40 <__gethex+0x11c>
 800aad6:	1c71      	adds	r1, r6, #1
 800aad8:	2400      	movs	r4, #0
 800aada:	7808      	ldrb	r0, [r1, #0]
 800aadc:	f7ff ff8c 	bl	800a9f8 <__hexdig_fun>
 800aae0:	1e43      	subs	r3, r0, #1
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	2b18      	cmp	r3, #24
 800aae6:	d830      	bhi.n	800ab4a <__gethex+0x126>
 800aae8:	f1a0 0210 	sub.w	r2, r0, #16
 800aaec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aaf0:	f7ff ff82 	bl	800a9f8 <__hexdig_fun>
 800aaf4:	f100 3cff 	add.w	ip, r0, #4294967295
 800aaf8:	fa5f fc8c 	uxtb.w	ip, ip
 800aafc:	f1bc 0f18 	cmp.w	ip, #24
 800ab00:	f04f 030a 	mov.w	r3, #10
 800ab04:	d91e      	bls.n	800ab44 <__gethex+0x120>
 800ab06:	b104      	cbz	r4, 800ab0a <__gethex+0xe6>
 800ab08:	4252      	negs	r2, r2
 800ab0a:	4417      	add	r7, r2
 800ab0c:	f8ca 1000 	str.w	r1, [sl]
 800ab10:	b1ed      	cbz	r5, 800ab4e <__gethex+0x12a>
 800ab12:	f1bb 0f00 	cmp.w	fp, #0
 800ab16:	bf0c      	ite	eq
 800ab18:	2506      	moveq	r5, #6
 800ab1a:	2500      	movne	r5, #0
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	b005      	add	sp, #20
 800ab20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab24:	2500      	movs	r5, #0
 800ab26:	462c      	mov	r4, r5
 800ab28:	e7b0      	b.n	800aa8c <__gethex+0x68>
 800ab2a:	2c00      	cmp	r4, #0
 800ab2c:	d1c7      	bne.n	800aabe <__gethex+0x9a>
 800ab2e:	4627      	mov	r7, r4
 800ab30:	e7c7      	b.n	800aac2 <__gethex+0x9e>
 800ab32:	464e      	mov	r6, r9
 800ab34:	462f      	mov	r7, r5
 800ab36:	2501      	movs	r5, #1
 800ab38:	e7c3      	b.n	800aac2 <__gethex+0x9e>
 800ab3a:	2400      	movs	r4, #0
 800ab3c:	1cb1      	adds	r1, r6, #2
 800ab3e:	e7cc      	b.n	800aada <__gethex+0xb6>
 800ab40:	2401      	movs	r4, #1
 800ab42:	e7fb      	b.n	800ab3c <__gethex+0x118>
 800ab44:	fb03 0002 	mla	r0, r3, r2, r0
 800ab48:	e7ce      	b.n	800aae8 <__gethex+0xc4>
 800ab4a:	4631      	mov	r1, r6
 800ab4c:	e7de      	b.n	800ab0c <__gethex+0xe8>
 800ab4e:	eba6 0309 	sub.w	r3, r6, r9
 800ab52:	3b01      	subs	r3, #1
 800ab54:	4629      	mov	r1, r5
 800ab56:	2b07      	cmp	r3, #7
 800ab58:	dc0a      	bgt.n	800ab70 <__gethex+0x14c>
 800ab5a:	9801      	ldr	r0, [sp, #4]
 800ab5c:	f7fe f944 	bl	8008de8 <_Balloc>
 800ab60:	4604      	mov	r4, r0
 800ab62:	b940      	cbnz	r0, 800ab76 <__gethex+0x152>
 800ab64:	4b5c      	ldr	r3, [pc, #368]	@ (800acd8 <__gethex+0x2b4>)
 800ab66:	4602      	mov	r2, r0
 800ab68:	21e4      	movs	r1, #228	@ 0xe4
 800ab6a:	485c      	ldr	r0, [pc, #368]	@ (800acdc <__gethex+0x2b8>)
 800ab6c:	f7ff fec0 	bl	800a8f0 <__assert_func>
 800ab70:	3101      	adds	r1, #1
 800ab72:	105b      	asrs	r3, r3, #1
 800ab74:	e7ef      	b.n	800ab56 <__gethex+0x132>
 800ab76:	f100 0a14 	add.w	sl, r0, #20
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	4655      	mov	r5, sl
 800ab7e:	469b      	mov	fp, r3
 800ab80:	45b1      	cmp	r9, r6
 800ab82:	d337      	bcc.n	800abf4 <__gethex+0x1d0>
 800ab84:	f845 bb04 	str.w	fp, [r5], #4
 800ab88:	eba5 050a 	sub.w	r5, r5, sl
 800ab8c:	10ad      	asrs	r5, r5, #2
 800ab8e:	6125      	str	r5, [r4, #16]
 800ab90:	4658      	mov	r0, fp
 800ab92:	f7fe fa1b 	bl	8008fcc <__hi0bits>
 800ab96:	016d      	lsls	r5, r5, #5
 800ab98:	f8d8 6000 	ldr.w	r6, [r8]
 800ab9c:	1a2d      	subs	r5, r5, r0
 800ab9e:	42b5      	cmp	r5, r6
 800aba0:	dd54      	ble.n	800ac4c <__gethex+0x228>
 800aba2:	1bad      	subs	r5, r5, r6
 800aba4:	4629      	mov	r1, r5
 800aba6:	4620      	mov	r0, r4
 800aba8:	f7fe fda7 	bl	80096fa <__any_on>
 800abac:	4681      	mov	r9, r0
 800abae:	b178      	cbz	r0, 800abd0 <__gethex+0x1ac>
 800abb0:	1e6b      	subs	r3, r5, #1
 800abb2:	1159      	asrs	r1, r3, #5
 800abb4:	f003 021f 	and.w	r2, r3, #31
 800abb8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800abbc:	f04f 0901 	mov.w	r9, #1
 800abc0:	fa09 f202 	lsl.w	r2, r9, r2
 800abc4:	420a      	tst	r2, r1
 800abc6:	d003      	beq.n	800abd0 <__gethex+0x1ac>
 800abc8:	454b      	cmp	r3, r9
 800abca:	dc36      	bgt.n	800ac3a <__gethex+0x216>
 800abcc:	f04f 0902 	mov.w	r9, #2
 800abd0:	4629      	mov	r1, r5
 800abd2:	4620      	mov	r0, r4
 800abd4:	f7ff febe 	bl	800a954 <rshift>
 800abd8:	442f      	add	r7, r5
 800abda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abde:	42bb      	cmp	r3, r7
 800abe0:	da42      	bge.n	800ac68 <__gethex+0x244>
 800abe2:	9801      	ldr	r0, [sp, #4]
 800abe4:	4621      	mov	r1, r4
 800abe6:	f7fe f93f 	bl	8008e68 <_Bfree>
 800abea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abec:	2300      	movs	r3, #0
 800abee:	6013      	str	r3, [r2, #0]
 800abf0:	25a3      	movs	r5, #163	@ 0xa3
 800abf2:	e793      	b.n	800ab1c <__gethex+0xf8>
 800abf4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800abf8:	2a2e      	cmp	r2, #46	@ 0x2e
 800abfa:	d012      	beq.n	800ac22 <__gethex+0x1fe>
 800abfc:	2b20      	cmp	r3, #32
 800abfe:	d104      	bne.n	800ac0a <__gethex+0x1e6>
 800ac00:	f845 bb04 	str.w	fp, [r5], #4
 800ac04:	f04f 0b00 	mov.w	fp, #0
 800ac08:	465b      	mov	r3, fp
 800ac0a:	7830      	ldrb	r0, [r6, #0]
 800ac0c:	9303      	str	r3, [sp, #12]
 800ac0e:	f7ff fef3 	bl	800a9f8 <__hexdig_fun>
 800ac12:	9b03      	ldr	r3, [sp, #12]
 800ac14:	f000 000f 	and.w	r0, r0, #15
 800ac18:	4098      	lsls	r0, r3
 800ac1a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac1e:	3304      	adds	r3, #4
 800ac20:	e7ae      	b.n	800ab80 <__gethex+0x15c>
 800ac22:	45b1      	cmp	r9, r6
 800ac24:	d8ea      	bhi.n	800abfc <__gethex+0x1d8>
 800ac26:	492b      	ldr	r1, [pc, #172]	@ (800acd4 <__gethex+0x2b0>)
 800ac28:	9303      	str	r3, [sp, #12]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	4630      	mov	r0, r6
 800ac2e:	f7ff fe27 	bl	800a880 <strncmp>
 800ac32:	9b03      	ldr	r3, [sp, #12]
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d1e1      	bne.n	800abfc <__gethex+0x1d8>
 800ac38:	e7a2      	b.n	800ab80 <__gethex+0x15c>
 800ac3a:	1ea9      	subs	r1, r5, #2
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f7fe fd5c 	bl	80096fa <__any_on>
 800ac42:	2800      	cmp	r0, #0
 800ac44:	d0c2      	beq.n	800abcc <__gethex+0x1a8>
 800ac46:	f04f 0903 	mov.w	r9, #3
 800ac4a:	e7c1      	b.n	800abd0 <__gethex+0x1ac>
 800ac4c:	da09      	bge.n	800ac62 <__gethex+0x23e>
 800ac4e:	1b75      	subs	r5, r6, r5
 800ac50:	4621      	mov	r1, r4
 800ac52:	9801      	ldr	r0, [sp, #4]
 800ac54:	462a      	mov	r2, r5
 800ac56:	f7fe fb17 	bl	8009288 <__lshift>
 800ac5a:	1b7f      	subs	r7, r7, r5
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	f100 0a14 	add.w	sl, r0, #20
 800ac62:	f04f 0900 	mov.w	r9, #0
 800ac66:	e7b8      	b.n	800abda <__gethex+0x1b6>
 800ac68:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ac6c:	42bd      	cmp	r5, r7
 800ac6e:	dd6f      	ble.n	800ad50 <__gethex+0x32c>
 800ac70:	1bed      	subs	r5, r5, r7
 800ac72:	42ae      	cmp	r6, r5
 800ac74:	dc34      	bgt.n	800ace0 <__gethex+0x2bc>
 800ac76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d022      	beq.n	800acc4 <__gethex+0x2a0>
 800ac7e:	2b03      	cmp	r3, #3
 800ac80:	d024      	beq.n	800accc <__gethex+0x2a8>
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d115      	bne.n	800acb2 <__gethex+0x28e>
 800ac86:	42ae      	cmp	r6, r5
 800ac88:	d113      	bne.n	800acb2 <__gethex+0x28e>
 800ac8a:	2e01      	cmp	r6, #1
 800ac8c:	d10b      	bne.n	800aca6 <__gethex+0x282>
 800ac8e:	9a02      	ldr	r2, [sp, #8]
 800ac90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ac94:	6013      	str	r3, [r2, #0]
 800ac96:	2301      	movs	r3, #1
 800ac98:	6123      	str	r3, [r4, #16]
 800ac9a:	f8ca 3000 	str.w	r3, [sl]
 800ac9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aca0:	2562      	movs	r5, #98	@ 0x62
 800aca2:	601c      	str	r4, [r3, #0]
 800aca4:	e73a      	b.n	800ab1c <__gethex+0xf8>
 800aca6:	1e71      	subs	r1, r6, #1
 800aca8:	4620      	mov	r0, r4
 800acaa:	f7fe fd26 	bl	80096fa <__any_on>
 800acae:	2800      	cmp	r0, #0
 800acb0:	d1ed      	bne.n	800ac8e <__gethex+0x26a>
 800acb2:	9801      	ldr	r0, [sp, #4]
 800acb4:	4621      	mov	r1, r4
 800acb6:	f7fe f8d7 	bl	8008e68 <_Bfree>
 800acba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acbc:	2300      	movs	r3, #0
 800acbe:	6013      	str	r3, [r2, #0]
 800acc0:	2550      	movs	r5, #80	@ 0x50
 800acc2:	e72b      	b.n	800ab1c <__gethex+0xf8>
 800acc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1f3      	bne.n	800acb2 <__gethex+0x28e>
 800acca:	e7e0      	b.n	800ac8e <__gethex+0x26a>
 800accc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1dd      	bne.n	800ac8e <__gethex+0x26a>
 800acd2:	e7ee      	b.n	800acb2 <__gethex+0x28e>
 800acd4:	0800b85b 	.word	0x0800b85b
 800acd8:	0800b7f1 	.word	0x0800b7f1
 800acdc:	0800b8b2 	.word	0x0800b8b2
 800ace0:	1e6f      	subs	r7, r5, #1
 800ace2:	f1b9 0f00 	cmp.w	r9, #0
 800ace6:	d130      	bne.n	800ad4a <__gethex+0x326>
 800ace8:	b127      	cbz	r7, 800acf4 <__gethex+0x2d0>
 800acea:	4639      	mov	r1, r7
 800acec:	4620      	mov	r0, r4
 800acee:	f7fe fd04 	bl	80096fa <__any_on>
 800acf2:	4681      	mov	r9, r0
 800acf4:	117a      	asrs	r2, r7, #5
 800acf6:	2301      	movs	r3, #1
 800acf8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800acfc:	f007 071f 	and.w	r7, r7, #31
 800ad00:	40bb      	lsls	r3, r7
 800ad02:	4213      	tst	r3, r2
 800ad04:	4629      	mov	r1, r5
 800ad06:	4620      	mov	r0, r4
 800ad08:	bf18      	it	ne
 800ad0a:	f049 0902 	orrne.w	r9, r9, #2
 800ad0e:	f7ff fe21 	bl	800a954 <rshift>
 800ad12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ad16:	1b76      	subs	r6, r6, r5
 800ad18:	2502      	movs	r5, #2
 800ad1a:	f1b9 0f00 	cmp.w	r9, #0
 800ad1e:	d047      	beq.n	800adb0 <__gethex+0x38c>
 800ad20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad24:	2b02      	cmp	r3, #2
 800ad26:	d015      	beq.n	800ad54 <__gethex+0x330>
 800ad28:	2b03      	cmp	r3, #3
 800ad2a:	d017      	beq.n	800ad5c <__gethex+0x338>
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d109      	bne.n	800ad44 <__gethex+0x320>
 800ad30:	f019 0f02 	tst.w	r9, #2
 800ad34:	d006      	beq.n	800ad44 <__gethex+0x320>
 800ad36:	f8da 3000 	ldr.w	r3, [sl]
 800ad3a:	ea49 0903 	orr.w	r9, r9, r3
 800ad3e:	f019 0f01 	tst.w	r9, #1
 800ad42:	d10e      	bne.n	800ad62 <__gethex+0x33e>
 800ad44:	f045 0510 	orr.w	r5, r5, #16
 800ad48:	e032      	b.n	800adb0 <__gethex+0x38c>
 800ad4a:	f04f 0901 	mov.w	r9, #1
 800ad4e:	e7d1      	b.n	800acf4 <__gethex+0x2d0>
 800ad50:	2501      	movs	r5, #1
 800ad52:	e7e2      	b.n	800ad1a <__gethex+0x2f6>
 800ad54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad56:	f1c3 0301 	rsb	r3, r3, #1
 800ad5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d0f0      	beq.n	800ad44 <__gethex+0x320>
 800ad62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ad66:	f104 0314 	add.w	r3, r4, #20
 800ad6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ad6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ad72:	f04f 0c00 	mov.w	ip, #0
 800ad76:	4618      	mov	r0, r3
 800ad78:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad80:	d01b      	beq.n	800adba <__gethex+0x396>
 800ad82:	3201      	adds	r2, #1
 800ad84:	6002      	str	r2, [r0, #0]
 800ad86:	2d02      	cmp	r5, #2
 800ad88:	f104 0314 	add.w	r3, r4, #20
 800ad8c:	d13c      	bne.n	800ae08 <__gethex+0x3e4>
 800ad8e:	f8d8 2000 	ldr.w	r2, [r8]
 800ad92:	3a01      	subs	r2, #1
 800ad94:	42b2      	cmp	r2, r6
 800ad96:	d109      	bne.n	800adac <__gethex+0x388>
 800ad98:	1171      	asrs	r1, r6, #5
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ada0:	f006 061f 	and.w	r6, r6, #31
 800ada4:	fa02 f606 	lsl.w	r6, r2, r6
 800ada8:	421e      	tst	r6, r3
 800adaa:	d13a      	bne.n	800ae22 <__gethex+0x3fe>
 800adac:	f045 0520 	orr.w	r5, r5, #32
 800adb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adb2:	601c      	str	r4, [r3, #0]
 800adb4:	9b02      	ldr	r3, [sp, #8]
 800adb6:	601f      	str	r7, [r3, #0]
 800adb8:	e6b0      	b.n	800ab1c <__gethex+0xf8>
 800adba:	4299      	cmp	r1, r3
 800adbc:	f843 cc04 	str.w	ip, [r3, #-4]
 800adc0:	d8d9      	bhi.n	800ad76 <__gethex+0x352>
 800adc2:	68a3      	ldr	r3, [r4, #8]
 800adc4:	459b      	cmp	fp, r3
 800adc6:	db17      	blt.n	800adf8 <__gethex+0x3d4>
 800adc8:	6861      	ldr	r1, [r4, #4]
 800adca:	9801      	ldr	r0, [sp, #4]
 800adcc:	3101      	adds	r1, #1
 800adce:	f7fe f80b 	bl	8008de8 <_Balloc>
 800add2:	4681      	mov	r9, r0
 800add4:	b918      	cbnz	r0, 800adde <__gethex+0x3ba>
 800add6:	4b1a      	ldr	r3, [pc, #104]	@ (800ae40 <__gethex+0x41c>)
 800add8:	4602      	mov	r2, r0
 800adda:	2184      	movs	r1, #132	@ 0x84
 800addc:	e6c5      	b.n	800ab6a <__gethex+0x146>
 800adde:	6922      	ldr	r2, [r4, #16]
 800ade0:	3202      	adds	r2, #2
 800ade2:	f104 010c 	add.w	r1, r4, #12
 800ade6:	0092      	lsls	r2, r2, #2
 800ade8:	300c      	adds	r0, #12
 800adea:	f7ff fd6b 	bl	800a8c4 <memcpy>
 800adee:	4621      	mov	r1, r4
 800adf0:	9801      	ldr	r0, [sp, #4]
 800adf2:	f7fe f839 	bl	8008e68 <_Bfree>
 800adf6:	464c      	mov	r4, r9
 800adf8:	6923      	ldr	r3, [r4, #16]
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae00:	6122      	str	r2, [r4, #16]
 800ae02:	2201      	movs	r2, #1
 800ae04:	615a      	str	r2, [r3, #20]
 800ae06:	e7be      	b.n	800ad86 <__gethex+0x362>
 800ae08:	6922      	ldr	r2, [r4, #16]
 800ae0a:	455a      	cmp	r2, fp
 800ae0c:	dd0b      	ble.n	800ae26 <__gethex+0x402>
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4620      	mov	r0, r4
 800ae12:	f7ff fd9f 	bl	800a954 <rshift>
 800ae16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae1a:	3701      	adds	r7, #1
 800ae1c:	42bb      	cmp	r3, r7
 800ae1e:	f6ff aee0 	blt.w	800abe2 <__gethex+0x1be>
 800ae22:	2501      	movs	r5, #1
 800ae24:	e7c2      	b.n	800adac <__gethex+0x388>
 800ae26:	f016 061f 	ands.w	r6, r6, #31
 800ae2a:	d0fa      	beq.n	800ae22 <__gethex+0x3fe>
 800ae2c:	4453      	add	r3, sl
 800ae2e:	f1c6 0620 	rsb	r6, r6, #32
 800ae32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ae36:	f7fe f8c9 	bl	8008fcc <__hi0bits>
 800ae3a:	42b0      	cmp	r0, r6
 800ae3c:	dbe7      	blt.n	800ae0e <__gethex+0x3ea>
 800ae3e:	e7f0      	b.n	800ae22 <__gethex+0x3fe>
 800ae40:	0800b7f1 	.word	0x0800b7f1

0800ae44 <L_shift>:
 800ae44:	f1c2 0208 	rsb	r2, r2, #8
 800ae48:	0092      	lsls	r2, r2, #2
 800ae4a:	b570      	push	{r4, r5, r6, lr}
 800ae4c:	f1c2 0620 	rsb	r6, r2, #32
 800ae50:	6843      	ldr	r3, [r0, #4]
 800ae52:	6804      	ldr	r4, [r0, #0]
 800ae54:	fa03 f506 	lsl.w	r5, r3, r6
 800ae58:	432c      	orrs	r4, r5
 800ae5a:	40d3      	lsrs	r3, r2
 800ae5c:	6004      	str	r4, [r0, #0]
 800ae5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae62:	4288      	cmp	r0, r1
 800ae64:	d3f4      	bcc.n	800ae50 <L_shift+0xc>
 800ae66:	bd70      	pop	{r4, r5, r6, pc}

0800ae68 <__match>:
 800ae68:	b530      	push	{r4, r5, lr}
 800ae6a:	6803      	ldr	r3, [r0, #0]
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae72:	b914      	cbnz	r4, 800ae7a <__match+0x12>
 800ae74:	6003      	str	r3, [r0, #0]
 800ae76:	2001      	movs	r0, #1
 800ae78:	bd30      	pop	{r4, r5, pc}
 800ae7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ae82:	2d19      	cmp	r5, #25
 800ae84:	bf98      	it	ls
 800ae86:	3220      	addls	r2, #32
 800ae88:	42a2      	cmp	r2, r4
 800ae8a:	d0f0      	beq.n	800ae6e <__match+0x6>
 800ae8c:	2000      	movs	r0, #0
 800ae8e:	e7f3      	b.n	800ae78 <__match+0x10>

0800ae90 <__hexnan>:
 800ae90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae94:	680b      	ldr	r3, [r1, #0]
 800ae96:	6801      	ldr	r1, [r0, #0]
 800ae98:	115e      	asrs	r6, r3, #5
 800ae9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ae9e:	f013 031f 	ands.w	r3, r3, #31
 800aea2:	b087      	sub	sp, #28
 800aea4:	bf18      	it	ne
 800aea6:	3604      	addne	r6, #4
 800aea8:	2500      	movs	r5, #0
 800aeaa:	1f37      	subs	r7, r6, #4
 800aeac:	4682      	mov	sl, r0
 800aeae:	4690      	mov	r8, r2
 800aeb0:	9301      	str	r3, [sp, #4]
 800aeb2:	f846 5c04 	str.w	r5, [r6, #-4]
 800aeb6:	46b9      	mov	r9, r7
 800aeb8:	463c      	mov	r4, r7
 800aeba:	9502      	str	r5, [sp, #8]
 800aebc:	46ab      	mov	fp, r5
 800aebe:	784a      	ldrb	r2, [r1, #1]
 800aec0:	1c4b      	adds	r3, r1, #1
 800aec2:	9303      	str	r3, [sp, #12]
 800aec4:	b342      	cbz	r2, 800af18 <__hexnan+0x88>
 800aec6:	4610      	mov	r0, r2
 800aec8:	9105      	str	r1, [sp, #20]
 800aeca:	9204      	str	r2, [sp, #16]
 800aecc:	f7ff fd94 	bl	800a9f8 <__hexdig_fun>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d151      	bne.n	800af78 <__hexnan+0xe8>
 800aed4:	9a04      	ldr	r2, [sp, #16]
 800aed6:	9905      	ldr	r1, [sp, #20]
 800aed8:	2a20      	cmp	r2, #32
 800aeda:	d818      	bhi.n	800af0e <__hexnan+0x7e>
 800aedc:	9b02      	ldr	r3, [sp, #8]
 800aede:	459b      	cmp	fp, r3
 800aee0:	dd13      	ble.n	800af0a <__hexnan+0x7a>
 800aee2:	454c      	cmp	r4, r9
 800aee4:	d206      	bcs.n	800aef4 <__hexnan+0x64>
 800aee6:	2d07      	cmp	r5, #7
 800aee8:	dc04      	bgt.n	800aef4 <__hexnan+0x64>
 800aeea:	462a      	mov	r2, r5
 800aeec:	4649      	mov	r1, r9
 800aeee:	4620      	mov	r0, r4
 800aef0:	f7ff ffa8 	bl	800ae44 <L_shift>
 800aef4:	4544      	cmp	r4, r8
 800aef6:	d952      	bls.n	800af9e <__hexnan+0x10e>
 800aef8:	2300      	movs	r3, #0
 800aefa:	f1a4 0904 	sub.w	r9, r4, #4
 800aefe:	f844 3c04 	str.w	r3, [r4, #-4]
 800af02:	f8cd b008 	str.w	fp, [sp, #8]
 800af06:	464c      	mov	r4, r9
 800af08:	461d      	mov	r5, r3
 800af0a:	9903      	ldr	r1, [sp, #12]
 800af0c:	e7d7      	b.n	800aebe <__hexnan+0x2e>
 800af0e:	2a29      	cmp	r2, #41	@ 0x29
 800af10:	d157      	bne.n	800afc2 <__hexnan+0x132>
 800af12:	3102      	adds	r1, #2
 800af14:	f8ca 1000 	str.w	r1, [sl]
 800af18:	f1bb 0f00 	cmp.w	fp, #0
 800af1c:	d051      	beq.n	800afc2 <__hexnan+0x132>
 800af1e:	454c      	cmp	r4, r9
 800af20:	d206      	bcs.n	800af30 <__hexnan+0xa0>
 800af22:	2d07      	cmp	r5, #7
 800af24:	dc04      	bgt.n	800af30 <__hexnan+0xa0>
 800af26:	462a      	mov	r2, r5
 800af28:	4649      	mov	r1, r9
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7ff ff8a 	bl	800ae44 <L_shift>
 800af30:	4544      	cmp	r4, r8
 800af32:	d936      	bls.n	800afa2 <__hexnan+0x112>
 800af34:	f1a8 0204 	sub.w	r2, r8, #4
 800af38:	4623      	mov	r3, r4
 800af3a:	f853 1b04 	ldr.w	r1, [r3], #4
 800af3e:	f842 1f04 	str.w	r1, [r2, #4]!
 800af42:	429f      	cmp	r7, r3
 800af44:	d2f9      	bcs.n	800af3a <__hexnan+0xaa>
 800af46:	1b3b      	subs	r3, r7, r4
 800af48:	f023 0303 	bic.w	r3, r3, #3
 800af4c:	3304      	adds	r3, #4
 800af4e:	3401      	adds	r4, #1
 800af50:	3e03      	subs	r6, #3
 800af52:	42b4      	cmp	r4, r6
 800af54:	bf88      	it	hi
 800af56:	2304      	movhi	r3, #4
 800af58:	4443      	add	r3, r8
 800af5a:	2200      	movs	r2, #0
 800af5c:	f843 2b04 	str.w	r2, [r3], #4
 800af60:	429f      	cmp	r7, r3
 800af62:	d2fb      	bcs.n	800af5c <__hexnan+0xcc>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	b91b      	cbnz	r3, 800af70 <__hexnan+0xe0>
 800af68:	4547      	cmp	r7, r8
 800af6a:	d128      	bne.n	800afbe <__hexnan+0x12e>
 800af6c:	2301      	movs	r3, #1
 800af6e:	603b      	str	r3, [r7, #0]
 800af70:	2005      	movs	r0, #5
 800af72:	b007      	add	sp, #28
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	3501      	adds	r5, #1
 800af7a:	2d08      	cmp	r5, #8
 800af7c:	f10b 0b01 	add.w	fp, fp, #1
 800af80:	dd06      	ble.n	800af90 <__hexnan+0x100>
 800af82:	4544      	cmp	r4, r8
 800af84:	d9c1      	bls.n	800af0a <__hexnan+0x7a>
 800af86:	2300      	movs	r3, #0
 800af88:	f844 3c04 	str.w	r3, [r4, #-4]
 800af8c:	2501      	movs	r5, #1
 800af8e:	3c04      	subs	r4, #4
 800af90:	6822      	ldr	r2, [r4, #0]
 800af92:	f000 000f 	and.w	r0, r0, #15
 800af96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af9a:	6020      	str	r0, [r4, #0]
 800af9c:	e7b5      	b.n	800af0a <__hexnan+0x7a>
 800af9e:	2508      	movs	r5, #8
 800afa0:	e7b3      	b.n	800af0a <__hexnan+0x7a>
 800afa2:	9b01      	ldr	r3, [sp, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d0dd      	beq.n	800af64 <__hexnan+0xd4>
 800afa8:	f1c3 0320 	rsb	r3, r3, #32
 800afac:	f04f 32ff 	mov.w	r2, #4294967295
 800afb0:	40da      	lsrs	r2, r3
 800afb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800afb6:	4013      	ands	r3, r2
 800afb8:	f846 3c04 	str.w	r3, [r6, #-4]
 800afbc:	e7d2      	b.n	800af64 <__hexnan+0xd4>
 800afbe:	3f04      	subs	r7, #4
 800afc0:	e7d0      	b.n	800af64 <__hexnan+0xd4>
 800afc2:	2004      	movs	r0, #4
 800afc4:	e7d5      	b.n	800af72 <__hexnan+0xe2>

0800afc6 <__ascii_mbtowc>:
 800afc6:	b082      	sub	sp, #8
 800afc8:	b901      	cbnz	r1, 800afcc <__ascii_mbtowc+0x6>
 800afca:	a901      	add	r1, sp, #4
 800afcc:	b142      	cbz	r2, 800afe0 <__ascii_mbtowc+0x1a>
 800afce:	b14b      	cbz	r3, 800afe4 <__ascii_mbtowc+0x1e>
 800afd0:	7813      	ldrb	r3, [r2, #0]
 800afd2:	600b      	str	r3, [r1, #0]
 800afd4:	7812      	ldrb	r2, [r2, #0]
 800afd6:	1e10      	subs	r0, r2, #0
 800afd8:	bf18      	it	ne
 800afda:	2001      	movne	r0, #1
 800afdc:	b002      	add	sp, #8
 800afde:	4770      	bx	lr
 800afe0:	4610      	mov	r0, r2
 800afe2:	e7fb      	b.n	800afdc <__ascii_mbtowc+0x16>
 800afe4:	f06f 0001 	mvn.w	r0, #1
 800afe8:	e7f8      	b.n	800afdc <__ascii_mbtowc+0x16>

0800afea <_realloc_r>:
 800afea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afee:	4607      	mov	r7, r0
 800aff0:	4614      	mov	r4, r2
 800aff2:	460d      	mov	r5, r1
 800aff4:	b921      	cbnz	r1, 800b000 <_realloc_r+0x16>
 800aff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800affa:	4611      	mov	r1, r2
 800affc:	f7fd be68 	b.w	8008cd0 <_malloc_r>
 800b000:	b92a      	cbnz	r2, 800b00e <_realloc_r+0x24>
 800b002:	f7fd fdf1 	bl	8008be8 <_free_r>
 800b006:	4625      	mov	r5, r4
 800b008:	4628      	mov	r0, r5
 800b00a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b00e:	f000 f840 	bl	800b092 <_malloc_usable_size_r>
 800b012:	4284      	cmp	r4, r0
 800b014:	4606      	mov	r6, r0
 800b016:	d802      	bhi.n	800b01e <_realloc_r+0x34>
 800b018:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b01c:	d8f4      	bhi.n	800b008 <_realloc_r+0x1e>
 800b01e:	4621      	mov	r1, r4
 800b020:	4638      	mov	r0, r7
 800b022:	f7fd fe55 	bl	8008cd0 <_malloc_r>
 800b026:	4680      	mov	r8, r0
 800b028:	b908      	cbnz	r0, 800b02e <_realloc_r+0x44>
 800b02a:	4645      	mov	r5, r8
 800b02c:	e7ec      	b.n	800b008 <_realloc_r+0x1e>
 800b02e:	42b4      	cmp	r4, r6
 800b030:	4622      	mov	r2, r4
 800b032:	4629      	mov	r1, r5
 800b034:	bf28      	it	cs
 800b036:	4632      	movcs	r2, r6
 800b038:	f7ff fc44 	bl	800a8c4 <memcpy>
 800b03c:	4629      	mov	r1, r5
 800b03e:	4638      	mov	r0, r7
 800b040:	f7fd fdd2 	bl	8008be8 <_free_r>
 800b044:	e7f1      	b.n	800b02a <_realloc_r+0x40>

0800b046 <__ascii_wctomb>:
 800b046:	4603      	mov	r3, r0
 800b048:	4608      	mov	r0, r1
 800b04a:	b141      	cbz	r1, 800b05e <__ascii_wctomb+0x18>
 800b04c:	2aff      	cmp	r2, #255	@ 0xff
 800b04e:	d904      	bls.n	800b05a <__ascii_wctomb+0x14>
 800b050:	228a      	movs	r2, #138	@ 0x8a
 800b052:	601a      	str	r2, [r3, #0]
 800b054:	f04f 30ff 	mov.w	r0, #4294967295
 800b058:	4770      	bx	lr
 800b05a:	700a      	strb	r2, [r1, #0]
 800b05c:	2001      	movs	r0, #1
 800b05e:	4770      	bx	lr

0800b060 <fiprintf>:
 800b060:	b40e      	push	{r1, r2, r3}
 800b062:	b503      	push	{r0, r1, lr}
 800b064:	4601      	mov	r1, r0
 800b066:	ab03      	add	r3, sp, #12
 800b068:	4805      	ldr	r0, [pc, #20]	@ (800b080 <fiprintf+0x20>)
 800b06a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b06e:	6800      	ldr	r0, [r0, #0]
 800b070:	9301      	str	r3, [sp, #4]
 800b072:	f000 f83f 	bl	800b0f4 <_vfiprintf_r>
 800b076:	b002      	add	sp, #8
 800b078:	f85d eb04 	ldr.w	lr, [sp], #4
 800b07c:	b003      	add	sp, #12
 800b07e:	4770      	bx	lr
 800b080:	2000005c 	.word	0x2000005c

0800b084 <abort>:
 800b084:	b508      	push	{r3, lr}
 800b086:	2006      	movs	r0, #6
 800b088:	f000 fa08 	bl	800b49c <raise>
 800b08c:	2001      	movs	r0, #1
 800b08e:	f7f6 ff23 	bl	8001ed8 <_exit>

0800b092 <_malloc_usable_size_r>:
 800b092:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b096:	1f18      	subs	r0, r3, #4
 800b098:	2b00      	cmp	r3, #0
 800b09a:	bfbc      	itt	lt
 800b09c:	580b      	ldrlt	r3, [r1, r0]
 800b09e:	18c0      	addlt	r0, r0, r3
 800b0a0:	4770      	bx	lr

0800b0a2 <__sfputc_r>:
 800b0a2:	6893      	ldr	r3, [r2, #8]
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	b410      	push	{r4}
 800b0aa:	6093      	str	r3, [r2, #8]
 800b0ac:	da08      	bge.n	800b0c0 <__sfputc_r+0x1e>
 800b0ae:	6994      	ldr	r4, [r2, #24]
 800b0b0:	42a3      	cmp	r3, r4
 800b0b2:	db01      	blt.n	800b0b8 <__sfputc_r+0x16>
 800b0b4:	290a      	cmp	r1, #10
 800b0b6:	d103      	bne.n	800b0c0 <__sfputc_r+0x1e>
 800b0b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0bc:	f000 b932 	b.w	800b324 <__swbuf_r>
 800b0c0:	6813      	ldr	r3, [r2, #0]
 800b0c2:	1c58      	adds	r0, r3, #1
 800b0c4:	6010      	str	r0, [r2, #0]
 800b0c6:	7019      	strb	r1, [r3, #0]
 800b0c8:	4608      	mov	r0, r1
 800b0ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0ce:	4770      	bx	lr

0800b0d0 <__sfputs_r>:
 800b0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0d2:	4606      	mov	r6, r0
 800b0d4:	460f      	mov	r7, r1
 800b0d6:	4614      	mov	r4, r2
 800b0d8:	18d5      	adds	r5, r2, r3
 800b0da:	42ac      	cmp	r4, r5
 800b0dc:	d101      	bne.n	800b0e2 <__sfputs_r+0x12>
 800b0de:	2000      	movs	r0, #0
 800b0e0:	e007      	b.n	800b0f2 <__sfputs_r+0x22>
 800b0e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e6:	463a      	mov	r2, r7
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7ff ffda 	bl	800b0a2 <__sfputc_r>
 800b0ee:	1c43      	adds	r3, r0, #1
 800b0f0:	d1f3      	bne.n	800b0da <__sfputs_r+0xa>
 800b0f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b0f4 <_vfiprintf_r>:
 800b0f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0f8:	460d      	mov	r5, r1
 800b0fa:	b09d      	sub	sp, #116	@ 0x74
 800b0fc:	4614      	mov	r4, r2
 800b0fe:	4698      	mov	r8, r3
 800b100:	4606      	mov	r6, r0
 800b102:	b118      	cbz	r0, 800b10c <_vfiprintf_r+0x18>
 800b104:	6a03      	ldr	r3, [r0, #32]
 800b106:	b90b      	cbnz	r3, 800b10c <_vfiprintf_r+0x18>
 800b108:	f7fc fdf2 	bl	8007cf0 <__sinit>
 800b10c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b10e:	07d9      	lsls	r1, r3, #31
 800b110:	d405      	bmi.n	800b11e <_vfiprintf_r+0x2a>
 800b112:	89ab      	ldrh	r3, [r5, #12]
 800b114:	059a      	lsls	r2, r3, #22
 800b116:	d402      	bmi.n	800b11e <_vfiprintf_r+0x2a>
 800b118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b11a:	f7fc ff02 	bl	8007f22 <__retarget_lock_acquire_recursive>
 800b11e:	89ab      	ldrh	r3, [r5, #12]
 800b120:	071b      	lsls	r3, r3, #28
 800b122:	d501      	bpl.n	800b128 <_vfiprintf_r+0x34>
 800b124:	692b      	ldr	r3, [r5, #16]
 800b126:	b99b      	cbnz	r3, 800b150 <_vfiprintf_r+0x5c>
 800b128:	4629      	mov	r1, r5
 800b12a:	4630      	mov	r0, r6
 800b12c:	f000 f938 	bl	800b3a0 <__swsetup_r>
 800b130:	b170      	cbz	r0, 800b150 <_vfiprintf_r+0x5c>
 800b132:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b134:	07dc      	lsls	r4, r3, #31
 800b136:	d504      	bpl.n	800b142 <_vfiprintf_r+0x4e>
 800b138:	f04f 30ff 	mov.w	r0, #4294967295
 800b13c:	b01d      	add	sp, #116	@ 0x74
 800b13e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b142:	89ab      	ldrh	r3, [r5, #12]
 800b144:	0598      	lsls	r0, r3, #22
 800b146:	d4f7      	bmi.n	800b138 <_vfiprintf_r+0x44>
 800b148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b14a:	f7fc feeb 	bl	8007f24 <__retarget_lock_release_recursive>
 800b14e:	e7f3      	b.n	800b138 <_vfiprintf_r+0x44>
 800b150:	2300      	movs	r3, #0
 800b152:	9309      	str	r3, [sp, #36]	@ 0x24
 800b154:	2320      	movs	r3, #32
 800b156:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b15a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b15e:	2330      	movs	r3, #48	@ 0x30
 800b160:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b310 <_vfiprintf_r+0x21c>
 800b164:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b168:	f04f 0901 	mov.w	r9, #1
 800b16c:	4623      	mov	r3, r4
 800b16e:	469a      	mov	sl, r3
 800b170:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b174:	b10a      	cbz	r2, 800b17a <_vfiprintf_r+0x86>
 800b176:	2a25      	cmp	r2, #37	@ 0x25
 800b178:	d1f9      	bne.n	800b16e <_vfiprintf_r+0x7a>
 800b17a:	ebba 0b04 	subs.w	fp, sl, r4
 800b17e:	d00b      	beq.n	800b198 <_vfiprintf_r+0xa4>
 800b180:	465b      	mov	r3, fp
 800b182:	4622      	mov	r2, r4
 800b184:	4629      	mov	r1, r5
 800b186:	4630      	mov	r0, r6
 800b188:	f7ff ffa2 	bl	800b0d0 <__sfputs_r>
 800b18c:	3001      	adds	r0, #1
 800b18e:	f000 80a7 	beq.w	800b2e0 <_vfiprintf_r+0x1ec>
 800b192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b194:	445a      	add	r2, fp
 800b196:	9209      	str	r2, [sp, #36]	@ 0x24
 800b198:	f89a 3000 	ldrb.w	r3, [sl]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 809f 	beq.w	800b2e0 <_vfiprintf_r+0x1ec>
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b1a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1ac:	f10a 0a01 	add.w	sl, sl, #1
 800b1b0:	9304      	str	r3, [sp, #16]
 800b1b2:	9307      	str	r3, [sp, #28]
 800b1b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1b8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1ba:	4654      	mov	r4, sl
 800b1bc:	2205      	movs	r2, #5
 800b1be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1c2:	4853      	ldr	r0, [pc, #332]	@ (800b310 <_vfiprintf_r+0x21c>)
 800b1c4:	f7f5 f80c 	bl	80001e0 <memchr>
 800b1c8:	9a04      	ldr	r2, [sp, #16]
 800b1ca:	b9d8      	cbnz	r0, 800b204 <_vfiprintf_r+0x110>
 800b1cc:	06d1      	lsls	r1, r2, #27
 800b1ce:	bf44      	itt	mi
 800b1d0:	2320      	movmi	r3, #32
 800b1d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1d6:	0713      	lsls	r3, r2, #28
 800b1d8:	bf44      	itt	mi
 800b1da:	232b      	movmi	r3, #43	@ 0x2b
 800b1dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1e0:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1e6:	d015      	beq.n	800b214 <_vfiprintf_r+0x120>
 800b1e8:	9a07      	ldr	r2, [sp, #28]
 800b1ea:	4654      	mov	r4, sl
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	f04f 0c0a 	mov.w	ip, #10
 800b1f2:	4621      	mov	r1, r4
 800b1f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1f8:	3b30      	subs	r3, #48	@ 0x30
 800b1fa:	2b09      	cmp	r3, #9
 800b1fc:	d94b      	bls.n	800b296 <_vfiprintf_r+0x1a2>
 800b1fe:	b1b0      	cbz	r0, 800b22e <_vfiprintf_r+0x13a>
 800b200:	9207      	str	r2, [sp, #28]
 800b202:	e014      	b.n	800b22e <_vfiprintf_r+0x13a>
 800b204:	eba0 0308 	sub.w	r3, r0, r8
 800b208:	fa09 f303 	lsl.w	r3, r9, r3
 800b20c:	4313      	orrs	r3, r2
 800b20e:	9304      	str	r3, [sp, #16]
 800b210:	46a2      	mov	sl, r4
 800b212:	e7d2      	b.n	800b1ba <_vfiprintf_r+0xc6>
 800b214:	9b03      	ldr	r3, [sp, #12]
 800b216:	1d19      	adds	r1, r3, #4
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	9103      	str	r1, [sp, #12]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	bfbb      	ittet	lt
 800b220:	425b      	neglt	r3, r3
 800b222:	f042 0202 	orrlt.w	r2, r2, #2
 800b226:	9307      	strge	r3, [sp, #28]
 800b228:	9307      	strlt	r3, [sp, #28]
 800b22a:	bfb8      	it	lt
 800b22c:	9204      	strlt	r2, [sp, #16]
 800b22e:	7823      	ldrb	r3, [r4, #0]
 800b230:	2b2e      	cmp	r3, #46	@ 0x2e
 800b232:	d10a      	bne.n	800b24a <_vfiprintf_r+0x156>
 800b234:	7863      	ldrb	r3, [r4, #1]
 800b236:	2b2a      	cmp	r3, #42	@ 0x2a
 800b238:	d132      	bne.n	800b2a0 <_vfiprintf_r+0x1ac>
 800b23a:	9b03      	ldr	r3, [sp, #12]
 800b23c:	1d1a      	adds	r2, r3, #4
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	9203      	str	r2, [sp, #12]
 800b242:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b246:	3402      	adds	r4, #2
 800b248:	9305      	str	r3, [sp, #20]
 800b24a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b320 <_vfiprintf_r+0x22c>
 800b24e:	7821      	ldrb	r1, [r4, #0]
 800b250:	2203      	movs	r2, #3
 800b252:	4650      	mov	r0, sl
 800b254:	f7f4 ffc4 	bl	80001e0 <memchr>
 800b258:	b138      	cbz	r0, 800b26a <_vfiprintf_r+0x176>
 800b25a:	9b04      	ldr	r3, [sp, #16]
 800b25c:	eba0 000a 	sub.w	r0, r0, sl
 800b260:	2240      	movs	r2, #64	@ 0x40
 800b262:	4082      	lsls	r2, r0
 800b264:	4313      	orrs	r3, r2
 800b266:	3401      	adds	r4, #1
 800b268:	9304      	str	r3, [sp, #16]
 800b26a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b26e:	4829      	ldr	r0, [pc, #164]	@ (800b314 <_vfiprintf_r+0x220>)
 800b270:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b274:	2206      	movs	r2, #6
 800b276:	f7f4 ffb3 	bl	80001e0 <memchr>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	d03f      	beq.n	800b2fe <_vfiprintf_r+0x20a>
 800b27e:	4b26      	ldr	r3, [pc, #152]	@ (800b318 <_vfiprintf_r+0x224>)
 800b280:	bb1b      	cbnz	r3, 800b2ca <_vfiprintf_r+0x1d6>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	3307      	adds	r3, #7
 800b286:	f023 0307 	bic.w	r3, r3, #7
 800b28a:	3308      	adds	r3, #8
 800b28c:	9303      	str	r3, [sp, #12]
 800b28e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b290:	443b      	add	r3, r7
 800b292:	9309      	str	r3, [sp, #36]	@ 0x24
 800b294:	e76a      	b.n	800b16c <_vfiprintf_r+0x78>
 800b296:	fb0c 3202 	mla	r2, ip, r2, r3
 800b29a:	460c      	mov	r4, r1
 800b29c:	2001      	movs	r0, #1
 800b29e:	e7a8      	b.n	800b1f2 <_vfiprintf_r+0xfe>
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	3401      	adds	r4, #1
 800b2a4:	9305      	str	r3, [sp, #20]
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	f04f 0c0a 	mov.w	ip, #10
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2b2:	3a30      	subs	r2, #48	@ 0x30
 800b2b4:	2a09      	cmp	r2, #9
 800b2b6:	d903      	bls.n	800b2c0 <_vfiprintf_r+0x1cc>
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d0c6      	beq.n	800b24a <_vfiprintf_r+0x156>
 800b2bc:	9105      	str	r1, [sp, #20]
 800b2be:	e7c4      	b.n	800b24a <_vfiprintf_r+0x156>
 800b2c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2c4:	4604      	mov	r4, r0
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e7f0      	b.n	800b2ac <_vfiprintf_r+0x1b8>
 800b2ca:	ab03      	add	r3, sp, #12
 800b2cc:	9300      	str	r3, [sp, #0]
 800b2ce:	462a      	mov	r2, r5
 800b2d0:	4b12      	ldr	r3, [pc, #72]	@ (800b31c <_vfiprintf_r+0x228>)
 800b2d2:	a904      	add	r1, sp, #16
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	f7fb febb 	bl	8007050 <_printf_float>
 800b2da:	4607      	mov	r7, r0
 800b2dc:	1c78      	adds	r0, r7, #1
 800b2de:	d1d6      	bne.n	800b28e <_vfiprintf_r+0x19a>
 800b2e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b2e2:	07d9      	lsls	r1, r3, #31
 800b2e4:	d405      	bmi.n	800b2f2 <_vfiprintf_r+0x1fe>
 800b2e6:	89ab      	ldrh	r3, [r5, #12]
 800b2e8:	059a      	lsls	r2, r3, #22
 800b2ea:	d402      	bmi.n	800b2f2 <_vfiprintf_r+0x1fe>
 800b2ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b2ee:	f7fc fe19 	bl	8007f24 <__retarget_lock_release_recursive>
 800b2f2:	89ab      	ldrh	r3, [r5, #12]
 800b2f4:	065b      	lsls	r3, r3, #25
 800b2f6:	f53f af1f 	bmi.w	800b138 <_vfiprintf_r+0x44>
 800b2fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2fc:	e71e      	b.n	800b13c <_vfiprintf_r+0x48>
 800b2fe:	ab03      	add	r3, sp, #12
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	462a      	mov	r2, r5
 800b304:	4b05      	ldr	r3, [pc, #20]	@ (800b31c <_vfiprintf_r+0x228>)
 800b306:	a904      	add	r1, sp, #16
 800b308:	4630      	mov	r0, r6
 800b30a:	f7fc f939 	bl	8007580 <_printf_i>
 800b30e:	e7e4      	b.n	800b2da <_vfiprintf_r+0x1e6>
 800b310:	0800b85d 	.word	0x0800b85d
 800b314:	0800b867 	.word	0x0800b867
 800b318:	08007051 	.word	0x08007051
 800b31c:	0800b0d1 	.word	0x0800b0d1
 800b320:	0800b863 	.word	0x0800b863

0800b324 <__swbuf_r>:
 800b324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b326:	460e      	mov	r6, r1
 800b328:	4614      	mov	r4, r2
 800b32a:	4605      	mov	r5, r0
 800b32c:	b118      	cbz	r0, 800b336 <__swbuf_r+0x12>
 800b32e:	6a03      	ldr	r3, [r0, #32]
 800b330:	b90b      	cbnz	r3, 800b336 <__swbuf_r+0x12>
 800b332:	f7fc fcdd 	bl	8007cf0 <__sinit>
 800b336:	69a3      	ldr	r3, [r4, #24]
 800b338:	60a3      	str	r3, [r4, #8]
 800b33a:	89a3      	ldrh	r3, [r4, #12]
 800b33c:	071a      	lsls	r2, r3, #28
 800b33e:	d501      	bpl.n	800b344 <__swbuf_r+0x20>
 800b340:	6923      	ldr	r3, [r4, #16]
 800b342:	b943      	cbnz	r3, 800b356 <__swbuf_r+0x32>
 800b344:	4621      	mov	r1, r4
 800b346:	4628      	mov	r0, r5
 800b348:	f000 f82a 	bl	800b3a0 <__swsetup_r>
 800b34c:	b118      	cbz	r0, 800b356 <__swbuf_r+0x32>
 800b34e:	f04f 37ff 	mov.w	r7, #4294967295
 800b352:	4638      	mov	r0, r7
 800b354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b356:	6823      	ldr	r3, [r4, #0]
 800b358:	6922      	ldr	r2, [r4, #16]
 800b35a:	1a98      	subs	r0, r3, r2
 800b35c:	6963      	ldr	r3, [r4, #20]
 800b35e:	b2f6      	uxtb	r6, r6
 800b360:	4283      	cmp	r3, r0
 800b362:	4637      	mov	r7, r6
 800b364:	dc05      	bgt.n	800b372 <__swbuf_r+0x4e>
 800b366:	4621      	mov	r1, r4
 800b368:	4628      	mov	r0, r5
 800b36a:	f7ff fa47 	bl	800a7fc <_fflush_r>
 800b36e:	2800      	cmp	r0, #0
 800b370:	d1ed      	bne.n	800b34e <__swbuf_r+0x2a>
 800b372:	68a3      	ldr	r3, [r4, #8]
 800b374:	3b01      	subs	r3, #1
 800b376:	60a3      	str	r3, [r4, #8]
 800b378:	6823      	ldr	r3, [r4, #0]
 800b37a:	1c5a      	adds	r2, r3, #1
 800b37c:	6022      	str	r2, [r4, #0]
 800b37e:	701e      	strb	r6, [r3, #0]
 800b380:	6962      	ldr	r2, [r4, #20]
 800b382:	1c43      	adds	r3, r0, #1
 800b384:	429a      	cmp	r2, r3
 800b386:	d004      	beq.n	800b392 <__swbuf_r+0x6e>
 800b388:	89a3      	ldrh	r3, [r4, #12]
 800b38a:	07db      	lsls	r3, r3, #31
 800b38c:	d5e1      	bpl.n	800b352 <__swbuf_r+0x2e>
 800b38e:	2e0a      	cmp	r6, #10
 800b390:	d1df      	bne.n	800b352 <__swbuf_r+0x2e>
 800b392:	4621      	mov	r1, r4
 800b394:	4628      	mov	r0, r5
 800b396:	f7ff fa31 	bl	800a7fc <_fflush_r>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	d0d9      	beq.n	800b352 <__swbuf_r+0x2e>
 800b39e:	e7d6      	b.n	800b34e <__swbuf_r+0x2a>

0800b3a0 <__swsetup_r>:
 800b3a0:	b538      	push	{r3, r4, r5, lr}
 800b3a2:	4b29      	ldr	r3, [pc, #164]	@ (800b448 <__swsetup_r+0xa8>)
 800b3a4:	4605      	mov	r5, r0
 800b3a6:	6818      	ldr	r0, [r3, #0]
 800b3a8:	460c      	mov	r4, r1
 800b3aa:	b118      	cbz	r0, 800b3b4 <__swsetup_r+0x14>
 800b3ac:	6a03      	ldr	r3, [r0, #32]
 800b3ae:	b90b      	cbnz	r3, 800b3b4 <__swsetup_r+0x14>
 800b3b0:	f7fc fc9e 	bl	8007cf0 <__sinit>
 800b3b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3b8:	0719      	lsls	r1, r3, #28
 800b3ba:	d422      	bmi.n	800b402 <__swsetup_r+0x62>
 800b3bc:	06da      	lsls	r2, r3, #27
 800b3be:	d407      	bmi.n	800b3d0 <__swsetup_r+0x30>
 800b3c0:	2209      	movs	r2, #9
 800b3c2:	602a      	str	r2, [r5, #0]
 800b3c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3c8:	81a3      	strh	r3, [r4, #12]
 800b3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ce:	e033      	b.n	800b438 <__swsetup_r+0x98>
 800b3d0:	0758      	lsls	r0, r3, #29
 800b3d2:	d512      	bpl.n	800b3fa <__swsetup_r+0x5a>
 800b3d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b3d6:	b141      	cbz	r1, 800b3ea <__swsetup_r+0x4a>
 800b3d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b3dc:	4299      	cmp	r1, r3
 800b3de:	d002      	beq.n	800b3e6 <__swsetup_r+0x46>
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	f7fd fc01 	bl	8008be8 <_free_r>
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b3f0:	81a3      	strh	r3, [r4, #12]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	6063      	str	r3, [r4, #4]
 800b3f6:	6923      	ldr	r3, [r4, #16]
 800b3f8:	6023      	str	r3, [r4, #0]
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	f043 0308 	orr.w	r3, r3, #8
 800b400:	81a3      	strh	r3, [r4, #12]
 800b402:	6923      	ldr	r3, [r4, #16]
 800b404:	b94b      	cbnz	r3, 800b41a <__swsetup_r+0x7a>
 800b406:	89a3      	ldrh	r3, [r4, #12]
 800b408:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b40c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b410:	d003      	beq.n	800b41a <__swsetup_r+0x7a>
 800b412:	4621      	mov	r1, r4
 800b414:	4628      	mov	r0, r5
 800b416:	f000 f883 	bl	800b520 <__smakebuf_r>
 800b41a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b41e:	f013 0201 	ands.w	r2, r3, #1
 800b422:	d00a      	beq.n	800b43a <__swsetup_r+0x9a>
 800b424:	2200      	movs	r2, #0
 800b426:	60a2      	str	r2, [r4, #8]
 800b428:	6962      	ldr	r2, [r4, #20]
 800b42a:	4252      	negs	r2, r2
 800b42c:	61a2      	str	r2, [r4, #24]
 800b42e:	6922      	ldr	r2, [r4, #16]
 800b430:	b942      	cbnz	r2, 800b444 <__swsetup_r+0xa4>
 800b432:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b436:	d1c5      	bne.n	800b3c4 <__swsetup_r+0x24>
 800b438:	bd38      	pop	{r3, r4, r5, pc}
 800b43a:	0799      	lsls	r1, r3, #30
 800b43c:	bf58      	it	pl
 800b43e:	6962      	ldrpl	r2, [r4, #20]
 800b440:	60a2      	str	r2, [r4, #8]
 800b442:	e7f4      	b.n	800b42e <__swsetup_r+0x8e>
 800b444:	2000      	movs	r0, #0
 800b446:	e7f7      	b.n	800b438 <__swsetup_r+0x98>
 800b448:	2000005c 	.word	0x2000005c

0800b44c <_raise_r>:
 800b44c:	291f      	cmp	r1, #31
 800b44e:	b538      	push	{r3, r4, r5, lr}
 800b450:	4605      	mov	r5, r0
 800b452:	460c      	mov	r4, r1
 800b454:	d904      	bls.n	800b460 <_raise_r+0x14>
 800b456:	2316      	movs	r3, #22
 800b458:	6003      	str	r3, [r0, #0]
 800b45a:	f04f 30ff 	mov.w	r0, #4294967295
 800b45e:	bd38      	pop	{r3, r4, r5, pc}
 800b460:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b462:	b112      	cbz	r2, 800b46a <_raise_r+0x1e>
 800b464:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b468:	b94b      	cbnz	r3, 800b47e <_raise_r+0x32>
 800b46a:	4628      	mov	r0, r5
 800b46c:	f000 f830 	bl	800b4d0 <_getpid_r>
 800b470:	4622      	mov	r2, r4
 800b472:	4601      	mov	r1, r0
 800b474:	4628      	mov	r0, r5
 800b476:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b47a:	f000 b817 	b.w	800b4ac <_kill_r>
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d00a      	beq.n	800b498 <_raise_r+0x4c>
 800b482:	1c59      	adds	r1, r3, #1
 800b484:	d103      	bne.n	800b48e <_raise_r+0x42>
 800b486:	2316      	movs	r3, #22
 800b488:	6003      	str	r3, [r0, #0]
 800b48a:	2001      	movs	r0, #1
 800b48c:	e7e7      	b.n	800b45e <_raise_r+0x12>
 800b48e:	2100      	movs	r1, #0
 800b490:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b494:	4620      	mov	r0, r4
 800b496:	4798      	blx	r3
 800b498:	2000      	movs	r0, #0
 800b49a:	e7e0      	b.n	800b45e <_raise_r+0x12>

0800b49c <raise>:
 800b49c:	4b02      	ldr	r3, [pc, #8]	@ (800b4a8 <raise+0xc>)
 800b49e:	4601      	mov	r1, r0
 800b4a0:	6818      	ldr	r0, [r3, #0]
 800b4a2:	f7ff bfd3 	b.w	800b44c <_raise_r>
 800b4a6:	bf00      	nop
 800b4a8:	2000005c 	.word	0x2000005c

0800b4ac <_kill_r>:
 800b4ac:	b538      	push	{r3, r4, r5, lr}
 800b4ae:	4d07      	ldr	r5, [pc, #28]	@ (800b4cc <_kill_r+0x20>)
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	4608      	mov	r0, r1
 800b4b6:	4611      	mov	r1, r2
 800b4b8:	602b      	str	r3, [r5, #0]
 800b4ba:	f7f6 fcfd 	bl	8001eb8 <_kill>
 800b4be:	1c43      	adds	r3, r0, #1
 800b4c0:	d102      	bne.n	800b4c8 <_kill_r+0x1c>
 800b4c2:	682b      	ldr	r3, [r5, #0]
 800b4c4:	b103      	cbz	r3, 800b4c8 <_kill_r+0x1c>
 800b4c6:	6023      	str	r3, [r4, #0]
 800b4c8:	bd38      	pop	{r3, r4, r5, pc}
 800b4ca:	bf00      	nop
 800b4cc:	20000814 	.word	0x20000814

0800b4d0 <_getpid_r>:
 800b4d0:	f7f6 bcea 	b.w	8001ea8 <_getpid>

0800b4d4 <__swhatbuf_r>:
 800b4d4:	b570      	push	{r4, r5, r6, lr}
 800b4d6:	460c      	mov	r4, r1
 800b4d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4dc:	2900      	cmp	r1, #0
 800b4de:	b096      	sub	sp, #88	@ 0x58
 800b4e0:	4615      	mov	r5, r2
 800b4e2:	461e      	mov	r6, r3
 800b4e4:	da0d      	bge.n	800b502 <__swhatbuf_r+0x2e>
 800b4e6:	89a3      	ldrh	r3, [r4, #12]
 800b4e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b4ec:	f04f 0100 	mov.w	r1, #0
 800b4f0:	bf14      	ite	ne
 800b4f2:	2340      	movne	r3, #64	@ 0x40
 800b4f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b4f8:	2000      	movs	r0, #0
 800b4fa:	6031      	str	r1, [r6, #0]
 800b4fc:	602b      	str	r3, [r5, #0]
 800b4fe:	b016      	add	sp, #88	@ 0x58
 800b500:	bd70      	pop	{r4, r5, r6, pc}
 800b502:	466a      	mov	r2, sp
 800b504:	f000 f848 	bl	800b598 <_fstat_r>
 800b508:	2800      	cmp	r0, #0
 800b50a:	dbec      	blt.n	800b4e6 <__swhatbuf_r+0x12>
 800b50c:	9901      	ldr	r1, [sp, #4]
 800b50e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b512:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b516:	4259      	negs	r1, r3
 800b518:	4159      	adcs	r1, r3
 800b51a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b51e:	e7eb      	b.n	800b4f8 <__swhatbuf_r+0x24>

0800b520 <__smakebuf_r>:
 800b520:	898b      	ldrh	r3, [r1, #12]
 800b522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b524:	079d      	lsls	r5, r3, #30
 800b526:	4606      	mov	r6, r0
 800b528:	460c      	mov	r4, r1
 800b52a:	d507      	bpl.n	800b53c <__smakebuf_r+0x1c>
 800b52c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b530:	6023      	str	r3, [r4, #0]
 800b532:	6123      	str	r3, [r4, #16]
 800b534:	2301      	movs	r3, #1
 800b536:	6163      	str	r3, [r4, #20]
 800b538:	b003      	add	sp, #12
 800b53a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b53c:	ab01      	add	r3, sp, #4
 800b53e:	466a      	mov	r2, sp
 800b540:	f7ff ffc8 	bl	800b4d4 <__swhatbuf_r>
 800b544:	9f00      	ldr	r7, [sp, #0]
 800b546:	4605      	mov	r5, r0
 800b548:	4639      	mov	r1, r7
 800b54a:	4630      	mov	r0, r6
 800b54c:	f7fd fbc0 	bl	8008cd0 <_malloc_r>
 800b550:	b948      	cbnz	r0, 800b566 <__smakebuf_r+0x46>
 800b552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b556:	059a      	lsls	r2, r3, #22
 800b558:	d4ee      	bmi.n	800b538 <__smakebuf_r+0x18>
 800b55a:	f023 0303 	bic.w	r3, r3, #3
 800b55e:	f043 0302 	orr.w	r3, r3, #2
 800b562:	81a3      	strh	r3, [r4, #12]
 800b564:	e7e2      	b.n	800b52c <__smakebuf_r+0xc>
 800b566:	89a3      	ldrh	r3, [r4, #12]
 800b568:	6020      	str	r0, [r4, #0]
 800b56a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b56e:	81a3      	strh	r3, [r4, #12]
 800b570:	9b01      	ldr	r3, [sp, #4]
 800b572:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b576:	b15b      	cbz	r3, 800b590 <__smakebuf_r+0x70>
 800b578:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b57c:	4630      	mov	r0, r6
 800b57e:	f000 f81d 	bl	800b5bc <_isatty_r>
 800b582:	b128      	cbz	r0, 800b590 <__smakebuf_r+0x70>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	f023 0303 	bic.w	r3, r3, #3
 800b58a:	f043 0301 	orr.w	r3, r3, #1
 800b58e:	81a3      	strh	r3, [r4, #12]
 800b590:	89a3      	ldrh	r3, [r4, #12]
 800b592:	431d      	orrs	r5, r3
 800b594:	81a5      	strh	r5, [r4, #12]
 800b596:	e7cf      	b.n	800b538 <__smakebuf_r+0x18>

0800b598 <_fstat_r>:
 800b598:	b538      	push	{r3, r4, r5, lr}
 800b59a:	4d07      	ldr	r5, [pc, #28]	@ (800b5b8 <_fstat_r+0x20>)
 800b59c:	2300      	movs	r3, #0
 800b59e:	4604      	mov	r4, r0
 800b5a0:	4608      	mov	r0, r1
 800b5a2:	4611      	mov	r1, r2
 800b5a4:	602b      	str	r3, [r5, #0]
 800b5a6:	f7f6 fce7 	bl	8001f78 <_fstat>
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	d102      	bne.n	800b5b4 <_fstat_r+0x1c>
 800b5ae:	682b      	ldr	r3, [r5, #0]
 800b5b0:	b103      	cbz	r3, 800b5b4 <_fstat_r+0x1c>
 800b5b2:	6023      	str	r3, [r4, #0]
 800b5b4:	bd38      	pop	{r3, r4, r5, pc}
 800b5b6:	bf00      	nop
 800b5b8:	20000814 	.word	0x20000814

0800b5bc <_isatty_r>:
 800b5bc:	b538      	push	{r3, r4, r5, lr}
 800b5be:	4d06      	ldr	r5, [pc, #24]	@ (800b5d8 <_isatty_r+0x1c>)
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	4604      	mov	r4, r0
 800b5c4:	4608      	mov	r0, r1
 800b5c6:	602b      	str	r3, [r5, #0]
 800b5c8:	f7f6 fce6 	bl	8001f98 <_isatty>
 800b5cc:	1c43      	adds	r3, r0, #1
 800b5ce:	d102      	bne.n	800b5d6 <_isatty_r+0x1a>
 800b5d0:	682b      	ldr	r3, [r5, #0]
 800b5d2:	b103      	cbz	r3, 800b5d6 <_isatty_r+0x1a>
 800b5d4:	6023      	str	r3, [r4, #0]
 800b5d6:	bd38      	pop	{r3, r4, r5, pc}
 800b5d8:	20000814 	.word	0x20000814

0800b5dc <_init>:
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	bf00      	nop
 800b5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e2:	bc08      	pop	{r3}
 800b5e4:	469e      	mov	lr, r3
 800b5e6:	4770      	bx	lr

0800b5e8 <_fini>:
 800b5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ea:	bf00      	nop
 800b5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5ee:	bc08      	pop	{r3}
 800b5f0:	469e      	mov	lr, r3
 800b5f2:	4770      	bx	lr
