EESchema Schematic File Version 4
LIBS:DeWille-cache
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 6
Title "DeWille"
Date "2019-11-01"
Rev "1"
Comp "Zmei Research Ltd"
Comment1 "DeWille - DYI DAC"
Comment2 "License: CC-Attribution-ShareAlike"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 11200 3800 1350 1100
U 5DBF9B5A
F0 "DAC_LEFT" 50
F1 "pcm1794_dac.sch" 50
F2 "I+" I R 12550 4300 50 
F3 "I-" I R 12550 4400 50 
F4 "LRCK" I L 11200 3900 50 
F5 "DATA" I L 11200 4000 50 
F6 "BCK" I L 11200 4100 50 
F7 "SCK" I L 11200 4200 50 
F8 "MISO" O L 11200 4400 50 
F9 "~CS~" I L 11200 4700 50 
F10 "MOSI" I L 11200 4500 50 
F11 "~RST~" I L 11200 4800 50 
F12 "SCLK" I L 11200 4600 50 
F13 "+15VA" U R 12550 4000 50 
F14 "+3V3DAC" U R 12550 3900 50 
$EndSheet
Wire Wire Line
	11200 3900 10300 3900
Wire Wire Line
	10300 3900 10300 5300
Wire Wire Line
	10300 5300 11200 5300
Wire Wire Line
	11200 5400 10400 5400
Wire Wire Line
	10400 5400 10400 4000
Wire Wire Line
	10400 4000 11200 4000
Wire Wire Line
	11200 4100 10500 4100
Wire Wire Line
	10500 4100 10500 5500
Wire Wire Line
	10500 5500 11200 5500
Wire Wire Line
	11200 4400 10700 4400
Wire Wire Line
	10700 4400 10700 5800
Wire Wire Line
	10700 5800 11200 5800
Wire Wire Line
	11200 4500 10800 4500
Wire Wire Line
	10800 4500 10800 5900
Wire Wire Line
	10800 5900 11200 5900
Wire Wire Line
	11200 6000 10900 6000
Wire Wire Line
	10900 6000 10900 4600
Wire Wire Line
	10900 4600 11200 4600
Wire Wire Line
	11200 6200 11000 6200
Wire Wire Line
	11000 6200 11000 4800
Wire Wire Line
	11000 4800 11200 4800
Connection ~ 10300 3900
Connection ~ 10400 4000
Connection ~ 10700 4400
Connection ~ 10800 4500
Connection ~ 10900 4600
Wire Wire Line
	10200 4800 11000 4800
Connection ~ 11000 4800
Wire Wire Line
	12550 3900 12650 3900
Wire Wire Line
	12650 3900 12650 3500
$Sheet
S 11200 5200 1350 1100
U 5DCC3140
F0 "DAC_RIGHT" 50
F1 "pcm1794_dac.sch" 50
F2 "I+" I R 12550 5700 50 
F3 "I-" I R 12550 5800 50 
F4 "LRCK" I L 11200 5300 50 
F5 "DATA" I L 11200 5400 50 
F6 "BCK" I L 11200 5500 50 
F7 "SCK" I L 11200 5600 50 
F8 "MISO" O L 11200 5800 50 
F9 "~CS~" I L 11200 6100 50 
F10 "MOSI" I L 11200 5900 50 
F11 "~RST~" I L 11200 6200 50 
F12 "SCLK" I L 11200 6000 50 
F13 "+15VA" U R 12550 5400 50 
F14 "+3V3DAC" U R 12550 5300 50 
$EndSheet
Wire Wire Line
	12550 5300 12650 5300
Wire Wire Line
	12650 5300 12650 3900
Connection ~ 12650 3900
Wire Wire Line
	12550 5400 12750 5400
Wire Wire Line
	12550 4000 12750 4000
Connection ~ 12750 4000
Wire Wire Line
	12750 4000 12750 3400
Wire Wire Line
	12750 4000 12750 5400
$Sheet
S 6000 5350 1350 1150
U 5DDEE9E3
F0 "Control" 50
F1 "Control.sch" 50
F2 "MISO" I R 7350 5650 50 
F3 "MOSI" O R 7350 5750 50 
F4 "SCLK" O R 7350 5850 50 
F5 "~CS_DACL~" O R 7350 6250 50 
F6 "~CS_DACR~" O R 7350 6350 50 
F7 "~CS_FPGA~" O R 7350 6050 50 
F8 "~CS_CLK~" O R 7350 6150 50 
$EndSheet
$Sheet
S 6000 2150 1350 1150
U 5DD2C0D9
F0 "Clock" 50
F1 "Clock.sch" 50
F2 "CLKOUT1" O R 7350 2400 50 
F3 "CLKOUT2" O R 7350 2500 50 
F4 "~RST~" I R 7350 3200 50 
F5 "~CS~" I R 7350 3100 50 
F6 "MISO" O R 7350 2800 50 
F7 "SCLK" I R 7350 3000 50 
F8 "MOSI" I R 7350 2900 50 
F9 "+5V" I R 7350 2250 50 
F10 "CLKOUT3" I R 7350 2600 50 
$EndSheet
Wire Wire Line
	7350 3900 10300 3900
Wire Wire Line
	7350 4000 10400 4000
$Sheet
S 6000 3600 1350 1350
U 5DCFEDFC
F0 "SignalProcessing" 50
F1 "SignalProcessing.sch" 50
F2 "LRCK_OUT" O R 7350 3900 50 
F3 "BCK_OUT" O R 7350 4100 50 
F4 "DATA_OUT" O R 7350 4000 50 
F5 "SCK_IN" I R 7350 4200 50 
F6 "MOSI" I R 7350 4500 50 
F7 "MISO" O R 7350 4400 50 
F8 "SCLK" I R 7350 4600 50 
F9 "~CS~" I R 7350 4700 50 
$EndSheet
Wire Wire Line
	7350 4400 7600 4400
Wire Wire Line
	7350 4500 7700 4500
Wire Wire Line
	7350 4600 7800 4600
Text Label 8900 4400 0    50   ~ 0
MISO
Text Label 8900 4500 0    50   ~ 0
MOSI
Text Label 8900 4600 0    50   ~ 0
SCLK
Connection ~ 8050 4600
Wire Wire Line
	8050 4600 10900 4600
Wire Wire Line
	7350 3000 8050 3000
Wire Wire Line
	8050 3000 8050 4600
Wire Wire Line
	7350 2900 8150 2900
Wire Wire Line
	8150 2900 8150 4500
Connection ~ 8150 4500
Wire Wire Line
	8150 4500 10800 4500
Wire Wire Line
	7350 2800 8250 2800
Wire Wire Line
	8250 2800 8250 4400
Connection ~ 8250 4400
Wire Wire Line
	8250 4400 10700 4400
Wire Wire Line
	7350 2600 8350 2600
Wire Wire Line
	7350 2500 8450 2500
Wire Wire Line
	7350 4100 10500 4100
Connection ~ 10500 4100
Wire Wire Line
	7350 4200 8350 4200
Wire Wire Line
	8350 4200 8350 2600
Wire Wire Line
	8450 2500 8450 4900
Wire Wire Line
	8450 4900 10050 4900
Wire Wire Line
	10050 4900 10050 5600
Wire Wire Line
	10050 5600 11200 5600
Wire Wire Line
	11200 4200 8550 4200
Wire Wire Line
	8550 4200 8550 2400
Wire Wire Line
	8550 2400 7350 2400
Text Label 9950 4700 0    50   ~ 0
~DACL_CS~
Text Label 10150 6100 0    50   ~ 0
~DACR_CS~
Wire Wire Line
	7600 4400 7600 5650
Wire Wire Line
	7600 5650 7350 5650
Connection ~ 7600 4400
Wire Wire Line
	7600 4400 8250 4400
Wire Wire Line
	7700 4500 7700 5750
Wire Wire Line
	7700 5750 7350 5750
Connection ~ 7700 4500
Wire Wire Line
	7700 4500 8150 4500
Wire Wire Line
	7800 4600 7800 5850
Wire Wire Line
	7800 5850 7350 5850
Connection ~ 7800 4600
Wire Wire Line
	7800 4600 8050 4600
Wire Wire Line
	7350 4700 7500 4700
Wire Wire Line
	7500 4700 7500 6050
Wire Wire Line
	7500 6050 7350 6050
Wire Wire Line
	7350 3100 7900 3100
Wire Wire Line
	7900 3100 7900 6150
Wire Wire Line
	7900 6150 7350 6150
Wire Wire Line
	7350 6250 8000 6250
Wire Wire Line
	8000 6250 8000 4700
Wire Wire Line
	8000 4700 11200 4700
Wire Wire Line
	8100 6100 8100 6350
Wire Wire Line
	8100 6350 7350 6350
Wire Wire Line
	8100 6100 11200 6100
Text Label 8900 3900 0    50   ~ 0
DAC_LRCK
Text Label 8900 4000 0    50   ~ 0
DAC_DATA
Text Label 8900 4100 0    50   ~ 0
DAC_BCK
Text Label 8900 4200 0    50   ~ 0
DACL_SCK
Text Label 8900 4900 0    50   ~ 0
DACR_SCK
Text Label 7450 4200 0    50   ~ 0
FPGA_SCK
$EndSCHEMATC
