{"version":"1.1.0","info":[["/Users/nathan/cse141l_project/src/alu_tb.sv",[[[[[["alu_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[60,9]],[[["alu_cmd",[[3,2],[3,19]],[[3,12],[3,19]],["alu_tb"],["variable","reg"]],["inA",[[4,2],[4,15]],[[4,12],[4,15]],["alu_tb"],["variable","reg"]],["inB",[[4,2],[4,20]],[[4,17],[4,20]],["alu_tb"],["variable","inA"]],["sc_i",[[5,2],[5,10]],[[5,6],[5,10]],["alu_tb"],["variable","reg"]],["rslt",[[8,2],[8,17]],[[8,13],[8,17]],["alu_tb"],["variable","wire"]],["sc_o",[[9,2],[9,11]],[[9,7],[9,11]],["alu_tb"],["variable","wire"]],["pari",[[10,2],[10,11]],[[10,7],[10,11]],["alu_tb"],["variable","wire"]],["zero",[[11,2],[11,11]],[[11,7],[11,11]],["alu_tb"],["variable","wire"]],["neq",[[12,2],[12,10]],[[12,7],[12,10]],["alu_tb"],["variable","wire"]],["alu_inst",[[15,2],[25,3]],[[15,6],[15,14]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/alu.sv",[[[[[["alu",[[2,0],[13,2]],[[2,7],[2,10]],[],["module"]],[33,10]],[[["alu_cmd",[[3,4],[3,30]],[[3,23],[3,30]],["alu"],["port","input"]],["inA",[[4,4],[4,26]],[[4,23],[4,26]],["alu"],["port","input"]],["inB",[[5,4],[5,7]],[[5,4],[5,7]],["alu"],["port","inA"]],["rslt",[[7,4],[7,27]],[[7,23],[7,27]],["alu"],["port","logic"]],["pari",[[8,4],[10,8]],[[10,4],[10,8]],["alu"],["port","logic"]],["eq",[[12,4],[12,6]],[[12,4],[12,6]],["alu"],["port","pari"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/Control.sv",[[[[[["Control",[[1,0],[14,2]],[[1,7],[1,14]],[],["module"]],[88,10]],[[["opwidth",[[2,4],[2,25]],[[2,14],[2,21]],["Control"],["parameter-port","parameter"]],["mcodebits",[[3,4],[3,17]],[[3,4],[3,13]],["Control"],["parameter-port","opwidth"]],["instr",[[5,4],[5,31]],[[5,26],[5,31]],["Control"],["port","input"]],["RegDst",[[6,4],[6,23]],[[6,17],[6,23]],["Control"],["port","logic"]],["Branch",[[7,4],[7,10]],[[7,4],[7,10]],["Control"],["port","RegDst"]],["MemtoReg",[[8,4],[8,12]],[[8,4],[8,12]],["Control"],["port","Branch"]],["MemWrite",[[9,4],[9,12]],[[9,4],[9,12]],["Control"],["port","MemtoReg"]],["ALUSrc",[[10,4],[10,10]],[[10,4],[10,10]],["Control"],["port","MemWrite"]],["RegWrite",[[11,4],[11,12]],[[11,4],[11,12]],["Control"],["port","ALUSrc"]],["MoveCtrl",[[12,4],[12,12]],[[12,4],[12,12]],["Control"],["port","RegWrite"]],["ALUOp",[[13,4],[13,36]],[[13,31],[13,36]],["Control"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/dat_mem.sv",[[[[[["dat_mem",[[1,0],[7,2]],[[1,7],[1,14]],[],["module"]],[19,10]],[[["dat_in",[[2,4],[2,29]],[[2,23],[2,29]],["dat_mem"],["port","input"]],["clk",[[3,4],[3,26]],[[3,23],[3,26]],["dat_mem"],["port","input"]],["wr_en",[[4,4],[4,28]],[[4,23],[4,28]],["dat_mem"],["port","input"]],["addr",[[5,4],[5,27]],[[5,23],[5,27]],["dat_mem"],["port","input"]],["dat_out",[[6,4],[6,30]],[[6,23],[6,30]],["dat_mem"],["port","logic"]],["core",[[9,2],[9,23]],[[9,14],[9,18]],["dat_mem"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/instr_ROM.sv",[[[[[["instr_ROM",[[3,0],[8,2]],[[3,7],[3,16]],[],["module"]],[18,1]],[[["D",[[4,4],[4,20]],[[4,14],[4,15]],["instr_ROM"],["parameter-port","parameter"]],["prog_ctr",[[6,4],[6,33]],[[6,25],[6,33]],["instr_ROM"],["port","input"]],["mach_code",[[7,4],[7,34]],[[7,25],[7,34]],["instr_ROM"],["port","logic"]],["core",[[10,2],[10,24]],[[10,14],[10,18]],["instr_ROM"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/mux2.sv",[[[[[["mux2",[[0,0],[7,2]],[[0,7],[0,11]],[],["module"]],[11,9]],[[["width",[[1,4],[1,23]],[[1,14],[1,19]],["mux2"],["parameter-port","parameter"]],["a",[[3,4],[3,29]],[[3,28],[3,29]],["mux2"],["port","logic"]],["b",[[4,4],[4,29]],[[4,28],[4,29]],["mux2"],["port","logic"]],["sel",[[5,4],[5,19]],[[5,16],[5,19]],["mux2"],["port","logic"]],["y",[[6,4],[6,30]],[[6,29],[6,30]],["mux2"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/PC_LUT.sv",[[[[[["PC_LUT",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[15,10]],[[["D",[[1,4],[1,20]],[[1,14],[1,15]],["PC_LUT"],["parameter-port","parameter"]],["addr",[[3,4],[3,29]],[[3,25],[3,29]],["PC_LUT"],["port","input"]],["target",[[4,4],[4,31]],[[4,25],[4,31]],["PC_LUT"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/PC.sv",[[[[[["PC",[[3,0],[12,2]],[[3,7],[3,9]],[],["module"]],[20,10]],[[["D",[[4,4],[4,20]],[[4,14],[4,15]],["PC"],["parameter-port","parameter"]],["reset",[[6,4],[6,30]],[[6,25],[6,30]],["PC"],["port","input"]],["clk",[[7,4],[7,7]],[[7,4],[7,7]],["PC"],["port","reset"]],["reljump_en",[[8,4],[8,14]],[[8,4],[8,14]],["PC"],["port","clk"]],["absjump_en",[[9,4],[9,14]],[[9,4],[9,14]],["PC"],["port","reljump_en"]],["target",[[10,4],[10,31]],[[10,25],[10,31]],["PC"],["port","input"]],["prog_ctr",[[11,4],[11,33]],[[11,25],[11,33]],["PC"],["port","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/reg_file.sv",[[[[[["reg_file",[[2,0],[15,2]],[[2,7],[2,15]],[],["module"]],[39,10]],[[["pw",[[3,4],[3,20]],[[3,14],[3,16]],["reg_file"],["parameter-port","parameter"]],["dat_in",[[5,4],[5,32]],[[5,26],[5,32]],["reg_file"],["port","input"]],["clk",[[6,4],[6,29]],[[6,26],[6,29]],["reg_file"],["port","input"]],["wr_en",[[7,4],[7,31]],[[7,26],[7,31]],["reg_file"],["port","input"]],["wr_addr",[[8,4],[8,33]],[[8,26],[8,33]],["reg_file"],["port","input"]],["rd_addrA",[[9,4],[9,12]],[[9,4],[9,12]],["reg_file"],["port","wr_addr"]],["rd_addrB",[[10,4],[10,12]],[[10,4],[10,12]],["reg_file"],["port","rd_addrA"]],["par",[[11,4],[11,29]],[[11,26],[11,29]],["reg_file"],["port","input"]],["datA_out",[[12,4],[12,34]],[[12,26],[12,34]],["reg_file"],["port","logic"]],["datB_out",[[13,4],[13,12]],[[13,4],[13,12]],["reg_file"],["port","datA_out"]],["out_reg",[[14,4],[14,11]],[[14,4],[14,11]],["reg_file"],["port","datB_out"]],["core",[[17,2],[17,25]],[[17,14],[17,18]],["reg_file"],["variable","logic"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/top_level_tb.sv",[[[[[["top_level_tb",[[0,0],[0,20]],[[0,7],[0,19]],[],["module"]],[39,9]],[[["clk",[[3,2],[3,15]],[[3,8],[3,11]],["top_level_tb"],["variable","reg"]],["reset",[[4,2],[4,17]],[[4,8],[4,13]],["top_level_tb"],["variable","reg"]],["req",[[5,2],[5,15]],[[5,8],[5,11]],["top_level_tb"],["variable","reg"]],["done",[[6,2],[6,12]],[[6,8],[6,12]],["top_level_tb"],["variable","logic"]],["dut",[[9,2],[14,3]],[[9,12],[9,15]],["top_level_tb"],["instance","top_level"]]]]]]],null,0]],["/Users/nathan/cse141l_project/src/top_level.sv",[[[[[["top_level",[[1,0],[6,2]],[[1,7],[1,16]],[],["module"]],[132,10]],[[["clk",[[2,4],[2,20]],[[2,17],[2,20]],["top_level"],["port","input"]],["reset",[[3,4],[3,9]],[[3,4],[3,9]],["top_level"],["port","clk"]],["req",[[4,4],[4,7]],[[4,4],[4,7]],["top_level"],["port","reset"]],["done",[[5,4],[5,21]],[[5,17],[5,21]],["top_level"],["port","logic"]],["D",[[7,2],[8,8]],[[7,12],[7,13]],["top_level"],["parameter"]],["target",[[9,2],[9,21]],[[9,15],[9,21]],["top_level"],["variable","wire"]],["prog_ctr",[[9,2],[10,10]],[[10,2],[10,10]],["top_level"],["variable","target"]],["RegDst",[[12,2],[12,13]],[[12,7],[12,13]],["top_level"],["variable","wire"]],["Branch",[[12,2],[12,21]],[[12,15],[12,21]],["top_level"],["variable","RegDst"]],["MemtoReg",[[12,2],[12,31]],[[12,23],[12,31]],["top_level"],["variable","Branch"]],["MemWrite",[[12,2],[12,41]],[[12,33],[12,41]],["top_level"],["variable","MemtoReg"]],["ALUSrc",[[12,2],[12,49]],[[12,43],[12,49]],["top_level"],["variable","MemWrite"]],["RegWrite",[[12,2],[12,59]],[[12,51],[12,59]],["top_level"],["variable","ALUSrc"]],["MoveCtrl",[[12,2],[12,69]],[[12,61],[12,69]],["top_level"],["variable","RegWrite"]],["ALUOp",[[13,2],[13,18]],[[13,13],[13,18]],["top_level"],["variable","wire"]],["instr",[[14,2],[14,18]],[[14,13],[14,18]],["top_level"],["variable","wire"]],["datA",[[15,2],[15,17]],[[15,13],[15,17]],["top_level"],["variable","wire"]],["datB",[[15,2],[15,23]],[[15,19],[15,23]],["top_level"],["variable","datA"]],["out",[[15,2],[15,28]],[[15,25],[15,28]],["top_level"],["variable","datB"]],["muxB",[[15,2],[16,6]],[[16,2],[16,6]],["top_level"],["variable","out"]],["rslt",[[15,2],[16,12]],[[16,8],[16,12]],["top_level"],["variable","muxB"]],["immed",[[15,2],[17,7]],[[17,2],[17,7]],["top_level"],["variable","rslt"]],["mem_out_data",[[15,2],[18,14]],[[18,2],[18,14]],["top_level"],["variable","immed"]],["regfile_dat",[[15,2],[19,13]],[[19,2],[19,13]],["top_level"],["variable","mem_out_data"]],["sc_o",[[20,2],[21,10]],[[21,6],[21,10]],["top_level"],["variable","logic"]],["sc_in",[[20,2],[22,11]],[[22,6],[22,11]],["top_level"],["variable","sc_o"]],["pariQ",[[20,2],[23,11]],[[23,6],[23,11]],["top_level"],["variable","sc_in"]],["zeroQ",[[20,2],[24,11]],[[24,6],[24,11]],["top_level"],["variable","pariQ"]],["relj",[[25,2],[25,11]],[[25,7],[25,11]],["top_level"],["variable","wire"]],["absj",[[26,2],[26,15]],[[26,7],[26,11]],["top_level"],["variable","wire"]],["pari",[[27,2],[27,11]],[[27,7],[27,11]],["top_level"],["variable","wire"]],["zero",[[27,2],[27,17]],[[27,13],[27,17]],["top_level"],["variable","pari"]],["eq",[[27,2],[27,21]],[[27,19],[27,21]],["top_level"],["variable","zero"]],["sc_clr",[[27,2],[27,29]],[[27,23],[27,29]],["top_level"],["variable","eq"]],["sc_en",[[27,2],[27,36]],[[27,31],[27,36]],["top_level"],["variable","sc_clr"]],["reljump_en",[[28,2],[28,17]],[[28,7],[28,17]],["top_level"],["variable","wire"]],["mach_code",[[29,2],[29,22]],[[29,13],[29,22]],["top_level"],["variable","wire"]],["rd_addrA",[[30,2],[30,21]],[[30,13],[30,21]],["top_level"],["variable","wire"]],["rd_addrB",[[30,2],[30,31]],[[30,23],[30,31]],["top_level"],["variable","rd_addrA"]],["pc1",[[44,2],[54,3]],[[47,6],[47,9]],["top_level"],["instance","PC"]],["pl1",[[57,2],[62,3]],[[59,4],[59,7]],["top_level"],["instance","PC_LUT"]],["ir1",[[65,2],[68,3]],[[65,12],[65,15]],["top_level"],["instance","instr_ROM"]],["ctl1",[[71,2],[81,3]],[[71,10],[71,14]],["top_level"],["instance","Control"]],["rf1",[[86,2],[99,3]],[[88,4],[88,7]],["top_level"],["instance","reg_file"]],["alu1",[[103,2],[112,3]],[[103,6],[103,10]],["top_level"],["instance","alu"]],["dm1",[[114,2],[120,3]],[[114,10],[114,13]],["top_level"],["instance","dat_mem"]]]]]]],null,0]]]}