<profile>

<section name = "Vitis HLS Report for 'read_attn'" level="0">
<item name = "Date">Wed Jul 31 17:05:28 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17038, 17038, 0.170 ms, 0.170 ms, 17038, 17038, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset">17036, 17036, 10, 1, 1, 17028, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1275, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 512, 64, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln322_1_fu_225_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln322_fu_237_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln324_1_fu_439_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln324_fu_303_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln326_fu_433_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln329_1_fu_417_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln329_2_fu_495_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln329_3_fu_335_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln329_fu_213_p2">+, 0, 0, 22, 15, 15</column>
<column name="and_ln322_fu_289_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_245">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln322_fu_219_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="icmp_ln324_fu_243_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln326_fu_283_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln329_fu_512_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln324_fu_309_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln322_1_fu_269_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln322_2_fu_295_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln322_3_fu_383_p3">select, 0, 0, 12, 1, 13</column>
<column name="select_ln322_fu_249_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln324_1_fu_341_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln324_2_fu_391_p3">select, 0, 0, 12, 1, 13</column>
<column name="select_ln324_3_fu_445_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln324_fu_315_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln322_fu_277_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten19_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_k_patch_2">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_q_patch_block_2">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_q_patch_offset_load">9, 2, 3, 6</column>
<column name="attn_stream_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten19_fu_122">9, 2, 15, 30</column>
<column name="indvar_flatten_fu_114">9, 2, 11, 22</column>
<column name="inout1_blk_n_AR">9, 2, 1, 2</column>
<column name="inout1_blk_n_R">9, 2, 1, 2</column>
<column name="k_patch_fu_110">9, 2, 8, 16</column>
<column name="q_patch_block_fu_118">9, 2, 6, 12</column>
<column name="q_patch_offset_fu_106">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="indvar_flatten19_fu_122">15, 0, 15, 0</column>
<column name="indvar_flatten_fu_114">11, 0, 11, 0</column>
<column name="inout1_addr_read_reg_582">256, 0, 256, 0</column>
<column name="k_patch_fu_110">8, 0, 8, 0</column>
<column name="q_patch_block_fu_118">6, 0, 6, 0</column>
<column name="q_patch_offset_fu_106">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln329_2_reg_566">1, 0, 1, 0</column>
<column name="trunc_ln329_7_reg_571">59, 0, 59, 0</column>
<column name="trunc_ln329_reg_557">5, 0, 5, 0</column>
<column name="trunc_ln329_2_reg_566">64, 32, 1, 0</column>
<column name="trunc_ln329_reg_557">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, read_attn, return value</column>
<column name="m_axi_inout1_AWVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WDATA">out, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WSTRB">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WLAST">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RDATA">in, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RLAST">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RFIFONUM">in, 9, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RUSER">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BUSER">in, 1, m_axi, inout1, pointer</column>
<column name="attn_stream_din">out, 128, ap_fifo, attn_stream, pointer</column>
<column name="attn_stream_num_data_valid">in, 2, ap_fifo, attn_stream, pointer</column>
<column name="attn_stream_fifo_cap">in, 2, ap_fifo, attn_stream, pointer</column>
<column name="attn_stream_full_n">in, 1, ap_fifo, attn_stream, pointer</column>
<column name="attn_stream_write">out, 1, ap_fifo, attn_stream, pointer</column>
<column name="attn">in, 64, ap_none, attn, scalar</column>
</table>
</item>
</section>
</profile>
