/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   /home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/memory.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/types.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base-types.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/host-info.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/module-host-config.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/bitcount.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/ram.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/pywrap.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/memory-space.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/time.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/conf-object.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/vect.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/help-macros.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/strbuf.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/alloc.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/attr-value.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/version.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/sobject.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/memory-transaction.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/map-demap.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/pci.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/transaction.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/map-target.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/direct-memory.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/processor/types.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-common.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/transaction.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml12-compatibility.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-v31.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-v21.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/msi-capabilities.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcix-capabilities.dml
 *   /home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pci-capabilities.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/translator.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/cbdata.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/signal.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/device-api.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/obsolete/5.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/simulator/embed.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/obsolete/4_8.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/sim-exception.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/object-locks.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/notifier.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/hap-producer.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/global-notifier.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/event.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/configuration.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/log.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/clock.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/cycle.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/local-time.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/bigtime.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/duration.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/int128.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/arith.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/base/callbacks.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/frags.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/swabber.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/dbuffer.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/build-id.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/build-id-6.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/simulator/python.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/util/hashtab.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view-read-only.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/int-register.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/bank-instrumentation.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/model-iface/instrumentation-provider.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/devs/io-memory.dml
 *   /home/david/simics/simics-6.0.128/linux64/bin/dml/api/6/1.4/simics/C.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "odecam-pci-device-dml.h"
#include "odecam-pci-device-dml-protos.c"
static attr_value_t get_config_registers(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = _DML_M_config_registers__get(_dev);
    goto exit1;
exit1: ;
    #line 98 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_expansion_rom(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 917 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v5_obj UNUSED  = NULL;
    #line 918 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *v5_port UNUSED  = NULL;
    #line 921 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_attr_is_object(*_val)) {
        #line 922 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v5_obj = SIM_attr_object(*_val);
    } else 
    #line 923 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_attr_is_list(*_val)) {
        {
            #line 924 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v5_obj = SIM_attr_object(SIM_attr_list_item(*_val, (uint32 )0ULL));
        }
        {
            #line 925 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v5_port = SIM_attr_string(SIM_attr_list_item(*_val, (uint32 )1ULL));
        }
    }
    #line 929 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v5_obj == _dev->expansion_rom.obj && (_dev->expansion_rom.port == (NULL) ? v5_port == (NULL) : !(v5_port == (NULL)) && (int64 )strcmp(v5_port, _dev->expansion_rom.port) == 0LL)) {
        #line 932 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _status = (int32 )0LL;
        goto exit2;
    }
    #line 935 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v5_obj == NULL)) {
        #line 936 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v10_valid UNUSED  = 1;
        {
            _each_in_t v11__each_in_expr UNUSED  = (_each_in_t){_each__interface__in__expansion_rom, 0, 1, 0, 1};
            #line 937 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (int _outer_idx = v11__each_in_expr.starti; _outer_idx < v11__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v11__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v11__each_in_expr.array_size;
                uint64 _start = _num * v11__each_in_expr.array_idx;
                #line 937 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    interface v12_iface UNUSED  = ((interface ) {(struct _interface *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 938 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (((struct _interface *) (v12_iface).trait)->_required) {
                        #line 939 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if (SIM_c_get_port_interface(v5_obj, ((struct _name *) (UPCAST(v12_iface, interface, object.name)).trait)->name, v5_port) == (NULL)) {
                            #line 941 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            if (!(v5_port == NULL)) {
                                #line 945 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", ((struct _name *) (UPCAST(v12_iface, interface, object.name)).trait)->name, v5_port, SIM_object_name(v5_obj));
                            } else {
                                #line 950 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v5_obj), ((struct _name *) (UPCAST(v12_iface, interface, object.name)).trait)->name);
                            }
                            {
                                #line 951 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                v10_valid = 0;
                            }
                        }
                    }
                }
            }
        }
        #line 955 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v10_valid) {
            #line 956 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )2LL;
            goto exit2;
        }
        #line 957 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        char const *v10_old_port UNUSED  = _dev->expansion_rom.port;
        {
            #line 958 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _dev->expansion_rom.port = v5_port;
        }
        #line 959 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v10_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, ((_connect) {(&(*_tr_expansion_rom__connect)), ((_identity_t) {.id = 6, .encoded_index = 0})}), v5_obj);
        {
            #line 960 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _dev->expansion_rom.port = v10_old_port;
        }
        #line 961 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v10_ok) {
            #line 962 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )3LL;
            goto exit2;
        }
    }
    #line 967 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(_dev->expansion_rom.port == NULL)) {
        #line 968 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        MM_FREE((void  *)_dev->expansion_rom.port);
    }
    {
        #line 969 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _dev->expansion_rom.port = !(v5_port == NULL) ? MM_STRDUP(v5_port) : (NULL);
    }
    #line 970 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_expansion_rom__set(_dev, v5_obj);
    #line 971 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit2;
exit2: ;
    #line 210 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_expansion_rom(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 983 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(_dev->expansion_rom.port == NULL)) {
        #line 984 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _val0 = SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(_dev->expansion_rom.obj), SIM_make_attr_string(_dev->expansion_rom.port));
        goto exit3;
    } else {
        #line 987 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _val0 = SIM_make_attr_object(_dev->expansion_rom.obj);
        goto exit3;
    }
exit3: ;
    #line 232 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_expansion_rom_size(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    {
        {
            #line 689 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((uint64_attr) {(&(*_tr_expansion_rom_size__uint64_attr)), ((_identity_t) {.id = 8, .encoded_index = 0})}), uint64_attr, attribute), *_val)) {
                goto throw1;
            }
            #line 690 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )0LL;
            goto exit4;
        }
        if (false) {
        throw1: ;
            #line 692 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )3LL;
            goto exit4;
        }
    }
exit4: ;
    #line 261 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_expansion_rom_size(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((uint64_attr) {(&(*_tr_expansion_rom_size__uint64_attr)), ((_identity_t) {.id = 8, .encoded_index = 0})}), uint64_attr, attribute));
    goto exit5;
exit5: ;
    #line 276 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_input(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    {
        {
            #line 689 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (_DML_M_input__set(_dev, *_val)) {
                goto throw2;
            }
            #line 690 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )0LL;
            goto exit6;
        }
        if (false) {
        throw2: ;
            #line 692 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )3LL;
            goto exit6;
        }
    }
exit6: ;
    #line 305 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_input(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = _DML_M_input__get(_dev);
    goto exit7;
exit7: ;
    #line 320 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_int_attr(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    {
        {
            #line 689 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((uint64_attr) {(&(*_tr_int_attr__uint64_attr)), ((_identity_t) {.id = 10, .encoded_index = 0})}), uint64_attr, attribute), *_val)) {
                goto throw3;
            }
            #line 690 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )0LL;
            goto exit8;
        }
        if (false) {
        throw3: ;
            #line 692 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )3LL;
            goto exit8;
        }
    }
exit8: ;
    #line 349 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_int_attr(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((uint64_attr) {(&(*_tr_int_attr__uint64_attr)), ((_identity_t) {.id = 10, .encoded_index = 0})}), uint64_attr, attribute));
    goto exit9;
exit9: ;
    #line 364 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static attr_value_t get_is_pcie_device(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = _DML_M_is_pcie_device__get(_dev);
    goto exit10;
exit10: ;
    #line 379 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_bus(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 917 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v48_obj UNUSED  = NULL;
    #line 918 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *v48_port UNUSED  = NULL;
    #line 921 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_attr_is_object(*_val)) {
        #line 922 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v48_obj = SIM_attr_object(*_val);
    } else 
    #line 923 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_attr_is_list(*_val)) {
        {
            #line 924 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v48_obj = SIM_attr_object(SIM_attr_list_item(*_val, (uint32 )0ULL));
        }
        {
            #line 925 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v48_port = SIM_attr_string(SIM_attr_list_item(*_val, (uint32 )1ULL));
        }
    }
    #line 929 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v48_obj == _dev->pci_bus.obj && (_dev->pci_bus.port == (NULL) ? v48_port == (NULL) : !(v48_port == (NULL)) && (int64 )strcmp(v48_port, _dev->pci_bus.port) == 0LL)) {
        #line 932 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _status = (int32 )0LL;
        goto exit11;
    }
    #line 935 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v48_obj == NULL)) {
        #line 936 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v53_valid UNUSED  = 1;
        {
            _each_in_t v54__each_in_expr UNUSED  = (_each_in_t){_each__interface__in__pci_bus, 0, 3, 0, 1};
            #line 937 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (int _outer_idx = v54__each_in_expr.starti; _outer_idx < v54__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v54__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v54__each_in_expr.array_size;
                uint64 _start = _num * v54__each_in_expr.array_idx;
                #line 937 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    interface v55_iface UNUSED  = ((interface ) {(struct _interface *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 938 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (((struct _interface *) (v55_iface).trait)->_required) {
                        #line 939 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if (SIM_c_get_port_interface(v48_obj, ((struct _name *) (UPCAST(v55_iface, interface, object.name)).trait)->name, v48_port) == (NULL)) {
                            #line 941 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            if (!(v48_port == NULL)) {
                                #line 945 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", ((struct _name *) (UPCAST(v55_iface, interface, object.name)).trait)->name, v48_port, SIM_object_name(v48_obj));
                            } else {
                                #line 950 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v48_obj), ((struct _name *) (UPCAST(v55_iface, interface, object.name)).trait)->name);
                            }
                            {
                                #line 951 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                v53_valid = 0;
                            }
                        }
                    }
                }
            }
        }
        #line 955 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v53_valid) {
            #line 956 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )2LL;
            goto exit11;
        }
        #line 957 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        char const *v53_old_port UNUSED  = _dev->pci_bus.port;
        {
            #line 958 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _dev->pci_bus.port = v48_port;
        }
        #line 959 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v53_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, ((_connect) {(&(*_tr_pci_bus__connect)), ((_identity_t) {.id = 13, .encoded_index = 0})}), v48_obj);
        {
            #line 960 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _dev->pci_bus.port = v53_old_port;
        }
        #line 961 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v53_ok) {
            #line 962 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _status = (int32 )3LL;
            goto exit11;
        }
    }
    #line 967 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(_dev->pci_bus.port == NULL)) {
        #line 968 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        MM_FREE((void  *)_dev->pci_bus.port);
    }
    {
        #line 969 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _dev->pci_bus.port = !(v48_port == NULL) ? MM_STRDUP(v48_port) : (NULL);
    }
    #line 970 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_bus__set(_dev, v48_obj);
    #line 971 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit11;
exit11: ;
    #line 491 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_bus(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    attr_value_t _val0;
    #line 983 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(_dev->pci_bus.port == NULL)) {
        #line 984 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _val0 = SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(_dev->pci_bus.obj), SIM_make_attr_string(_dev->pci_bus.port));
        goto exit12;
    } else {
        #line 987 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _val0 = SIM_make_attr_object(_dev->pci_bus.obj);
        goto exit12;
    }
exit12: ;
    #line 513 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_base_address_0(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32)), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit13;
exit13: ;
    #line 531 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_base_address_0(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32)), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register.get._get)));
    goto exit14;
exit14: ;
    #line 547 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_bist(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bist__set(_dev, (uint64 )SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit15;
exit15: ;
    #line 565 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_bist(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write) {(&(*_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write)), ((_identity_t) {.id = 24, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.get._get)));
    goto exit16;
exit16: ;
    #line 581 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_bus_address(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&(*_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)), ((_identity_t) {.id = 25, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit17;
exit17: ;
    #line 599 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_bus_address(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&(*_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)), ((_identity_t) {.id = 25, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.get._get)));
    goto exit18;
exit18: ;
    #line 615 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_cache_line_size(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 26, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit19;
exit19: ;
    #line 633 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_cache_line_size(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 26, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit20;
exit20: ;
    #line 649 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_capabilities_ptr(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant) {(&(*_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant)), ((_identity_t) {.id = 27, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit21;
exit21: ;
    #line 667 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_capabilities_ptr(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant) {(&(*_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant)), ((_identity_t) {.id = 27, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register.get._get)));
    goto exit22;
exit22: ;
    #line 683 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_cardbus_cis_ptr(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 28, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit23;
exit23: ;
    #line 701 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_cardbus_cis_ptr(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 28, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit24;
exit24: ;
    #line 717 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_class_code(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 29, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit25;
exit25: ;
    #line 735 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_class_code(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 29, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit26;
exit26: ;
    #line 751 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_command(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 30, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit27;
exit27: ;
    #line 769 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_command(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 30, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit28;
exit28: ;
    #line 785 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_device_id(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit29;
exit29: ;
    #line 803 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_device_id(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit30;
exit30: ;
    #line 819 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_expansion_rom_base(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address)), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit31;
exit31: ;
    #line 837 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_expansion_rom_base(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address)), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register.get._get)));
    goto exit32;
exit32: ;
    #line 853 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_header_type(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 46, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit33;
exit33: ;
    #line 871 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_header_type(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 46, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit34;
exit34: ;
    #line 887 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_interrupt_line(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit35;
exit35: ;
    #line 905 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_interrupt_line(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 50, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit36;
exit36: ;
    #line 921 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_interrupt_pin(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit37;
exit37: ;
    #line 939 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_interrupt_pin(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit38;
exit38: ;
    #line 955 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_interrupts(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&(*_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)), ((_identity_t) {.id = 52, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit39;
exit39: ;
    #line 973 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_interrupts(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&(*_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)), ((_identity_t) {.id = 52, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.get._get)));
    goto exit40;
exit40: ;
    #line 989 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_latency_timer(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit41;
exit41: ;
    #line 1007 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_latency_timer(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 54, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit42;
exit42: ;
    #line 1023 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_max_lat(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 55, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit43;
exit43: ;
    #line 1041 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_max_lat(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 55, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit44;
exit44: ;
    #line 1057 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_min_gnt(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 56, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit45;
exit45: ;
    #line 1075 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_min_gnt(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 56, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit46;
exit46: ;
    #line 1091 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_revision_id(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 59, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit47;
exit47: ;
    #line 1109 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_revision_id(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 59, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit48;
exit48: ;
    #line 1125 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_status(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 60, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit49;
exit49: ;
    #line 1143 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_status(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 60, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit50;
exit50: ;
    #line 1159 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_subsystem_id(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 73, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit51;
exit51: ;
    #line 1177 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_subsystem_id(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 73, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit52;
exit52: ;
    #line 1193 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_subsystem_vendor_id(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit53;
exit53: ;
    #line 1211 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_subsystem_vendor_id(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit54;
exit54: ;
    #line 1227 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_pci_config_vendor_id(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 75, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit55;
exit55: ;
    #line 1245 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_pci_config_vendor_id(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 75, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
    goto exit56;
exit56: ;
    #line 1261 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_buffer(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 256; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        #line 2458 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        attr_value_t v156_value = attr0;
        #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(({uint32 __indices[] = {_i1}; ((__implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read) {(&(*_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read)[__indices[0]]), ((_identity_t) {.id = 79, .encoded_index = __indices[0]})});}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register.set._set), SIM_attr_integer(v156_value));
        #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _status = (int32 )0LL;
        goto exit57;
    exit57: ;
        #line 1284 "odecam-pci-device-dml.c"
        if (_status != Sim_Set_Ok) return _status;
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return Sim_Set_Ok;
}

static attr_value_t get_regs_buffer(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(256);
    for (_i1 = 0; _i1 < 256; _i1++) {
        attr_value_t _val1;
        #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _val1 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(({uint32 __indices[] = {_i1}; ((__implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read) {(&(*_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read)[__indices[0]]), ((_identity_t) {.id = 79, .encoded_index = __indices[0]})});}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register.get._get)));
        goto exit58;
    exit58: ;
        #line 1306 "odecam-pci-device-dml.c"
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_cmd(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write) {(&(*_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write)), ((_identity_t) {.id = 80, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit59;
exit59: ;
    #line 1326 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_cmd(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write) {(&(*_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write)), ((_identity_t) {.id = 80, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field._register.get._get)));
    goto exit60;
exit60: ;
    #line 1342 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_device_state(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 81, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit61;
exit61: ;
    #line 1360 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_device_state(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 81, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit62;
exit62: ;
    #line 1376 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_filter_blacknwhite(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 82, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit63;
exit63: ;
    #line 1394 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_filter_blacknwhite(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 82, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit64;
exit64: ;
    #line 1410 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_filter_blur(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 83, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit65;
exit65: ;
    #line 1428 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_filter_blur(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 83, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit66;
exit66: ;
    #line 1444 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_filter_negative(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 84, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit67;
exit67: ;
    #line 1462 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_filter_negative(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 84, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit68;
exit68: ;
    #line 1478 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_filter_vintage(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 85, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit69;
exit69: ;
    #line 1496 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_filter_vintage(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&(*_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register)), ((_identity_t) {.id = 85, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get)));
    goto exit70;
exit70: ;
    #line 1512 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static set_error_t set_regs_version(void *_, conf_object_t *_obj, attr_value_t *_val, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 2461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only) {(&(*_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only)), ((_identity_t) {.id = 90, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register.set._set), SIM_attr_integer(*_val));
    #line 2462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _status = (int32 )0LL;
    goto exit71;
exit71: ;
    #line 1530 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _status;
}

static attr_value_t get_regs_version(void *_, conf_object_t *_obj, attr_value_t *_idx)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_portobj->dev;
    attr_value_t _val0;
    #line 2468 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _val0 = SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only) {(&(*_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only)), ((_identity_t) {.id = 90, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register.get._get)));
    goto exit72;
exit72: ;
    #line 1546 "odecam-pci-device-dml.c"
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    return _val0;
}

static void  _DML_PIFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 247 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1562 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 244 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1574 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 247 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1585 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 244 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1596 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 321 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1608 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 318 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1620 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 321 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1631 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 318 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1642 "odecam-pci-device-dml.c"
}

static exception_type_t _DML_IFACE_io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 1152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    exception_type_t _out0 = 0LL;
    #line 1152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _out0 = _DML_M_io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1655 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1668 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1680 "odecam-pci-device-dml.c"
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1694 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1709 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1724 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1739 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1752 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1764 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1775 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1786 "odecam-pci-device-dml.c"
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1799 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1813 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1827 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1841 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1853 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1864 "odecam-pci-device-dml.c"
}

static attr_value_t _DML_PIFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1879 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_PIFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1894 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1909 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_IFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1923 "odecam-pci-device-dml.c"
    return _out0;
}

static exception_type_t _DML_PIFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1938 "odecam-pci-device-dml.c"
    return _out0;
}

static exception_type_t _DML_IFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1952 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_PIFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1967 "odecam-pci-device-dml.c"
    return _out0;
}

static char const *_DML_PIFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1982 "odecam-pci-device-dml.c"
    return _out0;
}

static uint64 _DML_PIFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 1997 "odecam-pci-device-dml.c"
    return _out0;
}

static uint32 _DML_PIFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2012 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_PIFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2028 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_PIFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2041 "odecam-pci-device-dml.c"
}

static bool _DML_IFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2054 "odecam-pci-device-dml.c"
    return _out0;
}

static char const *_DML_IFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2068 "odecam-pci-device-dml.c"
    return _out0;
}

static uint64 _DML_IFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2082 "odecam-pci-device-dml.c"
    return _out0;
}

static uint32 _DML_IFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2096 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2111 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2123 "odecam-pci-device-dml.c"
}

static bool _DML_PIFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2137 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_IFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2151 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_IFACE_pci_device__bus_reset(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 1523 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_device__bus_reset(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2163 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2175 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2187 "odecam-pci-device-dml.c"
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2201 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2216 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2231 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2246 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2259 "odecam-pci-device-dml.c"
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2271 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2282 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2293 "odecam-pci-device-dml.c"
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2202 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2306 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2320 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2334 "odecam-pci-device-dml.c"
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bank_callback_handle_t _out0 = 0LL;
    #line 2214 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2348 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2360 "odecam-pci-device-dml.c"
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2371 "odecam-pci-device-dml.c"
}

static attr_value_t _DML_PIFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2386 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_PIFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2401 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2416 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_IFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2261 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2430 "odecam-pci-device-dml.c"
    return _out0;
}

static exception_type_t _DML_PIFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2445 "odecam-pci-device-dml.c"
    return _out0;
}

static exception_type_t _DML_IFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    exception_type_t _out0 = 0LL;
    #line 1145 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2459 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_PIFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2474 "odecam-pci-device-dml.c"
    return _out0;
}

static char const *_DML_PIFACE_regs__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2489 "odecam-pci-device-dml.c"
    return _out0;
}

static uint64 _DML_PIFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2504 "odecam-pci-device-dml.c"
    return _out0;
}

static uint32 _DML_PIFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2519 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_PIFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2535 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_PIFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2548 "odecam-pci-device-dml.c"
}

static bool _DML_IFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2561 "odecam-pci-device-dml.c"
    return _out0;
}

static char const *_DML_IFACE_regs__register_view__description(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    char const *_out0 = NULL;
    #line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2575 "odecam-pci-device-dml.c"
    return _out0;
}

static uint64 _DML_IFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 _out0 = 0LL;
    #line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2589 "odecam-pci-device-dml.c"
    return _out0;
}

static uint32 _DML_IFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 _out0 = 0LL;
    #line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2603 "odecam-pci-device-dml.c"
    return _out0;
}

static attr_value_t _DML_IFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    #line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2618 "odecam-pci-device-dml.c"
    return _out0;
}

static void  _DML_IFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2630 "odecam-pci-device-dml.c"
}

static bool _DML_PIFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_portobj->dev;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2644 "odecam-pci-device-dml.c"
    return _out0;
}

static bool _DML_IFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t*)_obj;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool _out0 = 0;
    #line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        odecam_pci_device_notify_state_change(_dev);
    }
    #line 2658 "odecam-pci-device-dml.c"
    return _out0;
}

static void
 odecam_pci_device_notify_state_change(odecam_pci_device_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _odecam_pci_device_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        odecam_pci_device_t *_dev = (odecam_pci_device_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
odecam_pci_device_alloc(conf_class_t *cls)
{
    odecam_pci_device_t *_dev = MM_ZALLOC(1, odecam_pci_device_t);
    return &_dev->obj;
}

static void odecam_pci_device_pre_del_notify(conf_object_t *_subscriber, conf_object_t *_notifier, lang_void *_data)
{
    odecam_pci_device_deinit(_notifier);
}

static lang_void *
odecam_pci_device_init(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev = (odecam_pci_device_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    #line 523 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&(*_tr__dev__device)), ((_identity_t) {.id = 0, .encoded_index = 0})}), device, init));
    #line 2701 "odecam-pci-device-dml.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, odecam_pci_device_pre_del_notify, NULL);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    return _obj;
}

static void odecam_pci_device_finalize(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_obj;
    #line 524 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&(*_tr__dev__device)), ((_identity_t) {.id = 0, .encoded_index = 0})}), device, post_init));
}

#line 2714 "odecam-pci-device-dml.c"
static void odecam_pci_device_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[91] UNUSED = {
    {"odecam_pci_device", NULL, 0, 0},
    {"HRESET", NULL, 0, 1},
    {"HRESET.signal", NULL, 0, 2},
    {"SRESET", NULL, 0, 3},
    {"SRESET.signal", NULL, 0, 4},
    {"config_registers", NULL, 0, 5},
    {"expansion_rom", NULL, 0, 6},
    {"expansion_rom.rom", NULL, 0, 7},
    {"expansion_rom_size", NULL, 0, 8},
    {"input", NULL, 0, 9},
    {"int_attr", NULL, 0, 10},
    {"io_memory", NULL, 0, 11},
    {"is_pcie_device", NULL, 0, 12},
    {"pci_bus", NULL, 0, 13},
    {"pci_bus.io_memory", NULL, 0, 14},
    {"pci_bus.pci_bus", NULL, 0, 15},
    {"pci_bus.pci_upstream_operation", NULL, 0, 16},
    {"pci_config", NULL, 0, 17},
    {"pci_config.bank_instrumentation_subscribe", NULL, 0, 18},
    {"pci_config.base_address_0", NULL, 0, 19},
    {"pci_config.base_address_0.base", NULL, 0, 20},
    {"pci_config.base_address_0.p", NULL, 0, 21},
    {"pci_config.base_address_0.s", NULL, 0, 22},
    {"pci_config.base_address_0.type", NULL, 0, 23},
    {"pci_config.bist", NULL, 0, 24},
    {"pci_config.bus_address", NULL, 0, 25},
    {"pci_config.cache_line_size", NULL, 0, 26},
    {"pci_config.capabilities_ptr", NULL, 0, 27},
    {"pci_config.cardbus_cis_ptr", NULL, 0, 28},
    {"pci_config.class_code", NULL, 0, 29},
    {"pci_config.command", NULL, 0, 30},
    {"pci_config.command.fb", NULL, 0, 31},
    {"pci_config.command.id", NULL, 0, 32},
    {"pci_config.command.io", NULL, 0, 33},
    {"pci_config.command.m", NULL, 0, 34},
    {"pci_config.command.mem", NULL, 0, 35},
    {"pci_config.command.mwi", NULL, 0, 36},
    {"pci_config.command.pe", NULL, 0, 37},
    {"pci_config.command.sc", NULL, 0, 38},
    {"pci_config.command.se", NULL, 0, 39},
    {"pci_config.command.vga", NULL, 0, 40},
    {"pci_config.command.wc", NULL, 0, 41},
    {"pci_config.device_id", NULL, 0, 42},
    {"pci_config.expansion_rom_base", NULL, 0, 43},
    {"pci_config.expansion_rom_base.base", NULL, 0, 44},
    {"pci_config.expansion_rom_base.e", NULL, 0, 45},
    {"pci_config.header_type", NULL, 0, 46},
    {"pci_config.header_type.mf", NULL, 0, 47},
    {"pci_config.header_type.type", NULL, 0, 48},
    {"pci_config.instrumentation_order", NULL, 0, 49},
    {"pci_config.interrupt_line", NULL, 0, 50},
    {"pci_config.interrupt_pin", NULL, 0, 51},
    {"pci_config.interrupts", NULL, 0, 52},
    {"pci_config.io_memory", NULL, 0, 53},
    {"pci_config.latency_timer", NULL, 0, 54},
    {"pci_config.max_lat", NULL, 0, 55},
    {"pci_config.min_gnt", NULL, 0, 56},
    {"pci_config.register_view", NULL, 0, 57},
    {"pci_config.register_view_read_only", NULL, 0, 58},
    {"pci_config.revision_id", NULL, 0, 59},
    {"pci_config.status", NULL, 0, 60},
    {"pci_config.status.c", NULL, 0, 61},
    {"pci_config.status.dpe", NULL, 0, 62},
    {"pci_config.status.ds", NULL, 0, 63},
    {"pci_config.status.fbb", NULL, 0, 64},
    {"pci_config.status.ins", NULL, 0, 65},
    {"pci_config.status.ir", NULL, 0, 66},
    {"pci_config.status.mhz", NULL, 0, 67},
    {"pci_config.status.pe", NULL, 0, 68},
    {"pci_config.status.rma", NULL, 0, 69},
    {"pci_config.status.rta", NULL, 0, 70},
    {"pci_config.status.ssa", NULL, 0, 71},
    {"pci_config.status.sta", NULL, 0, 72},
    {"pci_config.subsystem_id", NULL, 0, 73},
    {"pci_config.subsystem_vendor_id", NULL, 0, 74},
    {"pci_config.vendor_id", NULL, 0, 75},
    {"pci_device", NULL, 0, 76},
    {"regs", NULL, 0, 77},
    {"regs.bank_instrumentation_subscribe", NULL, 0, 78},
    {"regs.buffer[%u]", (const uint32 []) {256}, 1, 79},
    {"regs.cmd", NULL, 0, 80},
    {"regs.device_state", NULL, 0, 81},
    {"regs.filter_blacknwhite", NULL, 0, 82},
    {"regs.filter_blur", NULL, 0, 83},
    {"regs.filter_negative", NULL, 0, 84},
    {"regs.filter_vintage", NULL, 0, 85},
    {"regs.instrumentation_order", NULL, 0, 86},
    {"regs.io_memory", NULL, 0, 87},
    {"regs.register_view", NULL, 0, 88},
    {"regs.register_view_read_only", NULL, 0, 89},
    {"regs.version", NULL, 0, 90}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(odecam_pci_device_t *_dev, object _object)
{
    #line 444 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _cancel_simple_events(&_dev->obj, (_object).id);
}
/* bank._build_register_cache */
static void  _DML_TM_bank___build_register_cache(odecam_pci_device_t *_dev, bank _bank)
{
    #line 1442 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache)) == (NULL)) {
        {
            _each_in_t v276__each_in_expr UNUSED  = ((struct _bank *) (_bank).trait)->_each_register;
            #line 1443 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (int _outer_idx = v276__each_in_expr.starti; _outer_idx < v276__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v276__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v276__each_in_expr.array_size;
                uint64 _start = _num * v276__each_in_expr.array_idx;
                #line 1443 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    _register v277_r UNUSED  = ((_register ) {(struct __register *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 1444 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (!(((struct __register *) (v277_r).trait)->offset == 0xffffffffffffffffULL)) {
                        #line 1445 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        (*((uint64 *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache_size)))++;
                    }
                }
            }
        }
        {
            #line 1448 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache)) = MM_ZALLOC(*((uint64 *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache_size)), _register );
        }
        #line 1449 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v275_num UNUSED  = 0ULL;
        {
            _each_in_t v281__each_in_expr UNUSED  = ((struct _bank *) (_bank).trait)->_each_register;
            #line 1450 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (int _outer_idx = v281__each_in_expr.starti; _outer_idx < v281__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v281__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v281__each_in_expr.array_size;
                uint64 _start = _num * v281__each_in_expr.array_idx;
                #line 1450 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    _register v282_r UNUSED  = ((_register ) {(struct __register *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 1451 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (!(((struct __register *) (v282_r).trait)->offset == 0xffffffffffffffffULL)) {
                        {
                            #line 1452 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            (*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache)))[v275_num] = v282_r;
                        }
                        #line 1453 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        (v275_num)++;
                    }
                }
            }
        }
    }
}
/* bank._get_register */
static bool _DML_TM_bank___get_register(odecam_pci_device_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    #line 1461 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_bank___build_register_cache(_dev, _bank);
    #line 1462 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_leq_ui(*((uint64 *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache_size)), (int64 )reg)) {
        #line 1463 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    #line 1465 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = (*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache)))[(int64 )reg];
    #line 1465 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(odecam_pci_device_t *_dev, bank _bank)
{
    #line 1469 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_bank___build_register_cache(_dev, _bank);
    #line 1470 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (uint32 )*((uint64 *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_reginfo_cache_size));
}
/* bank._intersect */
static int _DML_TM_bank___intersect(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
{
    #line 1479 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v292_start UNUSED  = (int )(roffset - offset);
    #line 1480 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v292_end UNUSED  = (int )((uint64 )v292_start + rsize);
    #line 1481 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v292_start < 0LL) {
        #line 1482 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v292_start = (int32 )0LL;
    }
    #line 1484 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v292_end)) {
        #line 1485 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v292_end = (int )size;
    }
    #line 1486 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (((struct _bank *) (_bank).trait)->_le_byte_order || !endian_swap) {
        #line 1487 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = v292_end;
        #line 1487 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return v292_start;
    } else {
        #line 1489 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = (int )(size - (uint64 )v292_start);
        #line 1489 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int )(size - (uint64 )v292_end);
    }
}
/* bank._sort_regs */
static _register *_DML_TM_bank___sort_regs(odecam_pci_device_t *_dev, bank _bank, int *_out1)
{
    #line 1496 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v297_num UNUSED  = (int32 )0LL;
    {
        _each_in_t v298__each_in_expr UNUSED  = ((struct _bank *) (_bank).trait)->_each_register;
        #line 1497 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v298__each_in_expr.starti; _outer_idx < v298__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v298__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v298__each_in_expr.array_size;
            uint64 _start = _num * v298__each_in_expr.array_idx;
            #line 1497 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _register v299_r UNUSED  = ((_register ) {(struct __register *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 1498 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(((struct __register *) (v299_r).trait)->offset == 0xffffffffffffffffULL)) {
                    #line 1499 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v297_num);
                }
            }
        }
    }
    #line 1501 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v297_num == 0LL) {
        #line 1502 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = (int32 )0LL;
        #line 1502 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return NULL;
    }
    #line 1504 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v297_src UNUSED  = MM_ZALLOC((int64 )v297_num, _register );
    #line 1505 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v297_dest UNUSED  = MM_ZALLOC((int64 )v297_num, _register );
    #line 1506 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v297_i UNUSED  = (int32 )0LL;
    {
        _each_in_t v302__each_in_expr UNUSED  = ((struct _bank *) (_bank).trait)->_each_register;
        #line 1507 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v302__each_in_expr.starti; _outer_idx < v302__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v302__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v302__each_in_expr.array_size;
            uint64 _start = _num * v302__each_in_expr.array_idx;
            #line 1507 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _register v303_r UNUSED  = ((_register ) {(struct __register *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 1508 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(((struct __register *) (v303_r).trait)->offset == 0xffffffffffffffffULL)) {
                    {
                        #line 1509 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v297_src[(int64 )v297_i] = v303_r;
                    }
                    #line 1510 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v297_i);
                }
            }
        }
    }
    {
        #line 1516 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v307_size UNUSED  = (int32 )1LL;
        #line 1516 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v307_size < (int64 )v297_num; ({
            #line 1516 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int *v308_tmp = &v307_size;
            #line 1516 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *v308_tmp = (int )((uint64 )*v308_tmp * 2ULL);
         })) {
            {
                #line 1517 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v310_low UNUSED  = (int32 )0LL;
                #line 1517 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; (int64 )v310_low < (int64 )v297_num; ({
                    #line 1517 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int *v311_tmp = &v310_low;
                    #line 1517 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    *v311_tmp = (int )((uint64 )*v311_tmp + (uint64 )v307_size * 2ULL);
                 })) {
                    #line 1520 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v312_mid UNUSED  = (int )((uint64 )v310_low + (uint64 )v307_size);
                    #line 1521 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v312_end UNUSED  = (int )((uint64 )v312_mid + (uint64 )v307_size);
                    #line 1522 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v297_num < (int64 )v312_mid) {
                        #line 1522 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v312_mid = v297_num;
                    }
                    #line 1523 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v297_num < (int64 )v312_end) {
                        #line 1523 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v312_end = v297_num;
                    }
                    #line 1524 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v312_low_idx UNUSED  = v310_low;
                    #line 1525 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v312_high_idx UNUSED  = v312_mid;
                    #line 1526 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v312_dest_idx UNUSED  = v310_low;
                    #line 1527 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    while ((int64 )v312_low_idx < (int64 )v312_mid || (int64 )v312_high_idx < (int64 )v312_end) {
                        #line 1528 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v312_low_idx < (int64 )v312_mid && ((int64 )v312_end <= (int64 )v312_high_idx || ((struct __register *) (v297_src[(int64 )v312_low_idx]).trait)->offset < ((struct __register *) (v297_src[(int64 )v312_high_idx]).trait)->offset)) {
                            {
                                #line 1531 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                v297_dest[(int64 )v312_dest_idx] = v297_src[(int64 )v312_low_idx];
                            }
                            #line 1532 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            (int64 )++(v312_low_idx);
                        } else {
                            {
                                #line 1534 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                v297_dest[(int64 )v312_dest_idx] = v297_src[(int64 )v312_high_idx];
                            }
                            #line 1535 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            (int64 )++(v312_high_idx);
                        }
                        #line 1537 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        (int64 )++(v312_dest_idx);
                    }
                }
            }
            #line 1541 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register *v309_tmp UNUSED  = v297_src;
            {
                #line 1542 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v297_src = v297_dest;
            }
            {
                #line 1543 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v297_dest = v309_tmp;
            }
        }
    }
    MM_FREE(v297_dest);
    #line 1546 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v297_num;
    #line 1546 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v297_src;
}
/* bank._dispatch */
static int _DML_TM_bank___dispatch(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
{
    #line 1556 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )*((int *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_num_mapped_regs)) == 0LL) {
        #line 1557 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v325__ret__out1 = 0LL;
        #line 1557 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_sorted_regs)) = _DML_TM_bank___sort_regs(_dev, _bank, &v325__ret__out1);
        #line 1557 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((int *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_num_mapped_regs)) = v325__ret__out1;
    }
    #line 1559 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v323_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    #line 1560 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )*((int *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_num_mapped_regs)) == 0LL) {
        #line 1561 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = v323_unmapped_bytes;
        #line 1561 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 1565 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v323_first UNUSED  = (int32 )0LL;
    #line 1566 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v323_last UNUSED  = (int )((uint64 )*((int *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_num_mapped_regs)) - 1ULL);
    #line 1567 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    while ((int64 )v323_first < (int64 )v323_last) {
        #line 1569 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v327_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v323_first + (uint64 )v323_last) + 1ULL), 2LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1569));
        #line 1570 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (offset < ((struct __register *) ((*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_sorted_regs)))[(int64 )v327_middle]).trait)->offset) {
            #line 1572 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v323_last = (int )((uint64 )v327_middle - 1ULL);
        } else {
            #line 1574 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v323_first = v327_middle;
        }
    }
    #line 1577 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v323_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1578, (int64 )v323_first == (int64 )v323_last);
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1579, 0LL <= (int64 )v323_last);
    {
        #line 1580 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v332_i UNUSED  = v323_last;
        #line 1580 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v332_i < (int64 )*((int *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_num_mapped_regs)) && ((struct __register *) ((*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_sorted_regs)))[(int64 )v332_i]).trait)->offset < offset + size; (int64 )++(v332_i)) {
            #line 1583 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v333_r UNUSED  = (*((_register **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_sorted_regs)))[(int64 )v332_i];
            #line 1584 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((offset < ((struct __register *) (v333_r).trait)->offset + (uint64 )(_DML_TM_register___size(_dev, v333_r)) && ((((struct _bank *) (_bank).trait)->partial || inquiry) || (offset <= ((struct __register *) (v333_r).trait)->offset && ((struct __register *) (v333_r).trait)->offset + (uint64 )(_DML_TM_register___size(_dev, v333_r)) <= offset + size))) && (((struct _bank *) (_bank).trait)->overlapping || (((struct __register *) (v333_r).trait)->offset <= offset && offset + size <= ((struct __register *) (v333_r).trait)->offset + (uint64 )(_DML_TM_register___size(_dev, v333_r))))) {
                {
                    #line 1591 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    hits[(int64 )v323_nhits] = v333_r;
                }
                #line 1592 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                (int64 )++(v323_nhits);
                DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1593, (int64 )v323_nhits <= 8LL);
            }
        }
    }
    {
        #line 1597 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v336_i UNUSED  = (int32 )0LL;
        #line 1597 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v336_i < (int64 )v323_nhits; (int64 )(v336_i)++) {
            #line 1598 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v337_start UNUSED  = 0LL;
            #line 1599 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v337_end UNUSED  = 0LL;
            {
                #line 1600 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v338__ret__out1 = 0LL;
                #line 1600 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v337_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, ((struct __register *) (hits[(int64 )v336_i]).trait)->offset, _DML_TM_register___size(_dev, hits[(int64 )v336_i]), 1, &v338__ret__out1);
                #line 1600 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v337_end = v338__ret__out1;
            }
            {
                #line 1602 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v323_unmapped_bytes = DML_combine_bits(v323_unmapped_bytes, DML_shlu(0ULL, (uint64 )v337_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v337_end * 8ULL - 1ULL) - (uint64 )v337_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1602)) - 1ULL), (int64 )((uint64 )v337_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1602)));
            }
        }
    }
    #line 1604 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v323_unmapped_bytes;
    #line 1604 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v323_nhits;
}
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    #line 1609 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    #line 1614 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.read */
static bool _DML_TM_bank__read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    #line 1619 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (enabled_bytes == 0LL) {
        #line 1620 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out0 = 0ULL;
        #line 1620 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return 0;
    }
    #line 1623 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v345_hits[8LL] UNUSED ;
    memset((void *)&v345_hits, 0, sizeof(_register [8LL]));
    #line 1624 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v345_num_hits UNUSED  = 0LL;
    #line 1625 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v345_unmapped_bytes UNUSED  = 0LL;
    #line 1627 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v345_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 1628 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v347__ret__out1 = 0LL;
        #line 1628 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v345_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v345_size, v345_hits, 0, &v347__ret__out1);
        #line 1628 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v345_unmapped_bytes = v347__ret__out1;
    }
    #line 1630 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v345_readval UNUSED  = 0ULL;
    #line 1631 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(((v345_unmapped_bytes) & (enabled_bytes)) == 0LL)) {
        #line 1632 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v349__ret__out0 = 0LL;
        #line 1632 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v345_unmapped_bytes) & (enabled_bytes), aux, &v349__ret__out0)) {
            #line 1632 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
        #line 1632 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v345_readval = DML_combine_bits(v345_readval, DML_shlu(v349__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((v345_size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        #line 1636 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v350_r UNUSED  = (int32 )0LL;
        #line 1636 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v350_r < (int64 )v345_num_hits; (int64 )++(v350_r)) {
            #line 1637 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v351_r_start UNUSED  = 0LL;
            #line 1638 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v351_r_end UNUSED  = 0LL;
            {
                #line 1639 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v352__ret__out1 = 0LL;
                #line 1639 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v351_r_start = _DML_TM_bank___intersect(_dev, _bank, ((struct __register *) (v345_hits[(int64 )v350_r]).trait)->offset, _DML_TM_register___size(_dev, v345_hits[(int64 )v350_r]), offset, v345_size, 1, &v352__ret__out1);
                #line 1639 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v351_r_end = v352__ret__out1;
            }
            #line 1642 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v351_start UNUSED  = 0LL;
            #line 1643 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v351_end UNUSED  = 0LL;
            {
                #line 1644 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v353__ret__out1 = 0LL;
                #line 1644 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v351_start = _DML_TM_bank___intersect(_dev, _bank, offset, v345_size, ((struct __register *) (v345_hits[(int64 )v350_r]).trait)->offset, _DML_TM_register___size(_dev, v345_hits[(int64 )v350_r]), 1, &v353__ret__out1);
                #line 1644 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v351_end = v353__ret__out1;
            }
            #line 1647 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v351_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 1649 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v351_r_enabled_bytes = DML_combine_bits(v351_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v351_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v351_end * 8ULL - 1ULL) - (uint64 )v351_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1649)) - 1ULL), (uint64 )v351_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v351_r_end * 8ULL - 1ULL) - (uint64 )v351_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1648)) - 1ULL), (int64 )((uint64 )v351_r_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1648)));
            }
            #line 1650 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v351_r_enabled_bytes == 0LL) {
                continue;
            }
            #line 1654 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v351_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v345_hits[(int64 )v350_r], _register, read_register), v351_r_enabled_bytes, aux);
            #line 1655 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v351_r_end - (uint64 )v351_r_start) == (int64 )(_DML_TM_register___size(_dev, v345_hits[(int64 )v350_r]))) {
                #line 1656 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v345_hits[(int64 )v350_r], _register, _qname)), (int )(v345_size * 2ULL), v351_r_val);
            } else {
                #line 1660 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s: bytes %lld-%lld -> 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v345_hits[(int64 )v350_r], _register, _qname)), (uint64 )v351_r_start, (uint64 )v351_r_end - 1ULL, (int )((uint64 )v351_r_end - (uint64 )v351_r_start), (DML_shru(v351_r_val, (uint64 )v351_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v351_r_end * 8ULL - 1ULL) - (uint64 )v351_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1664)) - 1ULL));
            }
            {
                #line 1668 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v345_readval = DML_combine_bits(v345_readval, DML_shlu((DML_shru((v351_r_val) & (v351_r_enabled_bytes), (uint64 )v351_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v351_r_end * 8ULL - 1ULL) - (uint64 )v351_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1668)) - 1ULL), (uint64 )v351_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v351_end * 8ULL - 1ULL) - (uint64 )v351_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1667)) - 1ULL), (int64 )((uint64 )v351_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1667)));
            }
        }
    }
    #line 1671 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v345_readval;
    #line 1671 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    #line 1676 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* bank.get */
static bool _DML_TM_bank__get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    #line 1680 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v362_hits[8LL] UNUSED ;
    memset((void *)&v362_hits, 0, sizeof(_register [8LL]));
    #line 1681 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v362_num_hits UNUSED  = 0LL;
    #line 1682 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v362_unmapped_bytes UNUSED  = 0LL;
    {
        #line 1683 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v363__ret__out1 = 0LL;
        #line 1683 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v362_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v362_hits, 1, &v363__ret__out1);
        #line 1683 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v362_unmapped_bytes = v363__ret__out1;
    }
    #line 1685 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v362_readval UNUSED  = 0ULL;
    #line 1686 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v362_unmapped_bytes == 0LL)) {
        #line 1687 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v365__ret__out0 = 0LL;
        #line 1687 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v362_unmapped_bytes, &v365__ret__out0)) {
            #line 1687 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
        #line 1687 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v362_readval = DML_combine_bits(v362_readval, DML_shlu(v365__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        #line 1691 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v366_r UNUSED  = (int32 )0LL;
        #line 1691 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v366_r < (int64 )v362_num_hits; (int64 )++(v366_r)) {
            #line 1692 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v367_r_start UNUSED  = 0LL;
            #line 1693 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v367_r_end UNUSED  = 0LL;
            {
                #line 1694 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v368__ret__out1 = 0LL;
                #line 1694 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v367_r_start = _DML_TM_bank___intersect(_dev, _bank, ((struct __register *) (v362_hits[(int64 )v366_r]).trait)->offset, _DML_TM_register___size(_dev, v362_hits[(int64 )v366_r]), offset, size, 1, &v368__ret__out1);
                #line 1694 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v367_r_end = v368__ret__out1;
            }
            #line 1697 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v367_start UNUSED  = 0LL;
            #line 1698 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v367_end UNUSED  = 0LL;
            {
                #line 1699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v369__ret__out1 = 0LL;
                #line 1699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v367_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, ((struct __register *) (v362_hits[(int64 )v366_r]).trait)->offset, _DML_TM_register___size(_dev, v362_hits[(int64 )v366_r]), 1, &v369__ret__out1);
                #line 1699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v367_end = v369__ret__out1;
            }
            #line 1702 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v367_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v362_hits[(int64 )v366_r], _register, get._get));
            {
                #line 1704 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v362_readval = DML_combine_bits(v362_readval, DML_shlu((DML_shru(v367_r_val, (uint64 )v367_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v367_r_end * 8ULL - 1ULL) - (uint64 )v367_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1704)) - 1ULL), (uint64 )v367_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v367_end * 8ULL - 1ULL) - (uint64 )v367_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1703)) - 1ULL), (int64 )((uint64 )v367_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1703)));
            }
        }
    }
    #line 1707 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v362_readval;
    #line 1707 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.write */
static bool _DML_TM_bank__write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    #line 1712 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (enabled_bytes == 0LL) {
        #line 1713 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return 0;
    }
    #line 1716 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v372_hits[8LL] UNUSED ;
    memset((void *)&v372_hits, 0, sizeof(_register [8LL]));
    #line 1717 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v372_num_hits UNUSED  = 0LL;
    #line 1718 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v372_unmapped_bytes UNUSED  = 0LL;
    #line 1720 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v372_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 1721 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v374__ret__out1 = 0LL;
        #line 1721 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v372_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v372_size, v372_hits, 0, &v374__ret__out1);
        #line 1721 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v372_unmapped_bytes = v374__ret__out1;
    }
    #line 1722 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(((v372_unmapped_bytes) & (enabled_bytes)) == 0LL)) {
        #line 1724 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v372_unmapped_bytes) & (enabled_bytes), aux)) {
            #line 1724 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 1;
        }
    }
    {
        #line 1727 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v377_r UNUSED  = (int32 )0LL;
        #line 1727 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v377_r < (int64 )v372_num_hits; (int64 )++(v377_r)) {
            #line 1728 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v378_r_start UNUSED  = 0LL;
            #line 1729 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v378_r_end UNUSED  = 0LL;
            {
                #line 1730 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v379__ret__out1 = 0LL;
                #line 1730 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_r_start = _DML_TM_bank___intersect(_dev, _bank, ((struct __register *) (v372_hits[(int64 )v377_r]).trait)->offset, _DML_TM_register___size(_dev, v372_hits[(int64 )v377_r]), offset, v372_size, 1, &v379__ret__out1);
                #line 1730 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_r_end = v379__ret__out1;
            }
            #line 1733 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v378_start UNUSED  = 0LL;
            #line 1734 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v378_end UNUSED  = 0LL;
            {
                #line 1735 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v380__ret__out1 = 0LL;
                #line 1735 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_start = _DML_TM_bank___intersect(_dev, _bank, offset, v372_size, ((struct __register *) (v372_hits[(int64 )v377_r]).trait)->offset, _DML_TM_register___size(_dev, v372_hits[(int64 )v377_r]), 1, &v380__ret__out1);
                #line 1735 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_end = v380__ret__out1;
            }
            #line 1738 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v378_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 1740 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_r_enabled_bytes = DML_combine_bits(v378_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v378_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v378_end * 8ULL - 1ULL) - (uint64 )v378_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1740)) - 1ULL), (uint64 )v378_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v378_r_end * 8ULL - 1ULL) - (uint64 )v378_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1739)) - 1ULL), (int64 )((uint64 )v378_r_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1739)));
            }
            #line 1741 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v378_r_enabled_bytes == 0LL) {
                continue;
            }
            #line 1745 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v378_r_value UNUSED  = 0ULL;
            {
                #line 1747 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v378_r_value = DML_combine_bits(v378_r_value, DML_shlu((DML_shru(value, (uint64 )v378_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v378_end * 8ULL - 1ULL) - (uint64 )v378_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1747)) - 1ULL), (uint64 )v378_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v378_r_end * 8ULL - 1ULL) - (uint64 )v378_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1746)) - 1ULL), (int64 )((uint64 )v378_r_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1746)));
            }
            #line 1748 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v378_r_end - (uint64 )v378_r_start) == (int64 )(_DML_TM_register___size(_dev, v372_hits[(int64 )v377_r]))) {
                #line 1749 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v372_hits[(int64 )v377_r], _register, _qname)), (int )(v372_size * 2ULL), v378_r_value);
            } else {
                #line 1753 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s: bytes %lld-%lld <- 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v372_hits[(int64 )v377_r], _register, _qname)), (uint64 )v378_r_start, (uint64 )v378_r_end - 1ULL, (int )((uint64 )v378_r_end - (uint64 )v378_r_start), (DML_shru(v378_r_value, (uint64 )v378_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v378_r_end * 8ULL - 1ULL) - (uint64 )v378_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1757)) - 1ULL));
            }
            #line 1761 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v372_hits[(int64 )v377_r], _register, write_register), (v378_r_value) & (v378_r_enabled_bytes), v378_r_enabled_bytes, aux);
        }
    }
    #line 1710 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* bank.set */
static void  _DML_TM_bank__set(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    #line 1766 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v387_hits[8LL] UNUSED ;
    memset((void *)&v387_hits, 0, sizeof(_register [8LL]));
    #line 1767 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v387_num_hits UNUSED  = 0LL;
    #line 1768 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v387_unmapped_bytes UNUSED  = 0LL;
    {
        #line 1770 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v388__ret__out1 = 0LL;
        #line 1770 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v387_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v387_hits, 1, &v388__ret__out1);
        #line 1770 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v387_unmapped_bytes = v388__ret__out1;
    }
    #line 1771 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v387_unmapped_bytes == 0LL)) {
        #line 1772 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    }
    {
        #line 1775 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v390_r UNUSED  = (int32 )0LL;
        #line 1775 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v390_r < (int64 )v387_num_hits; (int64 )++(v390_r)) {
            #line 1776 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v391_r_start UNUSED  = 0LL;
            #line 1777 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v391_r_end UNUSED  = 0LL;
            {
                #line 1778 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v392__ret__out1 = 0LL;
                #line 1778 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v391_r_start = _DML_TM_bank___intersect(_dev, _bank, ((struct __register *) (v387_hits[(int64 )v390_r]).trait)->offset, _DML_TM_register___size(_dev, v387_hits[(int64 )v390_r]), offset, size, 1, &v392__ret__out1);
                #line 1778 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v391_r_end = v392__ret__out1;
            }
            #line 1781 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v391_start UNUSED  = 0LL;
            #line 1782 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v391_end UNUSED  = 0LL;
            {
                #line 1783 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v393__ret__out1 = 0LL;
                #line 1783 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v391_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, ((struct __register *) (v387_hits[(int64 )v390_r]).trait)->offset, _DML_TM_register___size(_dev, v387_hits[(int64 )v390_r]), 1, &v393__ret__out1);
                #line 1783 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v391_end = v393__ret__out1;
            }
            #line 1786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v391_r_value UNUSED  = 0ULL;
            {
                #line 1788 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v391_r_value = DML_combine_bits(v391_r_value, DML_shlu((DML_shru(value, (uint64 )v391_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v391_end * 8ULL - 1ULL) - (uint64 )v391_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1788)) - 1ULL), (uint64 )v391_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v391_r_end * 8ULL - 1ULL) - (uint64 )v391_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1787)) - 1ULL), (int64 )((uint64 )v391_r_start * 8ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1787)));
            }
            #line 1789 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v391_r_end - (uint64 )v391_r_start) == (int64 )(_DML_TM_register___size(_dev, v387_hits[(int64 )v390_r]))) {
                #line 1790 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v387_hits[(int64 )v390_r], _register, _qname)), (int )(size * 2ULL), v391_r_value);
            } else {
                #line 1794 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s: bytes %lld-%lld <- 0x%0*llx", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v387_hits[(int64 )v390_r], _register, _qname)), (uint64 )v391_r_start, (uint64 )v391_r_end - 1ULL, (int )((uint64 )v391_r_end - (uint64 )v391_r_start), (DML_shru(v391_r_value, (uint64 )v391_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v391_r_end * 8ULL - 1ULL) - (uint64 )v391_r_start * 8ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1798)) - 1ULL));
            }
            #line 1801 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v387_hits[(int64 )v390_r], _register, set._set), v391_r_value);
        }
    }
}
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(odecam_pci_device_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
{
    #line 1806 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (((struct _bank *) (_bank).trait)->_le_byte_order) {
        #line 1807 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_mem_op_value_le(memop, val);
    } else {
        #line 1809 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_mem_op_value_be(memop, val);
    }
}
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(odecam_pci_device_t *_dev, bank _bank, generic_transaction_t *memop)
{
    #line 1812 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (((struct _bank *) (_bank).trait)->_le_byte_order) {
        #line 1813 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_get_mem_op_value_le(memop);
    } else {
        #line 1815 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return SIM_get_mem_op_value_be(memop);
    }
}
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(odecam_pci_device_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
{
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1818, size <= 8LL);
    #line 1819 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (((struct _bank *) (_bank).trait)->_le_byte_order) {
        #line 1820 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_le_t v403_v UNUSED  = dml_store_uint64_le_t(val);
        #line 1821 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(buf, &v403_v, size);
    } else {
        #line 1823 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_be_t v404_v UNUSED  = dml_store_uint64_be_t(val);
        #line 1824 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(buf, ((char *)&v404_v + 8LL) - size, size);
    }
}
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(odecam_pci_device_t *_dev, bank _bank, uint64 size, uint8 const *buf)
{
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1828, size <= 8LL);
    #line 1829 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (((struct _bank *) (_bank).trait)->_le_byte_order) {
        #line 1830 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_le_t v407_v UNUSED ;
        memset((void *)&v407_v, 0, sizeof(uint64_le_t ));
        #line 1831 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(&v407_v, buf, size);
        #line 1832 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return dml_load_uint64_le_t(v407_v);
    } else {
        #line 1834 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64_be_t v408_v UNUSED ;
        memset((void *)&v408_v, 0, sizeof(uint64_be_t ));
        #line 1835 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        memcpy(((char *)&v408_v + 8LL) - size, buf, size);
        #line 1836 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return dml_load_uint64_be_t(v408_v);
    }
}
/* bank._log_miss */
static void  _DML_TM_bank___log_miss(odecam_pci_device_t *_dev, bank _bank, bool is_read, int size, uint64 offset)
{
    #line 1841 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (is_read) {
        #line 1842 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", (uint64 )size, offset, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_bank, bank, _qname)));
    } else {
        #line 1847 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", (uint64 )size, offset, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_bank, bank, _qname)));
    }
}
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(odecam_pci_device_t *_dev, bank _bank)
{
    #line 1855 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*((conf_object_t **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_cached_bank_obj)) == (NULL))) {
        #line 1856 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return *((conf_object_t **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_cached_bank_obj));
    }
    {
        #line 1858 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((conf_object_t **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_cached_bank_obj)) = _dmllib_port_obj_from_device_obj(&_dev->obj, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_bank, bank, _qname)), "bank.");
    }
    #line 1860 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return *((conf_object_t **)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_cached_bank_obj));
}
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(odecam_pci_device_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    #line 1866 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v416_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    #line 1867 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v416_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    #line 1868 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v416_inquiry_override UNUSED  = 0;
    #line 1869 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_mem_op_is_read(memop) && !v416_inquiry) {
        #line 1872 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), &v416_inquiry_override, &offset, v416_size, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_before_read_callbacks))));
        #line 1873 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v416_inquiry_override) {
            #line 1875 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            SIM_set_mem_op_inquiry(memop, 1);
            {
                #line 1876 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v416_inquiry = 1;
            }
        }
    }
    #line 1880 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v416_success UNUSED  = 1;
    #line 1881 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v416_inquiry) {
        #line 1882 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_mem_op_is_read(memop)) {
            #line 1883 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v421_value UNUSED  = 0LL;
            {
                {
                    #line 1885 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v423__ret__out0 = 0LL;
                    #line 1885 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v416_size, &v423__ret__out0)) {
                        goto throw4;
                    }
                    #line 1885 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v421_value = v423__ret__out0;
                }
                if (false) {
                throw4: ;
                    #line 1887 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v416_success = 0;
                }
            }
            #line 1890 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v416_inquiry_override) {
                #line 1893 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), &offset, v416_size, &v421_value, &v416_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_read_callbacks))));
            }
            #line 1896 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v416_success) {
                #line 1897 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v421_value);
            }
        } else {
            #line 1900 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v428_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            #line 1901 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v416_size, v428_writevalue);
        }
    } else 
    #line 1904 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_mem_op_is_read(memop)) {
        #line 1905 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v430_value UNUSED  = 0ULL;
        {
            {
                #line 1907 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v432__ret__out0 = 0LL;
                #line 1907 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v416_size), aux, &v432__ret__out0)) {
                    goto throw5;
                }
                #line 1907 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v430_value = v432__ret__out0;
            }
            if (false) {
            throw5: ;
                #line 1909 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v416_success = 0;
            }
        }
        #line 1914 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), &offset, v416_size, &v430_value, &v416_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_read_callbacks))));
        #line 1916 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v416_success) {
            #line 1917 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v430_value);
        }
    } else {
        #line 1920 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v436_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 1922 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v436_suppress UNUSED  = 0;
        #line 1925 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), &offset, v416_size, &v436_writevalue, &v436_suppress, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_before_write_callbacks))));
        #line 1926 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v436_suppress) {
            #line 1928 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v436_writevalue, _DML_M__mask(_dev, v416_size), aux)) {
                goto throw6;
            }
            if (false) {
            throw6: ;
                #line 1930 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v416_success = 0;
            }
        }
    }
    #line 1936 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_mem_op_is_read(memop) && !v416_inquiry) {
        #line 1939 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), &offset, v416_size, &v416_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_write_callbacks))));
    }
    #line 1942 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!v416_inquiry && !v416_success) {
        #line 1943 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _DML_TM_bank___log_miss(_dev, _bank, SIM_mem_op_is_read(memop), v416_size, offset);
    }
    #line 1946 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v416_inquiry_override) {
        #line 1947 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_mem_op_inquiry(memop, 0);
    }
    #line 1949 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v416_success;
}
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(odecam_pci_device_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    #line 1954 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v446_size UNUSED  = (uint64 )SIM_transaction_size(t);
    #line 1955 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint8 v446_buf[v446_size] UNUSED ;
    memset((void *)&v446_buf, 0, sizeof(uint8 [v446_size]));
    #line 1956 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_transaction_is_write(t)) {
        #line 1957 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        buffer_t v447_bytes UNUSED ;
        memset((void *)&v447_bytes, 0, sizeof(buffer_t ));
        {
            #line 1958 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v447_bytes.data = v446_buf;
        }
        {
            #line 1959 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v447_bytes.len = v446_size;
        }
        #line 1960 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_get_transaction_bytes(t, v447_bytes);
    }
    #line 1962 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v446_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    #line 1963 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v446_is_read UNUSED  = SIM_transaction_is_read(t);
    #line 1964 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v446_size <= 8LL) {
        #line 1965 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v446_is_read, v446_inquiry, offset, v446_size, v446_buf, aux))) {
            #line 1966 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return (int32 )0x407LL;
        }
    } else {
        #line 1968 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v451_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1968));
        #line 1969 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v451_offs UNUSED  = 0ULL;
        #line 1970 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        while (v451_offs < v446_size) {
            #line 1971 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v446_is_read, v446_inquiry, offset + v451_offs, v451_sz, v446_buf + v451_offs, aux))) {
                #line 1973 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                return (int32 )0x407LL;
            }
            #line 1974 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 *v453_tmp = &v451_offs;
            #line 1974 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *v453_tmp = *v453_tmp + (uint64 )v451_sz;
            {
                #line 1975 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v451_sz = (int )(v446_size - v451_offs < 8LL ? v446_size - v451_offs : 8ULL);
            }
        }
    }
    #line 1978 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (SIM_transaction_is_read(t)) {
        #line 1979 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bytes_t v455_bytes UNUSED ;
        memset((void *)&v455_bytes, 0, sizeof(bytes_t ));
        {
            #line 1980 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v455_bytes.data = v446_buf;
        }
        {
            #line 1981 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v455_bytes.len = v446_size;
        }
        #line 1982 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_set_transaction_bytes(t, v455_bytes);
    }
    #line 1985 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x401LL;
}
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(odecam_pci_device_t *_dev, bank _bank, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
{
    #line 1991 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v459_inquiry_override UNUSED  = 0;
    #line 1992 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (is_read && !inquiry) {
        #line 1994 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), &v459_inquiry_override, &offset, size, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_before_read_callbacks))));
        #line 1995 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v459_inquiry_override) {
            #line 1996 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            inquiry = 1;
        }
    }
    #line 2000 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v459_success UNUSED  = 1;
    #line 2001 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (inquiry) {
        #line 2002 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (is_read) {
            #line 2003 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v464_value UNUSED  = 0LL;
            {
                {
                    #line 2005 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v466__ret__out0 = 0LL;
                    #line 2005 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v466__ret__out0)) {
                        goto throw7;
                    }
                    #line 2005 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v464_value = v466__ret__out0;
                }
                if (false) {
                throw7: ;
                    #line 2007 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v459_success = 0;
                }
            }
            #line 2010 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v459_inquiry_override) {
                #line 2013 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), &offset, size, &v464_value, &v459_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_read_callbacks))));
            }
            #line 2016 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v459_success) {
                #line 2017 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v464_value);
            }
        } else {
            #line 2020 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v471_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            #line 2021 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v471_writevalue);
        }
    } else 
    #line 2024 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (is_read) {
        #line 2025 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v473_value UNUSED  = 0ULL;
        {
            {
                #line 2027 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v475__ret__out0 = 0LL;
                #line 2027 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v475__ret__out0)) {
                    goto throw8;
                }
                #line 2027 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v473_value = v475__ret__out0;
            }
            if (false) {
            throw8: ;
                #line 2029 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v459_success = 0;
            }
        }
        #line 2034 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), &offset, size, &v473_value, &v459_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_read_callbacks))));
        #line 2036 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v459_success) {
            #line 2037 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v473_value);
        }
    } else {
        #line 2040 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v479_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2042 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v479_suppress UNUSED  = 0;
        #line 2045 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), &offset, size, &v479_writevalue, &v479_suppress, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_before_write_callbacks))));
        #line 2046 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!v479_suppress) {
            #line 2048 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v479_writevalue, _DML_M__mask(_dev, size), aux)) {
                goto throw9;
            }
            if (false) {
            throw9: ;
                #line 2050 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                v459_success = 0;
            }
        }
    }
    #line 2056 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!is_read && !inquiry) {
        #line 2059 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), &offset, size, &v459_success, &(*((_connection_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_connections))), &(*((_callback_vect_t *)((uintptr_t)_dev + ((struct _bank *) (_bank).trait)->_after_write_callbacks))));
    }
    #line 2062 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!inquiry && !v459_success) {
        #line 2063 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _DML_TM_bank___log_miss(_dev, _bank, is_read, size, offset);
    }
    #line 2065 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v459_success;
}
/* bank._first_dot_idx */
static int _DML_TM_bank___first_dot_idx(odecam_pci_device_t *_dev, bank _bank, char const *s)
{
    {
        #line 2069 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v489_idx UNUSED  = (int32 )0LL;
        #line 2069 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; DML_lt_iu((int64 )v489_idx, (uint64 )strlen(s)); (int64 )++(v489_idx)) {
            #line 2070 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )s[(int64 )v489_idx] == 46LL) {
                #line 2071 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                return v489_idx;
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2074, 0);
}
/* bank._group_register_name */
static char const *_DML_TM_bank___group_register_name(odecam_pci_device_t *_dev, bank _bank, char const *s)
{
    #line 2078 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (s + (int64 )(_DML_TM_bank___first_dot_idx(_dev, _bank, s))) + 1LL;
}
/* init._rec_init */
static void  _DML_TM_init___rec_init(odecam_pci_device_t *_dev, init _init)
{
    {
        _each_in_t v496__each_in_expr UNUSED  = ((struct _init *) (_init).trait)->_each_init;
        #line 350 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v496__each_in_expr.starti; _outer_idx < v496__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v496__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v496__each_in_expr.array_size;
            uint64 _start = _num * v496__each_in_expr.array_idx;
            #line 350 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                init v497_obj UNUSED  = ((init ) {(struct _init *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 351 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_init___rec_init(_dev, v497_obj);
            }
        }
    }
    #line 352 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
}
/* init_val.init */
static void  _DML_TM_init_val__init(odecam_pci_device_t *_dev, init _init)
{
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3284 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
}
/* _get.get */
static uint64 _DML_TM__get__get(odecam_pci_device_t *_dev, _get __get)
{
    #line 2994 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
}
/* _set.set */
static void  _DML_TM__set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    #line 2999 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
}
/* register._size */
static int _DML_TM_register___size(odecam_pci_device_t *_dev, _register __register)
{
    #line 2477 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int )(DML_div((int64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize, 8LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2477));
}
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(odecam_pci_device_t *_dev, _register __register)
{
    #line 2479 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v507_num_fields UNUSED  = (uint32 )0ULL;
    {
        _each_in_t v508__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->fields;
        #line 2480 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v508__each_in_expr.starti; _outer_idx < v508__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v508__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v508__each_in_expr.array_size;
            uint64 _start = _num * v508__each_in_expr.array_idx;
            #line 2480 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                field v509_f UNUSED  = ((field ) {(struct _field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 2481 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                (int64 )(v507_num_fields)++;
            }
        }
    }
    #line 2483 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v507_num_fields;
}
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(odecam_pci_device_t *_dev, _register __register)
{
    #line 2487 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v512_bits UNUSED  = 0ULL;
    {
        _each_in_t v513__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->fields;
        #line 2488 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v513__each_in_expr.starti; _outer_idx < v513__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v513__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v513__each_in_expr.array_size;
            uint64 _start = _num * v513__each_in_expr.array_idx;
            #line 2488 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                field v514_f UNUSED  = ((field ) {(struct _field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2489 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v512_bits = DML_combine_bits(v512_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )((struct __lsb *) (UPCAST(v514_f, field, _lsb)).trait)->lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )((struct __lsb *) (UPCAST(v514_f, field, _lsb)).trait)->lsb + (uint64 )((struct __bitsize *) (UPCAST(v514_f, field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )((struct __lsb *) (UPCAST(v514_f, field, _lsb)).trait)->lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2489)) - 1ULL), (int64 )((struct __lsb *) (UPCAST(v514_f, field, _lsb)).trait)->lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2489)));
                }
            }
        }
    }
    #line 2491 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v512_bits;
}
/* register._get_all_fields */
static int _DML_TM_register___get_all_fields(odecam_pci_device_t *_dev, _register __register, field *fields, uint64 *_out1)
{
    #line 2497 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v518_unmapped UNUSED  = 0LL;
    {
        #line 2498 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v518_unmapped = DML_combine_bits(v518_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2498)) - 1ULL), 0LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2498)));
    }
    #line 2499 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v518_n UNUSED  = (int32 )0LL;
    {
        _each_in_t v520__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->fields;
        #line 2501 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v520__each_in_expr.starti; _outer_idx < v520__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v520__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v520__each_in_expr.array_size;
            uint64 _start = _num * v520__each_in_expr.array_idx;
            #line 2501 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                field v521_f UNUSED  = ((field ) {(struct _field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2502 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v522_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v521_f, field, _lsb)).trait)->lsb;
                    #line 2504 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v522_i UNUSED  = 0LL;
                    {
                        #line 2505 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v522_i = v518_n;
                    }
                    #line 2505 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v522_i; (int64 )--(v522_i)) {
                        #line 2506 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v525_next_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(fields[(int64 )((uint64 )v522_i - 1ULL)], field, _lsb)).trait)->lsb;
                        #line 2507 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v522_lsb < (int64 )v525_next_lsb) {
                            #line 2508 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v522_i] = fields[(int64 )((uint64 )v522_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2513 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v522_i] = v521_f;
                    }
                    {
                        #line 2514 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v518_unmapped = DML_combine_bits(v518_unmapped, DML_shlu(0ULL, (uint64 )v522_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v522_lsb + (uint64 )((struct __bitsize *) (UPCAST(v521_f, field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v522_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2514)) - 1ULL), (int64 )v522_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2514)));
                    }
                    #line 2515 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v518_n);
                }
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2517, (int64 )v518_n <= 64LL);
    #line 2518 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v518_unmapped;
    #line 2518 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v518_n;
}
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(odecam_pci_device_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
{
    #line 2524 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v532_unmapped UNUSED  = 0LL;
    {
        #line 2525 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v532_unmapped = DML_combine_bits(v532_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2525)) - 1ULL), 0LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2525)));
    }
    #line 2526 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v532_n UNUSED  = (int32 )0LL;
    {
        _each_in_t v534__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->_get_fields;
        #line 2528 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v534__each_in_expr.starti; _outer_idx < v534__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v534__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v534__each_in_expr.array_size;
            uint64 _start = _num * v534__each_in_expr.array_idx;
            #line 2528 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _get_field v535_f UNUSED  = ((_get_field ) {(struct __get_field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2529 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v536_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v535_f, _get_field, _lsb)).trait)->lsb;
                    #line 2531 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v536_i UNUSED  = 0LL;
                    {
                        #line 2532 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v536_i = v532_n;
                    }
                    #line 2532 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v536_i; (int64 )--(v536_i)) {
                        #line 2533 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v539_next_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(fields[(int64 )((uint64 )v536_i - 1ULL)], _get_field, _lsb)).trait)->lsb;
                        #line 2534 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v536_lsb < (int64 )v539_next_lsb) {
                            #line 2535 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v536_i] = fields[(int64 )((uint64 )v536_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2540 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v536_i] = v535_f;
                    }
                    {
                        #line 2541 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v532_unmapped = DML_combine_bits(v532_unmapped, DML_shlu(0ULL, (uint64 )v536_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v536_lsb + (uint64 )((struct __bitsize *) (UPCAST(v535_f, _get_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v536_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2541)) - 1ULL), (int64 )v536_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2541)));
                    }
                    #line 2542 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v532_n);
                }
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2544, (int64 )v532_n <= 64LL);
    #line 2545 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v532_unmapped;
    #line 2545 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v532_n;
}
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(odecam_pci_device_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
{
    #line 2551 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v546_unmapped UNUSED  = 0LL;
    {
        #line 2552 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v546_unmapped = DML_combine_bits(v546_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2552)) - 1ULL), 0LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2552)));
    }
    #line 2553 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v546_n UNUSED  = (int32 )0LL;
    {
        _each_in_t v548__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->_set_fields;
        #line 2555 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v548__each_in_expr.starti; _outer_idx < v548__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v548__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v548__each_in_expr.array_size;
            uint64 _start = _num * v548__each_in_expr.array_idx;
            #line 2555 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _set_field v549_f UNUSED  = ((_set_field ) {(struct __set_field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2556 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v550_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v549_f, _set_field, _lsb)).trait)->lsb;
                    #line 2558 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v550_i UNUSED  = 0LL;
                    {
                        #line 2559 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v550_i = v546_n;
                    }
                    #line 2559 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v550_i; (int64 )--(v550_i)) {
                        #line 2560 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v553_next_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(fields[(int64 )((uint64 )v550_i - 1ULL)], _set_field, _lsb)).trait)->lsb;
                        #line 2561 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v550_lsb < (int64 )v553_next_lsb) {
                            #line 2562 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v550_i] = fields[(int64 )((uint64 )v550_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2567 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v550_i] = v549_f;
                    }
                    {
                        #line 2568 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v546_unmapped = DML_combine_bits(v546_unmapped, DML_shlu(0ULL, (uint64 )v550_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v550_lsb + (uint64 )((struct __bitsize *) (UPCAST(v549_f, _set_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v550_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2568)) - 1ULL), (int64 )v550_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2568)));
                    }
                    #line 2569 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v546_n);
                }
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2571, (int64 )v546_n <= 64LL);
    #line 2572 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v546_unmapped;
    #line 2572 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v546_n;
}
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(odecam_pci_device_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
{
    #line 2578 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v560_unmapped UNUSED  = 0LL;
    {
        #line 2579 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v560_unmapped = DML_combine_bits(v560_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2579)) - 1ULL), 0LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2579)));
    }
    #line 2580 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v560_n UNUSED  = (int32 )0LL;
    {
        _each_in_t v562__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->_write_fields;
        #line 2582 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v562__each_in_expr.starti; _outer_idx < v562__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v562__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v562__each_in_expr.array_size;
            uint64 _start = _num * v562__each_in_expr.array_idx;
            #line 2582 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _write_field v563_f UNUSED  = ((_write_field ) {(struct __write_field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2583 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v564_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v563_f, _write_field, _lsb)).trait)->lsb;
                    #line 2585 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v564_i UNUSED  = 0LL;
                    {
                        #line 2586 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v564_i = v560_n;
                    }
                    #line 2586 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v564_i; (int64 )--(v564_i)) {
                        #line 2587 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v567_next_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(fields[(int64 )((uint64 )v564_i - 1ULL)], _write_field, _lsb)).trait)->lsb;
                        #line 2588 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v564_lsb < (int64 )v567_next_lsb) {
                            #line 2589 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v564_i] = fields[(int64 )((uint64 )v564_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2594 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v564_i] = v563_f;
                    }
                    {
                        #line 2595 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v560_unmapped = DML_combine_bits(v560_unmapped, DML_shlu(0ULL, (uint64 )v564_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v564_lsb + (uint64 )((struct __bitsize *) (UPCAST(v563_f, _write_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v564_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2595)) - 1ULL), (int64 )v564_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2595)));
                    }
                    #line 2596 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v560_n);
                }
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2598, (int64 )v560_n <= 64LL);
    #line 2599 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v560_unmapped;
    #line 2599 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v560_n;
}
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(odecam_pci_device_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
{
    #line 2605 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v574_unmapped UNUSED  = 0LL;
    {
        #line 2606 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v574_unmapped = DML_combine_bits(v574_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2606)) - 1ULL), 0LL, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2606)));
    }
    #line 2607 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v574_n UNUSED  = (int32 )0LL;
    {
        _each_in_t v576__each_in_expr UNUSED  = ((struct __register *) (__register).trait)->_read_fields;
        #line 2609 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v576__each_in_expr.starti; _outer_idx < v576__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v576__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v576__each_in_expr.array_size;
            uint64 _start = _num * v576__each_in_expr.array_idx;
            #line 2609 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                _read_field v577_f UNUSED  = ((_read_field ) {(struct __read_field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2610 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v578_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v577_f, _read_field, _lsb)).trait)->lsb;
                    #line 2612 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v578_i UNUSED  = 0LL;
                    {
                        #line 2613 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v578_i = v574_n;
                    }
                    #line 2613 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (; 0LL < (int64 )v578_i; (int64 )--(v578_i)) {
                        #line 2614 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v581_next_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(fields[(int64 )((uint64 )v578_i - 1ULL)], _read_field, _lsb)).trait)->lsb;
                        #line 2615 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        if ((int64 )v578_lsb < (int64 )v581_next_lsb) {
                            #line 2616 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            fields[(int64 )v578_i] = fields[(int64 )((uint64 )v578_i - 1ULL)];
                        } else {
                            break;
                        }
                    }
                    {
                        #line 2621 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        fields[(int64 )v578_i] = v577_f;
                    }
                    {
                        #line 2622 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v574_unmapped = DML_combine_bits(v574_unmapped, DML_shlu(0ULL, (uint64 )v578_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v578_lsb + (uint64 )((struct __bitsize *) (UPCAST(v577_f, _read_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v578_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2622)) - 1ULL), (int64 )v578_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2622)));
                    }
                    #line 2623 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )++(v574_n);
                }
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2625, (int64 )v574_n <= 64LL);
    #line 2626 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v574_unmapped;
    #line 2626 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v574_n;
}
/* register._default_init */
static void  _DML_TM_register___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    {
        #line 2632 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v588_mapped UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        {
            #line 2638 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)) = (DML_shru(((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (v588_mapped)) | ((((struct _init_val *) (UPCAST(__register, _register, init_val)).trait)->init_val) & (~v588_mapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2638)) - 1ULL);
        }
    }
}
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    #line 2642 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (enabled_bits);
}
/* register.read_register */
static uint64 _DML_TM_register__read_register(odecam_pci_device_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    {
        #line 2646 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (enabled_bytes == 0LL) {
            #line 2647 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
        #line 2650 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v593_field_bits UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        #line 2651 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v593_field_bits == 0LL) {
            #line 2653 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return (*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (enabled_bytes);
        }
        #line 2655 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v593_num_fields UNUSED  = 0LL;
        #line 2656 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _read_field v593_fields[64LL] UNUSED ;
        memset((void *)&v593_fields, 0, sizeof(_read_field [64LL]));
        #line 2657 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v593_unmapped UNUSED  = 0LL;
        {
            #line 2658 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v596__ret__out1 = 0LL;
            #line 2658 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v593_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v593_fields, &v596__ret__out1);
            #line 2658 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v593_unmapped = v596__ret__out1;
        }
        #line 2659 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v593_default_access_bits UNUSED  = (v593_unmapped) & (v593_field_bits);
        #line 2660 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v593_unmapped_bits UNUSED  = (v593_unmapped) & (~v593_field_bits);
        #line 2661 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v593_val UNUSED  = ((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (v593_default_access_bits)) & (enabled_bytes);
        #line 2663 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v593_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        {
            #line 2664 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v597_f UNUSED  = (int32 )0LL;
            #line 2664 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v597_f < (int64 )v593_num_fields; (int64 )(v597_f)++) {
                #line 2665 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v598_f_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v593_fields[(int64 )v597_f], _read_field, _lsb)).trait)->lsb;
                #line 2666 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v598_f_msb UNUSED  = (int )(((uint64 )v598_f_lsb + (uint64 )((struct __bitsize *) (UPCAST(v593_fields[(int64 )v597_f], _read_field, _bitsize)).trait)->bitsize) - 1ULL);
                #line 2668 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v598_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v598_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v598_f_msb - (uint64 )v598_f_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2668)) - 1ULL);
                #line 2669 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(v598_f_enabled_bytes == 0LL)) {
                    #line 2672 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v593_val = DML_combine_bits(v593_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v593_fields[(int64 )v597_f], _read_field, read_field), v598_f_enabled_bytes, aux)) & (v598_f_enabled_bytes), (uint64 )v598_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v598_f_msb - (uint64 )v598_f_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2670)) - 1ULL), (int64 )v598_f_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2670)));
                }
            }
        }
        #line 2676 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v593_unmapped_bits) & (enabled_bytes)) == 0LL)) {
            #line 2679 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v593_val = (v593_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v593_unmapped_bits) & (enabled_bytes), aux)) & ((v593_unmapped_bits) & (enabled_bytes)));
        }
        #line 2682 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return v593_val;
    }
}
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    #line 2688 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    int v603_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 2692 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v603_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (value)), (uint64 )v603_lsb);
    #line 2696 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v603_write_outside_fields == 0LL)) {
        #line 2697 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v604_unmapped_msb UNUSED  = (int32 )-1LL;
        #line 2698 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        strbuf_t v604_ranges UNUSED ;
        memset((void *)&v604_ranges, 0, sizeof(strbuf_t ));
        #line 2699 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        sb_init(&v604_ranges);
        {
            #line 2702 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v605_i UNUSED  = (int )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize;
            #line 2702 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; -1LL <= (int64 )v605_i; (int64 )(v605_i)--) {
                #line 2703 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (0LL <= (int64 )v605_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v605_i)) & (1ULL)) & (1ULL)))) {
                    #line 2704 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if ((int64 )v604_unmapped_msb < 0LL) {
                        #line 2705 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v604_unmapped_msb = v605_i;
                    }
                } else 
                #line 2706 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (0LL <= (int64 )v604_unmapped_msb) {
                    #line 2708 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    if (!(((DML_shru(v603_write_outside_fields, (uint64 )v605_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v604_unmapped_msb - ((uint64 )v605_i + 1ULL)) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2708)) - 1ULL)) == 0LL)) {
                        #line 2709 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        char v610_written[65LL] UNUSED ;
                        memset((void *)&v610_written, 0, sizeof(char [65LL]));
                        #line 2710 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        char v610_current[65LL] UNUSED ;
                        memset((void *)&v610_current, 0, sizeof(char [65LL]));
                        {
                            #line 2711 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            int v611_bit UNUSED  = (int )((uint64 )v605_i + 1ULL);
                            #line 2711 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            for (; (int64 )v611_bit <= (int64 )v604_unmapped_msb; (int64 )(v611_bit)++) {
                                {
                                    #line 2713 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v610_written[(int64 )(((uint64 )v611_bit - (uint64 )v605_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v611_bit - (uint64 )v603_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                }
                                {
                                    #line 2716 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v610_current[(int64 )(((uint64 )v611_bit - (uint64 )v605_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)), (uint64 )v611_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                }
                            }
                        }
                        #line 2721 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        sb_addfmt(&v604_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v604_unmapped_msb, (int )((uint64 )v605_i + 1ULL), v610_written, v610_current);
                        {
                            #line 2722 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            v610_written[(int64 )((uint64 )v604_unmapped_msb - (uint64 )v605_i)] = (int8 )0LL;
                        }
                        {
                            #line 2723 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                            v610_current[(int64 )((uint64 )v604_unmapped_msb - (uint64 )v605_i)] = (int8 )0LL;
                        }
                    }
                    {
                        #line 2725 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                        v604_unmapped_msb = (int32 )-1LL;
                    }
                }
            }
        }
        {
            #line 2728 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 2728 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__register, _register, _qname)), sb_str(&v604_ranges));
        }
        #line 2731 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        sb_free(&v604_ranges);
    }
}
/* register.write_register */
static void  _DML_TM_register__write_register(odecam_pci_device_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    {
        #line 2737 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v619_field_bits UNUSED  = _DML_TM_register___field_bits(_dev, __register);
        #line 2738 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v619_field_bits == 0LL) {
            {
                #line 2739 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                *((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)) = ((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (~enabled_bytes)) | ((value) & (enabled_bytes));
            }
            #line 2740 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
        #line 2742 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v619_num_fields UNUSED  = 0LL;
        #line 2743 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _write_field v619_fields[64LL] UNUSED ;
        memset((void *)&v619_fields, 0, sizeof(_write_field [64LL]));
        #line 2744 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v619_unmapped UNUSED  = 0LL;
        {
            #line 2745 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v622__ret__out1 = 0LL;
            #line 2745 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v619_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v619_fields, &v622__ret__out1);
            #line 2745 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v619_unmapped = v622__ret__out1;
        }
        #line 2746 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v619_default_write_bits UNUSED  = (v619_unmapped) & (v619_field_bits);
        #line 2747 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v619_unmapped_bits UNUSED  = (v619_unmapped) & (~v619_field_bits);
        #line 2748 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (enabled_bytes == 0LL) {
            #line 2749 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
        #line 2752 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v619_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        #line 2753 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v619_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
        {
            #line 2754 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v624_f UNUSED  = (int32 )0LL;
            #line 2754 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v624_f < (int64 )v619_num_fields; (int64 )(v624_f)++) {
                #line 2755 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v625_f_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v619_fields[(int64 )v624_f], _write_field, _lsb)).trait)->lsb;
                #line 2756 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v625_f_msb UNUSED  = (int )(((uint64 )v625_f_lsb + (uint64 )((struct __bitsize *) (UPCAST(v619_fields[(int64 )v624_f], _write_field, _bitsize)).trait)->bitsize) - 1ULL);
                #line 2758 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v625_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v625_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v625_f_msb - (uint64 )v625_f_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2758)) - 1ULL);
                #line 2759 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(v625_f_enabled_bytes == 0LL)) {
                    #line 2760 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint64 v626_f_value UNUSED  = (DML_shru(value, (uint64 )v625_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v625_f_msb - (uint64 )v625_f_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2760)) - 1ULL);
                    #line 2762 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v619_fields[(int64 )v624_f], _write_field, write_field), (v626_f_value) & (v625_f_enabled_bytes), v625_f_enabled_bytes, aux);
                }
            }
        }
        {
            #line 2767 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)) = ((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (~((v619_default_write_bits) & (enabled_bytes)))) | (((value) & (v619_default_write_bits)) & (enabled_bytes));
        }
        #line 2769 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v619_unmapped_bits) & (enabled_bytes)) == 0LL)) {
            #line 2771 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v619_unmapped_bits), (v619_unmapped_bits) & (enabled_bytes), aux);
        }
    }
}
/* register.set_val */
static void  _DML_TM_register__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        #line 2776 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2776)) - 1ULL);
    }
}
/* register.get_val */
static uint64 _DML_TM_register__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 2779 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2779)) - 1ULL);
}
/* register._default_get */
static uint64 _DML_TM_register___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    {
        #line 2783 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _get_field v634_fields[64LL] UNUSED ;
        memset((void *)&v634_fields, 0, sizeof(_get_field [64LL]));
        #line 2784 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v634_num UNUSED  = 0LL;
        #line 2785 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v634_unmapped UNUSED  = 0LL;
        {
            #line 2786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v635__ret__out1 = 0LL;
            #line 2786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v634_num = _DML_TM_register___get_get_fields(_dev, __register, v634_fields, &v635__ret__out1);
            #line 2786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v634_unmapped = v635__ret__out1;
        }
        #line 2787 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v634_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v634_unmapped);
        {
            #line 2788 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v636_i UNUSED  = (int32 )0LL;
            #line 2788 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v636_i < (int64 )v634_num; (int64 )(v636_i)++) {
                #line 2789 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v637_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v634_fields[(int64 )v636_i], _get_field, _lsb)).trait)->lsb;
                {
                    #line 2790 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    v634_val = DML_combine_bits(v634_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v634_fields[(int64 )v636_i], _get_field, get._get)), (uint64 )v637_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v637_lsb + (uint64 )((struct __bitsize *) (UPCAST(v634_fields[(int64 )v636_i], _get_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v637_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2790)) - 1ULL), (int64 )v637_lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2790)));
                }
            }
        }
        #line 2792 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return v634_val;
    }
}
/* register._default_set */
static void  _DML_TM_register___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        #line 2796 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _set_field v640_fields[64LL] UNUSED ;
        memset((void *)&v640_fields, 0, sizeof(_set_field [64LL]));
        #line 2797 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v640_num UNUSED  = 0LL;
        #line 2798 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v640_unmapped UNUSED  = 0LL;
        {
            #line 2799 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v641__ret__out1 = 0LL;
            #line 2799 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v640_num = _DML_TM_register___get_set_fields(_dev, __register, v640_fields, &v641__ret__out1);
            #line 2799 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v640_unmapped = v641__ret__out1;
        }
        {
            #line 2801 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            *((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val)) = (DML_shru(((*((uint64 *)((uintptr_t)_dev + ((struct __register *) (__register).trait)->val))) & (~v640_unmapped)) | ((value) & (v640_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )((struct __bitsize *) (UPCAST(__register, _register, _bitsize)).trait)->bitsize - 1ULL) - 0ULL) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2801)) - 1ULL);
        }
        {
            #line 2802 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            int v643_i UNUSED  = (int32 )0LL;
            #line 2802 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v643_i < (int64 )v640_num; (int64 )(v643_i)++) {
                #line 2803 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                int v644_lsb UNUSED  = (int )((struct __lsb *) (UPCAST(v640_fields[(int64 )v643_i], _set_field, _lsb)).trait)->lsb;
                #line 2804 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v640_fields[(int64 )v643_i], _set_field, set._set), (DML_shru(value, (uint64 )v644_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v644_lsb + (uint64 )((struct __bitsize *) (UPCAST(v640_fields[(int64 )v643_i], _set_field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )v644_lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2804)) - 1ULL));
            }
        }
    }
}
/* write.write_field */
static void  _DML_TM_write__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3238 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bits == 0LL)) {
        #line 3239 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v647_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~enabled_bits);
        #line 3240 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v647_patched) | ((val) & (enabled_bits)));
    }
}
/* write.write */
static void  _DML_TM_write__write(odecam_pci_device_t *_dev, __write ___write, uint64 val)
{
    #line 3245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
}
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(odecam_pci_device_t *_dev, post_init _post_init)
{
    {
        _each_in_t v652__each_in_expr UNUSED  = ((struct _post_init *) (_post_init).trait)->_each_post_init;
        #line 373 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v652__each_in_expr.starti; _outer_idx < v652__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v652__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v652__each_in_expr.array_size;
            uint64 _start = _num * v652__each_in_expr.array_idx;
            #line 373 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                post_init v653_obj UNUSED  = ((post_init ) {(struct _post_init *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 374 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                _DML_TM_post_init___rec_post_init(_dev, v653_obj);
            }
        }
    }
    #line 375 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
}
/* field.get_val */
static uint64 _DML_TM_field__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 2885 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*((uint64 *)((uintptr_t)_dev + ((struct __register *) (((struct _field *) (_field).trait)->reg).trait)->val)), (uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb + (uint64 )((struct __bitsize *) (UPCAST(_field, field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2885)) - 1ULL);
}
/* field.set_val */
static void  _DML_TM_field__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 val)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    {
        #line 2889 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((uint64 *)((uintptr_t)_dev + ((struct __register *) (((struct _field *) (_field).trait)->reg).trait)->val)) = DML_combine_bits(*((uint64 *)((uintptr_t)_dev + ((struct __register *) (((struct _field *) (_field).trait)->reg).trait)->val)), DML_shlu(val, (uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb + (uint64 )((struct __bitsize *) (UPCAST(_field, field, _bitsize)).trait)->bitsize) - 1ULL) - (uint64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb) + 1ULL), "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2889)) - 1ULL), (int64 )((struct __lsb *) (UPCAST(_field, field, _lsb)).trait)->lsb, "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 2889)));
    }
}
/* field._default_get */
static uint64 _DML_TM_field___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 2893 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
/* field._default_set */
static void  _DML_TM_field___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 2896 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
}
/* field._default_init */
static void  _DML_TM_field___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 2900 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), ((struct _init_val *) (UPCAST(_field, field, init_val)).trait)->init_val);
}
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(odecam_pci_device_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3163 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bytes == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
}
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(odecam_pci_device_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3172 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bytes == 0LL)) {
        #line 3173 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    }
}
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(odecam_pci_device_t *_dev, attribute _attribute)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 784 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64(*((uint64 *)((uintptr_t)_dev + ((struct _uint64_attr *) (_uint64_attr).trait)->val)));
}
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(odecam_pci_device_t *_dev, attribute _attribute, attr_value_t val)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 787 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(val)) {
        #line 789 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        #line 790 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    {
        #line 792 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((uint64 *)((uintptr_t)_dev + ((struct _uint64_attr *) (_uint64_attr).trait)->val)) = (uint64 )SIM_attr_integer(val);
    }
    #line 786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* read.read_field */
static uint64 _DML_TM_read__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3207 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bits == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
/* read.read */
static uint64 _DML_TM_read__read(odecam_pci_device_t *_dev, __read ___read)
{
    #line 3211 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    #line 222 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
}
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    #line 225 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
}
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    _each_in_t v686__each_in_expr UNUSED  = ((struct __hard_reset *) (__hard_reset).trait)->_each_hard_reset;
    #line 228 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    for (int _outer_idx = v686__each_in_expr.starti; _outer_idx < v686__each_in_expr.endi; ++_outer_idx) {
        _vtable_list_t _list = v686__each_in_expr.base[_outer_idx];
        uint64 _num = _list.num / v686__each_in_expr.array_size;
        uint64 _start = _num * v686__each_in_expr.array_idx;
        #line 228 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
            _hard_reset v687_obj UNUSED  = ((_hard_reset ) {(struct __hard_reset *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
            #line 229 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
            CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v687_obj);
        }
    }
}
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(odecam_pci_device_t *_dev, port _port)
{
    #line 1080 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*((conf_object_t **)((uintptr_t)_dev + ((struct _port *) (_port).trait)->_cached_port_obj)) == (NULL))) {
        #line 1081 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return *((conf_object_t **)((uintptr_t)_dev + ((struct _port *) (_port).trait)->_cached_port_obj));
    }
    {
        #line 1083 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((conf_object_t **)((uintptr_t)_dev + ((struct _port *) (_port).trait)->_cached_port_obj)) = _dmllib_port_obj_from_device_obj(&_dev->obj, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_port, port, _qname)), "port.");
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1085, !(*((conf_object_t **)((uintptr_t)_dev + ((struct _port *) (_port).trait)->_cached_port_obj)) == (NULL)));
    #line 1086 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return *((conf_object_t **)((uintptr_t)_dev + ((struct _port *) (_port).trait)->_cached_port_obj));
}
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    #line 236 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
}
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    #line 279 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
}
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    #line 282 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
}
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    _each_in_t v700__each_in_expr UNUSED  = ((struct __soft_reset *) (__soft_reset).trait)->_each_soft_reset;
    #line 285 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    for (int _outer_idx = v700__each_in_expr.starti; _outer_idx < v700__each_in_expr.endi; ++_outer_idx) {
        _vtable_list_t _list = v700__each_in_expr.base[_outer_idx];
        uint64 _num = _list.num / v700__each_in_expr.array_size;
        uint64 _start = _num * v700__each_in_expr.array_idx;
        #line 285 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
            _soft_reset v701_obj UNUSED  = ((_soft_reset ) {(struct __soft_reset *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
            #line 286 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
            CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v701_obj);
        }
    }
}
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    #line 293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
}
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(_read_only, read_only, _reg_or_field)).trait)->is_register || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits)))) {
        #line 438 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 1ULL, 1ULL, 2ULL);
        #line 438 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", ((struct __reg_or_field *) (UPCAST(_read_only, read_only, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
    }
}
/* base_address.pci_bar_size_bits */
static int _DML_TM_base_address__pci_bar_size_bits(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 898 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    int v708_bits UNUSED  = (int )((struct _base_address *) (_base_address).trait)->size_bits;
    #line 899 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v708_bits;
}
/* base_address.pci_mapping_enabled */
static bool _DML_TM_base_address__pci_mapping_enabled(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 904 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return 1;
}
/* base_address.pci_mapping_object */
static conf_object_t *_DML_TM_base_address__pci_mapping_object(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 909 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return &_dev->obj;
}
/* base_address._get_bank_obj */
static conf_object_t *_DML_TM_base_address___get_bank_obj(odecam_pci_device_t *_dev, base_address _base_address, conf_object_t *obj, int *_out1)
{
    #line 925 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (obj == (&_dev->obj)) {
        _each_in_t v716__each_in_expr UNUSED  = (_each_in_t){_each__function_mapped_bank__in__odecam_pci_device, 0, 2, 0, 1};
        #line 926 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        for (int _outer_idx = v716__each_in_expr.starti; _outer_idx < v716__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v716__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v716__each_in_expr.array_size;
            uint64 _start = _num * v716__each_in_expr.array_idx;
            #line 926 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                function_mapped_bank v717_bank UNUSED  = ((function_mapped_bank ) {(struct _function_mapped_bank *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 927 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                if ((int64 )((struct _function_mapped_bank *) (v717_bank).trait)->function == ((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func) {
                    #line 928 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    int v719_len UNUSED  = (int )strlen(CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v717_bank, function_mapped_bank, bank._qname)));
                    #line 929 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    char v719_name[(int64 )((5ULL + (uint64 )v719_len) + 1ULL)] UNUSED ;
                    memset((void *)&v719_name, 0, sizeof(char [(int64 )((5ULL + (uint64 )v719_len) + 1ULL)]));
                    #line 930 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    memcpy(v719_name, "bank.", 5LL);
                    #line 931 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    memcpy(v719_name + 5LL, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v717_bank, function_mapped_bank, bank._qname)), (int64 )((uint64 )v719_len + 1ULL));
                    #line 932 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    conf_object_t *v719_bank_obj UNUSED  = SIM_object_descendant(obj, v719_name);
                    DML_ASSERT("/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml", 934, !(v719_bank_obj == (NULL)));
                    #line 936 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    if (!(SIM_get_interface(v719_bank_obj, "io_memory") == (NULL))) {
                        #line 937 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        *_out1 = (int32 )0LL;
                        #line 937 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        return v719_bank_obj;
                    }
                }
            }
        }
    }
    #line 941 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    *_out1 = (int )((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func;
    #line 941 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return obj;
}
/* base_address.pci_mapping_target */
static conf_object_t *_DML_TM_base_address__pci_mapping_target(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 946 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return NULL;
}
/* base_address.pci_mapping_customize */
static void  _DML_TM_base_address__pci_mapping_customize(odecam_pci_device_t *_dev, base_address _base_address, map_info_t *info)
{
}
/* base_address.pci_mapping_base */
static uint64 _DML_TM_base_address__pci_mapping_base(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 954 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return DML_shlu(CALL_TRAIT_METHOD0(base_address, get_base, _dev, _base_address), (uint64 )((struct __lsb *) (UPCAST(((struct _base_address *) (_base_address).trait)->_base, field, _lsb)).trait)->lsb);
}
/* base_address.pci_mapping_length */
static uint64 _DML_TM_base_address__pci_mapping_length(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 958 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (uint64 )(DML_shl(1LL, (int64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)), "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml", 958));
}
/* base_address.get_base */
static uint64 _DML_TM_base_address__get_base(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 964 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct _base_address *) (_base_address).trait)->_base, field, _get))) & ((uint64 )~((int64 )((uint64 )(DML_shl(1LL, (int64 )((uint64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)) - (uint64 )((struct __lsb *) (UPCAST(((struct _base_address *) (_base_address).trait)->_base, field, _lsb)).trait)->lsb), "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml", 964)) - 1ULL)));
}
/* base_address.remove_map */
static void  _DML_TM_base_address__remove_map(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 968 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func < 0LL) {
        #line 969 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Removing mapping for unknown base address %s", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_base_address, base_address, _register._qname)));
    } else {
        #line 978 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v734_map_obj UNUSED  = NULL;
        #line 979 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (_dev->pci_bus.obj == (NULL)) {
            #line 980 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to remove mapping with the PCI bus disconnected");
            #line 982 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        {
            #line 984 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v734_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
        }
        #line 985 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!(v734_map_obj == NULL)) {
            #line 986 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Removing %s space mapping for %s (function %lld)", ((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_type, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_base_address, base_address, _register._qname)), (uint64 )((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func);
            #line 989 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            int v737_func UNUSED  = 0LL;
            {
                #line 990 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                int v738__ret__out1 = 0LL;
                #line 990 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                v734_map_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v734_map_obj, &v738__ret__out1);
                #line 990 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                v737_func = v738__ret__out1;
            }
            #line 995 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->remove_map(_dev->pci_bus.obj, v734_map_obj, (int64 )strcmp(((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_type, "memory") == 0LL ? 2LL : 1LL, v737_func);
        }
    }
}
/* base_address.add_map */
static void  _DML_TM_base_address__add_map(odecam_pci_device_t *_dev, base_address _base_address)
{
    #line 1002 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func < 0LL) {
        #line 1003 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_config, "Adding mapping for unknown base address %s", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_base_address, base_address, _register._qname)));
    } else {
        #line 1012 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        map_info_t v743_info UNUSED ;
        memset((void *)&v743_info, 0, sizeof(map_info_t ));
        #line 1013 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v743_map_obj UNUSED  = NULL;
        #line 1014 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        conf_object_t *v743_map_target UNUSED  = NULL;
        #line 1015 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (_dev->pci_bus.obj == (NULL)) {
            #line 1016 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to add mapping with the PCI bus disconnected");
            #line 1019 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        {
            #line 1023 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_info.base = CALL_TRAIT_METHOD0(base_address, pci_mapping_base, _dev, _base_address);
        }
        {
            #line 1024 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_info.length = CALL_TRAIT_METHOD0(base_address, pci_mapping_length, _dev, _base_address);
        }
        {
            #line 1025 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_info.function = (int )((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func;
        }
        {
            #line 1031 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
        }
        {
            #line 1032 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_map_target = CALL_TRAIT_METHOD0(base_address, pci_mapping_target, _dev, _base_address);
        }
        #line 1033 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(base_address, pci_mapping_customize, _dev, _base_address, &v743_info);
        #line 1036 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((int64 )v743_info.function == ((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_func)) {
            #line 1037 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_ERROR(&_dev->obj, 0LL, "Function number should not be changed when mapping %s", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_base_address, base_address, _register._qname)));
        }
        {
            #line 1041 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            int v751__ret__out1 = 0LL;
            #line 1041 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_map_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v743_map_obj, &v751__ret__out1);
            #line 1041 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v743_info.function = v751__ret__out1;
        }
        #line 1042 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (v743_info.base == 0LL) {
            #line 1043 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Zero %s mapping", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_base_address, base_address, _register._qname)));
        }
        #line 1045 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "New %s space mapping for %s (obj %s, target %s, fn %lld): base = %#llx, length = %#llx", ((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_type, ((struct _name *) (UPCAST(_base_address, base_address, _register._conf_attribute.object.name)).trait)->name, SIM_object_name(v743_map_obj), !(v743_map_target == NULL) ? SIM_object_name(v743_map_target) : "(none)", (uint64 )v743_info.function, v743_info.base, v743_info.length);
        #line 1056 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->add_map(_dev->pci_bus.obj, v743_map_obj, (int64 )strcmp(((struct _map_params *) (UPCAST(_base_address, base_address, map_params)).trait)->map_type, "memory") == 0LL ? 2LL : 1LL, v743_map_target, v743_info);
    }
}
/* memory_base_address_generic.update_mapping */
static void  _DML_TM_memory_base_address_generic__update_mapping(odecam_pci_device_t *_dev, base_address _base_address)
{
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    #line 1071 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    #line 1072 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct __pci_config_generic_command_reg *) (((struct _base_address *) (UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address)).trait)->command).trait)->_mem, field, _get))) == 0LL) && (CALL_TRAIT_METHOD0(base_address, pci_mapping_enabled, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address)))) {
        #line 1073 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    }
}
/* memory_base_address_generic.pci_mapping_base */
static uint64 _DML_TM_memory_base_address_generic__pci_mapping_base(odecam_pci_device_t *_dev, base_address _base_address)
{
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    {
        #line 1080 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v756_map_base UNUSED  = 0LL;
        {
            #line 1081 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v756_map_base = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
        }
        #line 1083 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v758_tmp = &v756_map_base;
        #line 1083 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        *v758_tmp = DML_shlu(*v758_tmp, (uint64 )((struct __lsb *) (UPCAST(((struct _base_address *) (UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address)).trait)->_base, field, _lsb)).trait)->lsb);
        #line 1085 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct _memory_base_address_generic *) (_memory_base_address_generic).trait)->_type, field, _get))) == 0LL) {
            #line 1086 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            uint64 *v759_tmp = &v756_map_base;
            #line 1086 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            *v759_tmp = (*v759_tmp) & (0xffffffffULL);
        }
        #line 1087 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return v756_map_base;
    }
}
/* connect.validate */
static bool _DML_TM_connect__validate(odecam_pci_device_t *_dev, _connect __connect, conf_object_t *obj)
{
    #line 903 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(odecam_pci_device_t *_dev, attribute _attribute, attr_value_t val)
{
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 831, 0);
}
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(odecam_pci_device_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
{
    #line 910 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    uint64 v765_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~enabled_bits);
    #line 911 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v765_patched) | ((value) & (enabled_bits)));
}
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 496 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~value, (enabled_bits) & (value));
}
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(odecam_pci_device_t *_dev, power_on_reset _power_on_reset)
{
    #line 182 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
}
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(odecam_pci_device_t *_dev, power_on_reset _power_on_reset)
{
    #line 185 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
}
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(odecam_pci_device_t *_dev, power_on_reset _power_on_reset)
{
    _each_in_t v774__each_in_expr UNUSED  = ((struct _power_on_reset *) (_power_on_reset).trait)->_each_power_on_reset;
    #line 188 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    for (int _outer_idx = v774__each_in_expr.starti; _outer_idx < v774__each_in_expr.endi; ++_outer_idx) {
        _vtable_list_t _list = v774__each_in_expr.base[_outer_idx];
        uint64 _num = _list.num / v774__each_in_expr.array_size;
        uint64 _start = _num * v774__each_in_expr.array_idx;
        #line 188 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
            power_on_reset v775_obj UNUSED  = ((power_on_reset ) {(struct _power_on_reset *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
            #line 189 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
            CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v775_obj);
        }
    }
}
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(odecam_pci_device_t *_dev, power_on_reset _power_on_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
}
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
}
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
}
/* constant.write_field */
static void  _DML_TM_constant__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 657 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(_constant, constant, _reg_or_field)).trait)->is_register || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits)))) {
        #line 659 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 2ULL, 1ULL, 2ULL);
        #line 659 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", ((struct __reg_or_field *) (UPCAST(_constant, constant, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
    }
}
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1198 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )((struct _miss_pattern_bank *) (_miss_pattern_bank).trait)->miss_pattern * 0x101010101010101ULL;
    #line 1198 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1201 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )((struct _miss_pattern_bank *) (_miss_pattern_bank).trait)->miss_pattern * 0x101010101010101ULL;
    #line 1201 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1203 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
}
/* resizable_bar.pci_bar_size_bits */
static int _DML_TM_resizable_bar__pci_bar_size_bits(odecam_pci_device_t *_dev, base_address _base_address)
{
    resizable_bar _resizable_bar UNUSED = DOWNCAST(_base_address, resizable_bar, base_address);
    {
        #line 1711 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        int v794_bits UNUSED  = (int )((struct _base_address *) (UPCAST(_resizable_bar, resizable_bar, base_address)).trait)->size_bits;
        {
            _each_in_t v795__each_in_expr UNUSED  = ((struct _rbar_capable_bank *) (UPCAST(((struct _base_address *) (UPCAST(_resizable_bar, resizable_bar, base_address)).trait)->parent_bank, _pci_config_generic, rbar_capable_bank)).trait)->_rbar_control;
            #line 1712 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            for (int _outer_idx = v795__each_in_expr.starti; _outer_idx < v795__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v795__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v795__each_in_expr.array_size;
                uint64 _start = _num * v795__each_in_expr.array_idx;
                #line 1712 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    rbar_control_reg v796_bar UNUSED  = ((rbar_control_reg ) {(struct _rbar_control_reg *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 1713 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    if (16ULL + 4ULL * (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct _rbar_control_reg *) (v796_bar).trait)->_id, field, _get))) == ((struct __register *) (UPCAST(_resizable_bar, resizable_bar, base_address._register)).trait)->offset) {
                        {
                            #line 1714 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                            v794_bits = (int )(20ULL + (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct _rbar_control_reg *) (v796_bar).trait)->_sz, field, _get))));
                        }
                        #line 1715 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_config, "Resizable BAR detected, configured number of bits: %lld", (uint64 )v794_bits);
                    }
                }
            }
        }
        #line 1719 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        return v794_bits;
    }
}
/* providing_pcie_ats_methods.ats_invalidate_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_invalidate_received(odecam_pci_device_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
{
    #line 182 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    uint64 v801_invalidated_addr UNUSED  = SIM_get_transaction_value_le(t);
    #line 183 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS Invalidate for 0x%llx, PASID:%lld", v801_invalidated_addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 185 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_ats_methods.ats_transaction_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_transaction_received(odecam_pci_device_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
{
    #line 193 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_at_t v803_at UNUSED  = ATOM_get_transaction_pcie_at(t);
    #line 194 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS %s Request for 0x%llx, PASID:%lld", (int64 )v803_at == 1LL ? "Untranslated" : ((int64 )v803_at == 2LL ? "Translation" : ((int64 )v803_at == 3LL ? "Translated" : "Invalid")), addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 200 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_error_ret_t *v803_pex UNUSED  = ATOM_get_transaction_pcie_error_ret(t);
    #line 201 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    if (!(v803_pex == NULL)) {
        #line 202 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v803_pex->val = (int32 )2LL;
    }
    #line 204 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_byte_count_ret_t *v803_bc UNUSED  = ATOM_get_transaction_pcie_byte_count_ret(t);
    #line 206 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    if (!(v803_bc == NULL)) {
        #line 207 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v803_bc->val = 0ULL;
    }
    #line 209 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_prs_methods.page_request_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_request_received(odecam_pci_device_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
{
    #line 322 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "Page Request Message: Page Address 0x%llx, PRGI:%lld %s%s%s PASID:%lld", (uint64 )(DML_shl((int64 )((uint64 )(((DML_shru(addr, 12ULL)) & (0xfffffffffffffULL)) & (0xfffffffffffffULL))), 12LL, "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml", 323)), (uint64 )((uint16 )(((DML_shru(addr, 3ULL)) & (0x1ffULL)) & (0x1ffULL))), (int64 )((uint8 )(((DML_shru(addr, 2ULL)) & (1ULL)) & (1ULL))) ? "L" : "", (int64 )((uint8 )(((DML_shru(addr, 1ULL)) & (1ULL)) & (1ULL))) ? "W" : "", (int64 )((uint8 )(((DML_shru(addr, 0ULL)) & (1ULL)) & (1ULL))) ? "R" : "", (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 326 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* providing_pcie_prs_methods.page_response_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_response_received(odecam_pci_device_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
{
    #line 334 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "PRG Response Message: Response Code %lld, PRGI:%lld PASID:%lld", (uint64 )((uint8 )(((DML_shru(addr, 44ULL)) & (15ULL)) & (15ULL))), (uint64 )((uint16 )(((DML_shru(addr, 32ULL)) & (0x1ffULL)) & (0x1ffULL))), (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 336 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(odecam_pci_device_t *_dev, power_on_reset _power_on_reset)
{
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 195 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    #line 196 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
}
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 362 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    #line 363 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), ((struct _soft_reset_val *) (_soft_reset_val).trait)->soft_reset_val);
}
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    {
        #line 469 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 3ULL, 1ULL, 2ULL);
        #line 469 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_write_only, write_only, _qname)));
    }
    #line 471 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0ULL;
}
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    {
        #line 518 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 v817_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        #line 519 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0LL);
        #line 520 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return (v817_value) & (enabled_bits);
    }
}
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 547 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
}
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 574 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
}
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 784 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (!(*((bool *)((uintptr_t)_dev + ((struct _reserved *) (_reserved).trait)->_has_logged))) && (((struct __reg_or_field *) (UPCAST(_reserved, reserved, _reg_or_field)).trait)->is_register || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits))))) {
        #line 786 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", ((struct __reg_or_field *) (UPCAST(_reserved, reserved, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        {
            #line 791 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
            *((bool *)((uintptr_t)_dev + ((struct _reserved *) (_reserved).trait)->_has_logged)) = 1;
        }
    }
    #line 793 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
}
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 799 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field)).trait)->is_register) {
        #line 800 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 4ULL, 1ULL, 3ULL);
        #line 800 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
    }
    #line 804 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 810 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field)).trait)->is_register || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits)))) {
        #line 812 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 5ULL, 1ULL, 3ULL);
        #line 812 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", ((struct __reg_or_field *) (UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
    }
    #line 817 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
}
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 945 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field)).trait)->is_register || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits)))) {
        #line 947 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 947 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", ((struct __reg_or_field *) (UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
    }
    #line 952 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
}
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 955 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (((struct __reg_or_field *) (UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field)).trait)->is_register) {
        #line 956 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 956 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
    }
    #line 960 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    {
        #line 985 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 985 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", ((struct __reg_or_field *) (UPCAST(_undocumented, undocumented, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
    }
    #line 990 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
}
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    {
        #line 993 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 993 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", ((struct __reg_or_field *) (UPCAST(_undocumented, undocumented, _reg_or_field)).trait)->is_register ? "register" : "field", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
    }
    #line 997 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(odecam_pci_device_t *_dev, bank_obj _bank_obj)
{
    #line 1216 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
/* map_target.read */
static bool _DML_TM_map_target__read(odecam_pci_device_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
{
    #line 1278 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (8LL < size) {
        #line 1279 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_map_target, map_target, _qname)));
        #line 1281 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1283 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    uint8 v845_val[size] UNUSED ;
    memset((void *)&v845_val, 0, sizeof(uint8 [size]));
    #line 1284 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    atom_t v845_atoms[4LL] UNUSED  = {ATOM_data(v845_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1290 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    transaction_t v845_t UNUSED ;
    memset((void *)&v845_t, 0, sizeof(transaction_t ));
    {
        #line 1291 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        v845_t.atoms = v845_atoms;
    }
    #line 1292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v845_t, addr)) == 0x401LL)) {
        #line 1293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    *_out0 = SIM_get_transaction_value_le(&v845_t);
    #line 1294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(odecam_pci_device_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
{
    #line 1304 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    atom_t v849_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1310 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    transaction_t v849_t UNUSED ;
    memset((void *)&v849_t, 0, sizeof(transaction_t ));
    {
        #line 1311 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        v849_t.atoms = v849_atoms;
    }
    #line 1312 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v849_t, addr)) == 0x401LL)) {
        #line 1313 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1303 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.write */
static bool _DML_TM_map_target__write(odecam_pci_device_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
{
    #line 1324 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (8LL < size) {
        #line 1325 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_map_target, map_target, _qname)));
        #line 1327 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1329 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    uint8 v852_buf[size] UNUSED ;
    memset((void *)&v852_buf, 0, sizeof(uint8 [size]));
    #line 1330 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    atom_t v852_atoms[5LL] UNUSED  = {ATOM_data(v852_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1337 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    transaction_t v852_t UNUSED ;
    memset((void *)&v852_t, 0, sizeof(transaction_t ));
    {
        #line 1338 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        v852_t.atoms = v852_atoms;
    }
    #line 1339 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    SIM_set_transaction_value_le(&v852_t, value);
    #line 1340 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v852_t, addr)) == 0x401LL)) {
        #line 1341 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1323 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(odecam_pci_device_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
{
    #line 1352 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    atom_t v856_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1359 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    transaction_t v856_t UNUSED ;
    memset((void *)&v856_t, 0, sizeof(transaction_t ));
    {
        #line 1360 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        v856_t.atoms = v856_atoms;
    }
    #line 1361 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v856_t, addr)) == 0x401LL)) {
        #line 1362 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    #line 1350 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(odecam_pci_device_t *_dev, attribute _attribute)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 773 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_boolean(*((bool *)((uintptr_t)_dev + ((struct _bool_attr *) (_bool_attr).trait)->val)));
}
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(odecam_pci_device_t *_dev, attribute _attribute, attr_value_t val)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    {
        #line 776 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((bool *)((uintptr_t)_dev + ((struct _bool_attr *) (_bool_attr).trait)->val)) = SIM_attr_boolean(val);
    }
    #line 775 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(odecam_pci_device_t *_dev, attribute _attribute)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 800 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_int64(*((int64 *)((uintptr_t)_dev + ((struct _int64_attr *) (_int64_attr).trait)->val)));
}
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(odecam_pci_device_t *_dev, attribute _attribute, attr_value_t val)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 803 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_int64(val)) {
        #line 805 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        #line 806 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
    }
    {
        #line 808 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((int64 *)((uintptr_t)_dev + ((struct _int64_attr *) (_int64_attr).trait)->val)) = SIM_attr_integer(val);
    }
    #line 802 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(odecam_pci_device_t *_dev, attribute _attribute)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 816 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_floating(*((double *)((uintptr_t)_dev + ((struct _double_attr *) (_double_attr).trait)->val)));
}
/* double_attr.set */
static bool _DML_TM_double_attr__set(odecam_pci_device_t *_dev, attribute _attribute, attr_value_t val)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    {
        #line 819 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((double *)((uintptr_t)_dev + ((struct _double_attr *) (_double_attr).trait)->val)) = SIM_attr_floating(val);
    }
    #line 818 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(odecam_pci_device_t *_dev, attribute _attribute)
{
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 838, 0);
}
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(odecam_pci_device_t *_dev, subdevice _subdevice)
{
    #line 1105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*((conf_object_t **)((uintptr_t)_dev + ((struct _subdevice *) (_subdevice).trait)->_cached_port_obj)) == (NULL))) {
        #line 1106 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return *((conf_object_t **)((uintptr_t)_dev + ((struct _subdevice *) (_subdevice).trait)->_cached_port_obj));
    }
    {
        #line 1108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        *((conf_object_t **)((uintptr_t)_dev + ((struct _subdevice *) (_subdevice).trait)->_cached_port_obj)) = SIM_object_descendant(&_dev->obj, CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(_subdevice, subdevice, _qname)));
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1109, !(*((conf_object_t **)((uintptr_t)_dev + ((struct _subdevice *) (_subdevice).trait)->_cached_port_obj)) == (NULL)));
    #line 1110 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return *((conf_object_t **)((uintptr_t)_dev + ((struct _subdevice *) (_subdevice).trait)->_cached_port_obj));
}
/* _time_event._post */
static void  _DML_TM__time_event___post(odecam_pci_device_t *_dev, _time_event __time_event, double when, void  *data)
{
    #line 3485 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v881_clk UNUSED  = SIM_object_clock(&_dev->obj);
    #line 3486 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v881_clk == (NULL)) {
        #line 3487 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    } else {
        #line 3490 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_event_post_time(v881_clk, *((struct _event *) (UPCAST(__time_event, _time_event, _event.event)).trait)->_pevclass, &_dev->obj, when, data);
    }
}
/* _time_event._next */
static double _DML_TM__time_event___next(odecam_pci_device_t *_dev, _time_event __time_event, void  *data)
{
    #line 3493 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_event_find_next_time(&_dev->obj, *((struct _event *) (UPCAST(__time_event, _time_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, data);
}
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(odecam_pci_device_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
{
    #line 3500 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    conf_object_t *v885_clk UNUSED  = SIM_object_clock(&_dev->obj);
    #line 3501 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (v885_clk == (NULL)) {
        #line 3502 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    } else {
        #line 3505 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_event_post_cycle(v885_clk, *((struct _event *) (UPCAST(__cycle_event, _cycle_event, _event.event)).trait)->_pevclass, &_dev->obj, (int64 )when, data);
    }
}
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(odecam_pci_device_t *_dev, _cycle_event __cycle_event, void  *data)
{
    #line 3508 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *((struct _event *) (UPCAST(__cycle_event, _cycle_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, data);
}
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3519 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(((struct _shown_desc *) (UPCAST(__simple_event, _simple_event, _event.event.shown_desc)).trait)->shown_desc == (NULL)) ? ((struct _shown_desc *) (UPCAST(__simple_event, _simple_event, _event.event.shown_desc)).trait)->shown_desc : (CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__simple_event, _simple_event, _event.event._qname))));
}
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3522 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(data == (NULL))) {
        #line 3524 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__simple_event, _simple_event, _event.event._qname)));
    }
    #line 3526 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_nil();
}
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(odecam_pci_device_t *_dev, event _event, attr_value_t info)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3529 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_nil(info)) {
        #line 3530 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__simple_event, _simple_event, _event.event._qname)));
    }
    #line 3532 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return NULL;
}
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3534 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
}
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
}
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(odecam_pci_device_t *_dev, _simple_event __simple_event)
{
    #line 3538 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *((struct _event *) (UPCAST(__simple_event, _simple_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, NULL);
}
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(odecam_pci_device_t *_dev, _simple_event __simple_event)
{
    #line 3544 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *((struct _event *) (UPCAST(__simple_event, _simple_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, NULL);
}
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(odecam_pci_device_t *_dev, simple_time_event _simple_time_event, double when)
{
    #line 3550 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
}
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(odecam_pci_device_t *_dev, simple_time_event _simple_time_event)
{
    #line 3553 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(odecam_pci_device_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
{
    #line 3559 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), when, NULL);
}
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(odecam_pci_device_t *_dev, simple_cycle_event _simple_cycle_event)
{
    #line 3562 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3572 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
}
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3574 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(((struct _shown_desc *) (UPCAST(__custom_event, _custom_event, _event.event.shown_desc)).trait)->shown_desc == (NULL)) ? ((struct _shown_desc *) (UPCAST(__custom_event, _custom_event, _event.event.shown_desc)).trait)->shown_desc : (CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__custom_event, _custom_event, _event.event._qname))));
}
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3577 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(odecam_pci_device_t *_dev, event _event, attr_value_t info)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3580 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3582 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
}
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(odecam_pci_device_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
{
    #line 3606 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
}
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(odecam_pci_device_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
{
    #line 3612 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), when, data);
}
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(odecam_pci_device_t *_dev, event _event, void  *user)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3619 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uintptr_t )((uint64 )user));
}
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3622 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_describe_uint64_event(!(((struct _shown_desc *) (UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc)).trait)->shown_desc == (NULL)) ? ((struct _shown_desc *) (UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc)).trait)->shown_desc : (CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(__uint64_event, _uint64_event, _event.event._qname))), (uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3626 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(odecam_pci_device_t *_dev, event _event, attr_value_t info)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3629 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(info)) {
        #line 3631 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    }
    #line 3633 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, SIM_attr_integer(info));
}
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(odecam_pci_device_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
}
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(odecam_pci_device_t *_dev, _uint64_event __uint64_event, uint64 val)
{
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 3639, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    #line 3640 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (void  *)((uintptr_t )val);
}
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(odecam_pci_device_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    #line 3644 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *((struct _event *) (UPCAST(__uint64_event, _uint64_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
}
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(odecam_pci_device_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    #line 3651 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *((struct _event *) (UPCAST(__uint64_event, _uint64_event, _event.event)).trait)->_pevclass, &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
}
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(odecam_pci_device_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
{
    #line 3659 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(odecam_pci_device_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
{
    #line 3662 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(odecam_pci_device_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
{
    #line 3668 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
}
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(odecam_pci_device_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
{
    #line 3671 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
/* regs.transaction_access */
static exception_type_t _DML_M_regs__transaction_access(odecam_pci_device_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2280 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2281 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(_dev->regs._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_M_regs___qname(_dev));
    #line 2283 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
    #line 2284 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5965 "odecam-pci-device-dml.c"
/* regs._qname */
static char const *_DML_M_regs___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5975 "odecam-pci-device-dml.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(odecam_pci_device_t *_dev, uint64 enabled_bytes)
#line 1184 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1185 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v953_offset UNUSED  = (int32 )0LL;
        #line 1185 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v953_offset <= 8LL; (int64 )++(v953_offset)) {
            #line 1186 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(((DML_shru(enabled_bytes, (uint64 )v953_offset * 8ULL)) & (255ULL)) == 0LL)) {
                #line 1187 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                return (uint64 )v953_offset;
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1190, 0);
    #line 1191 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 5996 "odecam-pci-device-dml.c"
/* _mask */
static uint64 _DML_M__mask(odecam_pci_device_t *_dev, uint64 size)
#line 1167 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1168 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return size == 8LL ? 0xffffffffffffffffULL : (DML_shlu(1ULL, size * 8ULL)) - 1ULL;
    #line 1169 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6006 "odecam-pci-device-dml.c"
/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(odecam_pci_device_t *_dev, uint64 enabled_bytes)
#line 1173 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        int v958_size UNUSED  = (int32 )8LL;
        #line 1174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; 0LL < (int64 )v958_size; (int64 )--(v958_size)) {
            #line 1175 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL)) {
                #line 1176 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                return (uint64 )v958_size;
            }
            {
                #line 1178 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
            }
        }
    }
    DML_ASSERT("/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml", 1180, 0);
    #line 1181 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6031 "odecam-pci-device-dml.c"
/* pci_config.status.mhz.write_field */
static void  _DML_M_pci_config__status__mhz__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6039 "odecam-pci-device-dml.c"
/* pci_config.status.ir.write_field */
static void  _DML_M_pci_config__status__ir__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6047 "odecam-pci-device-dml.c"
/* pci_config.status.ins.write_field */
static void  _DML_M_pci_config__status__ins__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6055 "odecam-pci-device-dml.c"
/* pci_config.status.fbb.write_field */
static void  _DML_M_pci_config__status__fbb__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6063 "odecam-pci-device-dml.c"
/* pci_config.status.ds.write_field */
static void  _DML_M_pci_config__status__ds__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6071 "odecam-pci-device-dml.c"
/* pci_config.status.c.write_field */
static void  _DML_M_pci_config__status__c__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6079 "odecam-pci-device-dml.c"
/* pci_config.header_type.type.write_field */
static void  _DML_M_pci_config__header_type__type__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6087 "odecam-pci-device-dml.c"
/* pci_config.header_type.mf.write_field */
static void  _DML_M_pci_config__header_type__mf__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6095 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.e.read */
static uint64 _DML_M_pci_config__expansion_rom_base__e__read(odecam_pci_device_t *_dev)
#line 622 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 623 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v970_value UNUSED  = 0LL;
    #line 624 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 625 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v970_value = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 45, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get));
    } else {
        #line 627 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v970_value = 0ULL;
    }
    #line 629 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v970_value;
    #line 630 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6115 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.e.write */
static void  _DML_M_pci_config__expansion_rom_base__e__write(odecam_pci_device_t *_dev, uint64 value)
#line 632 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 633 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 634 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 45, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
            #line 635 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 45, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            #line 636 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
    }
    #line 639 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6133 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.base.read */
static uint64 _DML_M_pci_config__expansion_rom_base__base__read(odecam_pci_device_t *_dev)
#line 599 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 600 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v978_value UNUSED  = 0LL;
    #line 601 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 602 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v978_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address)), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    } else {
        #line 604 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v978_value = 0ULL;
    }
    #line 606 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v978_value;
    #line 607 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6153 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.base.write */
static void  _DML_M_pci_config__expansion_rom_base__base__write(odecam_pci_device_t *_dev, uint64 value)
#line 609 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 610 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL)) {
        #line 611 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
            #line 612 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 44, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            #line 613 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
    }
    #line 616 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6171 "odecam-pci-device-dml.c"
/* pci_config.command.mem.write */
static void  _DML_M_pci_config__command__mem__write(odecam_pci_device_t *_dev, uint64 enable)
#line 532 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 533 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 534 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 35, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable)) {
            #line 535 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 35, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            {
                #line 478 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
                {
                    _each_in_t v990__each_in_expr UNUSED  = (_each_in_t){_each__base_address__in__pci_config, 0, 2, 0, 1};
                    #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    for (int _outer_idx = v990__each_in_expr.starti; _outer_idx < v990__each_in_expr.endi; ++_outer_idx) {
                        _vtable_list_t _list = v990__each_in_expr.base[_outer_idx];
                        uint64 _num = _list.num / v990__each_in_expr.array_size;
                        uint64 _start = _num * v990__each_in_expr.array_idx;
                        #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                            base_address v991_reg UNUSED  = ((base_address ) {(struct _base_address *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                            #line 480 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            if (((struct __register *) (UPCAST(v991_reg, base_address, _register)).trait)->mapped && (int64 )strcmp(((struct _map_params *) (UPCAST(v991_reg, base_address, map_params)).trait)->map_type, "memory") == 0LL) {
                                {
                                    #line 482 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                    if ((int64 )strcmp(((struct _name *) (UPCAST(v991_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "base_address_0") == 0LL) {
                                        #line 483 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                        CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v991_reg);
                                    }
                                }
                                #line 485 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                if ((int64 )strcmp(((struct _name *) (UPCAST(v991_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "expansion_rom_base") == 0LL) {
                                    #line 486 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v991_reg);
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    #line 539 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6219 "odecam-pci-device-dml.c"
/* pci_config.command.m.write */
static void  _DML_M_pci_config__command__m__write(odecam_pci_device_t *_dev, uint64 enable)
#line 542 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 543 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 544 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (0) {
            #line 545 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_SPEC_VIOLATION((int64 )(_dml_loggroup_PCI_config), _dev->pci_config._obj, 0LL, "Enabling bus master, but this device doesn't support it");
            #line 547 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        #line 549 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 34, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
    }
    #line 551 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6239 "odecam-pci-device-dml.c"
/* pci_config.command.io.write */
static void  _DML_M_pci_config__command__io__write(odecam_pci_device_t *_dev, uint64 enable)
#line 522 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 523 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 524 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 33, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable)) {
            #line 525 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 33, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            {
                #line 478 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
                {
                    _each_in_t v1003__each_in_expr UNUSED  = (_each_in_t){_each__base_address__in__pci_config, 0, 2, 0, 1};
                    #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    for (int _outer_idx = v1003__each_in_expr.starti; _outer_idx < v1003__each_in_expr.endi; ++_outer_idx) {
                        _vtable_list_t _list = v1003__each_in_expr.base[_outer_idx];
                        uint64 _num = _list.num / v1003__each_in_expr.array_size;
                        uint64 _start = _num * v1003__each_in_expr.array_idx;
                        #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                            base_address v1004_reg UNUSED  = ((base_address ) {(struct _base_address *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                            #line 480 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            if (((struct __register *) (UPCAST(v1004_reg, base_address, _register)).trait)->mapped && (int64 )strcmp(((struct _map_params *) (UPCAST(v1004_reg, base_address, map_params)).trait)->map_type, "I/O") == 0LL) {
                                {
                                    #line 482 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                    if ((int64 )strcmp(((struct _name *) (UPCAST(v1004_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "base_address_0") == 0LL) {
                                        #line 483 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                        CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1004_reg);
                                    }
                                }
                                #line 485 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                if ((int64 )strcmp(((struct _name *) (UPCAST(v1004_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "expansion_rom_base") == 0LL) {
                                    #line 486 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1004_reg);
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    #line 529 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6287 "odecam-pci-device-dml.c"
/* pci_config.command.id.write */
static void  _DML_M_pci_config__command__id__write(odecam_pci_device_t *_dev, uint64 value)
#line 554 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 555 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (1) {
        #line 556 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 32, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == value)) {
            #line 557 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            if (value == 1LL) {
                #line 559 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                _DML_M_pci_lower_all_pins(_dev);
            }
            #line 561 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&(*_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write)), ((_identity_t) {.id = 32, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), value);
        }
    }
    #line 564 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6308 "odecam-pci-device-dml.c"
/* pci_lower_all_pins */
static void  _DML_M_pci_lower_all_pins(odecam_pci_device_t *_dev)
#line 1446 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1447 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering all active pins");
    #line 1448 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    int v1013_pin UNUSED  = (int32 )0LL;
    {
        #line 1449 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1013_pin = (int32 )0LL;
    }
    #line 1449 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v1013_pin < 4LL; (int64 )++(v1013_pin)) {
        #line 1450 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )v1013_pin)) & (1ULL)) & (1ULL))) == 1LL) {
            #line 1451 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_lower_interrupt_pin(_dev, v1013_pin);
        }
    }
    #line 1454 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6332 "odecam-pci-device-dml.c"
/* pci_lower_interrupt_pin */
static void  _DML_M_pci_lower_interrupt_pin(odecam_pci_device_t *_dev, int pin)
#line 1486 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    DML_ASSERT("/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml", 1487, 0LL <= (int64 )pin && (int64 )pin < 4LL);
    #line 1489 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    int v1018_bridge_count UNUSED  = 0LL;
    {
        #line 439 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v1019_count UNUSED  = 0LL;
        {
            #line 441 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            v1019_count = 0ULL;
        }
        #line 442 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1018_bridge_count = (int )v1019_count;
        goto exit77;
    exit77: ;
    }
    #line 1491 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )pin)) & (1ULL)) & (1ULL))) == 1LL) {
        {
            #line 1492 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->pci_config.interrupts.val = DML_combine_bits(_dev->pci_config.interrupts.val, (uint64 )(DML_shl(0LL, (int64 )pin, "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml", 1492)), DML_shlu(1ULL, (uint64 )pin));
        }
        #line 1493 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if ((int64 )v1018_bridge_count == 0LL) {
            #line 1494 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            if (_dev->pci_bus.obj == (NULL)) {
                #line 1495 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to lower legacy interrupt with the PCI bus disconnected");
            } else {
                #line 1498 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering interrupt pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
                #line 1500 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->lower_interrupt(_dev->pci_bus.obj, &_dev->obj, pin);
            }
        } else {
            #line 1503 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Forwarded interrupts still pending acknowledgement, interrupt pin %lld (%s) not lowered", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
        }
    } else {
        #line 1509 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Signal already lowered for pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
    }
    #line 1514 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (_dev->pci_config.interrupts.val == 0LL) {
        #line 1515 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write) {(&(*_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write)), ((_identity_t) {.id = 65, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field._set), 0LL);
    }
    #line 1516 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6386 "odecam-pci-device-dml.c"
/* pci_config._qname */
static char const *_DML_M_pci_config___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6396 "odecam-pci-device-dml.c"
/* pci_config.transaction_access */
static exception_type_t _DML_M_pci_config__transaction_access(odecam_pci_device_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2280 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2281 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(_dev->pci_config._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_M_pci_config___qname(_dev));
    #line 2283 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
    #line 2284 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6408 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.type.write_field */
static void  _DML_M_pci_config__base_address_0__type__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6416 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.type.set */
static void  _DML_M_pci_config__base_address_0__type__set(odecam_pci_device_t *_dev, uint64 value)
#line 1125 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1126 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (value == 1LL || value == 3LL) {
        #line 1127 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )(_dml_loggroup_PCI_config), _dev->pci_config._obj, 0LL, "Setting pci_config.base_address_0.type to reserved value %lld ignored", value);
        #line 1130 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1134 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write) {(&(*_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write)), ((_identity_t) {.id = 23, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._get))))) {
        #line 1135 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Unable to change type of 32-bit BAR.");
        #line 1137 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1140 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM__set__set(_dev, ((_set) {(&(*_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write)._set_field.set._set), ((_identity_t) {.id = 23, .encoded_index = 0})}), value);
    #line 1141 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6440 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.s.write_field */
static void  _DML_M_pci_config__base_address_0__s__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6448 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.p.write_field */
static void  _DML_M_pci_config__base_address_0__p__write_field(odecam_pci_device_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 386 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 6456 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.base.read */
static uint64 _DML_M_pci_config__base_address_0__base__read(odecam_pci_device_t *_dev)
#line 1094 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1096 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v1036_value UNUSED  = 0LL;
    {
        #line 1097 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1036_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32)), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
    }
    #line 1099 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((field) {(&(*_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write).field), ((_identity_t) {.id = 23, .encoded_index = 0})}), field, _get))) == 0LL) {
        #line 1100 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v1038_tmp = &v1036_value;
        #line 1100 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        *v1038_tmp = (*v1038_tmp) & (0xfffffffULL);
    }
    #line 1102 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v1036_value;
    #line 1104 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6479 "odecam-pci-device-dml.c"
/* pci_config.base_address_0.base.write */
static void  _DML_M_pci_config__base_address_0__base__write(odecam_pci_device_t *_dev, uint64 value)
#line 1106 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1107 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 20, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value)) {
        #line 1108 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 20, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
        #line 1109 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct __pci_config_generic_command_reg *) (((_pci_config_generic_command_reg) {(&(*_tr_pci_config_command___pci_config_generic_command_reg)), ((_identity_t) {.id = 30, .encoded_index = 0})})).trait)->_mem, field, _get))) == 0LL)) {
            #line 1111 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32)), ((_identity_t) {.id = 19, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
        }
    }
    #line 1114 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6497 "odecam-pci-device-dml.c"
/* post_init */
static void  _DML_M_post_init(odecam_pci_device_t *_dev)
#line 526 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 526 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6505 "odecam-pci-device-dml.c"
/* init */
static void  _DML_M_init(odecam_pci_device_t *_dev)
#line 525 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 525 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6513 "odecam-pci-device-dml.c"
/* regs.register_view_read_only.is_read_only */
static bool _DML_M_regs__register_view_read_only__is_read_only(odecam_pci_device_t *_dev, uint32 reg)
#line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2175 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1044_r UNUSED ;
    memset((void *)&v1044_r, 0, sizeof(_register ));
    {
        {
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1046__ret__out0;
            memset((void *)&v1046__ret__out0, 0, sizeof(_register ));
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1046__ret__out0)) {
                goto throw10;
            }
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1044_r = v1046__ret__out0;
        }
        if (false) {
        throw10: ;
            #line 2179 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0;
        }
    }
    #line 2182 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct __register *) (v1044_r).trait)->_is_read_only;
    #line 2183 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6544 "odecam-pci-device-dml.c"
/* regs.register_view.set_register_value */
static void  _DML_M_regs__register_view__set_register_value(odecam_pci_device_t *_dev, uint32 reg, uint64 val)
#line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2162 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1048_r UNUSED ;
    memset((void *)&v1048_r, 0, sizeof(_register ));
    {
        {
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1050__ret__out0;
            memset((void *)&v1050__ret__out0, 0, sizeof(_register ));
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1050__ret__out0)) {
                goto throw11;
            }
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1048_r = v1050__ret__out0;
        }
        if (false) {
        throw11: ;
            #line 2166 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
    }
    #line 2169 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1048_r, _register, set._set), val);
    #line 2170 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6575 "odecam-pci-device-dml.c"
/* regs.register_view.register_info */
static attr_value_t _DML_M_regs__register_view__register_info(odecam_pci_device_t *_dev, uint32 reg)
#line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2112 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1052_r UNUSED ;
    memset((void *)&v1052_r, 0, sizeof(_register ));
    {
        {
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1054__ret__out0;
            memset((void *)&v1054__ret__out0, 0, sizeof(_register ));
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1054__ret__out0)) {
                goto throw12;
            }
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1052_r = v1054__ret__out0;
        }
        if (false) {
        throw12: ;
            #line 2116 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return SIM_make_attr_nil();
        }
    }
    #line 2119 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1052_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1052_r));
    #line 2122 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1052_idx UNUSED  = (uint32 )0ULL;
    {
        _each_in_t v1056__each_in_expr UNUSED  = ((struct __register *) (v1052_r).trait)->fields;
        #line 2123 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v1056__each_in_expr.starti; _outer_idx < v1056__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v1056__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v1056__each_in_expr.array_size;
            uint64 _start = _num * v1056__each_in_expr.array_idx;
            #line 2123 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                field v1057_f UNUSED  = ((field ) {(struct _field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2124 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t v1058_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((struct _name *) (UPCAST(v1057_f, field, object.name)).trait)->name), SIM_make_attr_string(((struct _shown_desc *) (UPCAST(v1057_f, field, shown_desc)).trait)->shown_desc == (NULL) ? "" : ((struct _shown_desc *) (UPCAST(v1057_f, field, shown_desc)).trait)->shown_desc), SIM_make_attr_uint64((uint64 )((struct __lsb *) (UPCAST(v1057_f, field, _lsb)).trait)->lsb), SIM_make_attr_uint64(((uint64 )((struct __lsb *) (UPCAST(v1057_f, field, _lsb)).trait)->lsb + (uint64 )((struct __bitsize *) (UPCAST(v1057_f, field, _bitsize)).trait)->bitsize) - 1ULL));
                    #line 2132 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1052_fields, v1052_idx, v1058_elem);
                    #line 2133 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )(v1052_idx)++;
                }
            }
        }
    }
    #line 2136 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1052_ret UNUSED ;
    memset((void *)&v1052_ret, 0, sizeof(attr_value_t ));
    {
        #line 2137 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v1052_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(_DML_TM_bank___group_register_name(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v1052_r, _register, _qname)))), SIM_make_attr_string(((struct _shown_desc *) (UPCAST(v1052_r, _register, shown_desc)).trait)->shown_desc == (NULL) ? "" : ((struct _shown_desc *) (UPCAST(v1052_r, _register, shown_desc)).trait)->shown_desc), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(_dev, v1052_r))), SIM_make_attr_uint64(((struct __register *) (v1052_r).trait)->offset), v1052_fields, SIM_make_attr_boolean(0));
    }
    #line 2149 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1052_ret;
    #line 2150 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6638 "odecam-pci-device-dml.c"
/* regs.register_view.number_of_registers */
static uint32 _DML_M_regs__register_view__number_of_registers(odecam_pci_device_t *_dev)
#line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2109 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank));
    #line 2110 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6648 "odecam-pci-device-dml.c"
/* regs.register_view.get_register_value */
static uint64 _DML_M_regs__register_view__get_register_value(odecam_pci_device_t *_dev, uint32 reg)
#line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1061_r UNUSED ;
    memset((void *)&v1061_r, 0, sizeof(_register ));
    {
        {
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1063__ret__out0;
            memset((void *)&v1063__ret__out0, 0, sizeof(_register ));
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1063__ret__out0)) {
                goto throw13;
            }
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1061_r = v1063__ret__out0;
        }
        if (false) {
        throw13: ;
            #line 2156 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
    }
    #line 2159 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1061_r, _register, get._get));
    #line 2160 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6679 "odecam-pci-device-dml.c"
/* regs.register_view.description */
static char const *_DML_M_regs__register_view__description(odecam_pci_device_t *_dev)
#line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2103 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (NULL) == (NULL) ? "" : (NULL);
    #line 2104 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6689 "odecam-pci-device-dml.c"
/* regs.register_view.big_endian_bitorder */
static bool _DML_M_regs__register_view__big_endian_bitorder(odecam_pci_device_t *_dev)
#line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2106 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2107 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6699 "odecam-pci-device-dml.c"
/* regs.io_memory.operation */
static exception_type_t _DML_M_regs__io_memory__operation(odecam_pci_device_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1146 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1147 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL)) {
        #line 1152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x401LL;
    } else {
        #line 1154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x407LL;
    }
    #line 1156 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6715 "odecam-pci-device-dml.c"
/* regs.instrumentation_order.move_before */
static bool _DML_M_regs__instrumentation_order__move_before(odecam_pci_device_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2262 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2263 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _move_before(connection, before, &_dev->regs._connections);
    #line 2264 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6725 "odecam-pci-device-dml.c"
/* regs.instrumentation_order.get_connections */
static attr_value_t _DML_M_regs__instrumentation_order__get_connections(odecam_pci_device_t *_dev)
#line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2259 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _get_connections(&_dev->regs._connections);
    #line 2260 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6735 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2247 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->regs._connections);
    #line 2248 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6745 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_callback(odecam_pci_device_t *_dev, bank_callback_handle_t callback)
#line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2242 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->regs._connections, &_dev->regs._before_read_callbacks, &_dev->regs._after_read_callbacks, &_dev->regs._before_write_callbacks, &_dev->regs._after_write_callbacks);
    #line 2243 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6755 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_write(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2219 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2220 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->regs._connections, &_dev->regs._before_write_callbacks);
    #line 2224 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6765 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_read(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2196 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2197 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->regs._connections, &_dev->regs._before_read_callbacks);
    #line 2201 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6775 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_write(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2230 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2231 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->regs._connections, &_dev->regs._after_write_callbacks);
    #line 2235 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6785 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_read(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2207 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2208 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&(*_tr_regs__function_mapped_bank)), ((_identity_t) {.id = 77, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->regs._connections, &_dev->regs._after_read_callbacks);
    #line 2212 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6795 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2250 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _enable_connection_callbacks(connection, &_dev->regs._connections);
    #line 2251 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6805 "odecam-pci-device-dml.c"
/* regs.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2253 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _disable_connection_callbacks(connection, &_dev->regs._connections);
    #line 2254 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6815 "odecam-pci-device-dml.c"
/* pci_device.bus_reset */
static void  _DML_M_pci_device__bus_reset(odecam_pci_device_t *_dev)
#line 1523 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1524 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_bus_disconnected(_dev);
    #line 1525 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6825 "odecam-pci-device-dml.c"
/* pci_bus_disconnected */
static void  _DML_M_pci_bus_disconnected(odecam_pci_device_t *_dev)
#line 193 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 194 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__bus_reset(_dev);
    #line 195 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6835 "odecam-pci-device-dml.c"
/* pci_config.bus_reset */
static void  _DML_M_pci_config__bus_reset(odecam_pci_device_t *_dev)
#line 501 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 502 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(2LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Bus reset");
    #line 503 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&(*_tr__dev__sreset)), ((_identity_t) {.id = 0, .encoded_index = 0})}), sreset, _soft_reset));
    #line 504 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__update_all_mappings(_dev);
    #line 505 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__secondary_bus_reset(_dev);
    #line 506 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6851 "odecam-pci-device-dml.c"
/* pci_config.secondary_bus_reset */
static void  _DML_M_pci_config__secondary_bus_reset(odecam_pci_device_t *_dev)
#line 508 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 510 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6859 "odecam-pci-device-dml.c"
/* pci_config.update_all_mappings */
static void  _DML_M_pci_config__update_all_mappings(odecam_pci_device_t *_dev)
#line 496 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    {
        #line 478 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
        {
            _each_in_t v1086__each_in_expr UNUSED  = (_each_in_t){_each__base_address__in__pci_config, 0, 2, 0, 1};
            #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            for (int _outer_idx = v1086__each_in_expr.starti; _outer_idx < v1086__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v1086__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v1086__each_in_expr.array_size;
                uint64 _start = _num * v1086__each_in_expr.array_idx;
                #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    base_address v1087_reg UNUSED  = ((base_address ) {(struct _base_address *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 480 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    if (((struct __register *) (UPCAST(v1087_reg, base_address, _register)).trait)->mapped && (int64 )strcmp(((struct _map_params *) (UPCAST(v1087_reg, base_address, map_params)).trait)->map_type, "I/O") == 0LL) {
                        {
                            #line 482 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(((struct _name *) (UPCAST(v1087_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "base_address_0") == 0LL) {
                                #line 483 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1087_reg);
                            }
                        }
                        #line 485 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        if ((int64 )strcmp(((struct _name *) (UPCAST(v1087_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "expansion_rom_base") == 0LL) {
                            #line 486 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1087_reg);
                        }
                    }
                }
            }
        }
    }
    {
        #line 478 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
        {
            _each_in_t v1093__each_in_expr UNUSED  = (_each_in_t){_each__base_address__in__pci_config, 0, 2, 0, 1};
            #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            for (int _outer_idx = v1093__each_in_expr.starti; _outer_idx < v1093__each_in_expr.endi; ++_outer_idx) {
                _vtable_list_t _list = v1093__each_in_expr.base[_outer_idx];
                uint64 _num = _list.num / v1093__each_in_expr.array_size;
                uint64 _start = _num * v1093__each_in_expr.array_idx;
                #line 479 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                    base_address v1094_reg UNUSED  = ((base_address ) {(struct _base_address *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                    #line 480 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                    if (((struct __register *) (UPCAST(v1094_reg, base_address, _register)).trait)->mapped && (int64 )strcmp(((struct _map_params *) (UPCAST(v1094_reg, base_address, map_params)).trait)->map_type, "memory") == 0LL) {
                        {
                            #line 482 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(((struct _name *) (UPCAST(v1094_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "base_address_0") == 0LL) {
                                #line 483 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                                CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1094_reg);
                            }
                        }
                        #line 485 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                        if ((int64 )strcmp(((struct _name *) (UPCAST(v1094_reg, base_address, _register._conf_attribute.object.name)).trait)->name, "expansion_rom_base") == 0LL) {
                            #line 486 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v1094_reg);
                        }
                    }
                }
            }
        }
    }
    #line 499 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 6931 "odecam-pci-device-dml.c"
/* pci_config.register_view_read_only.is_read_only */
static bool _DML_M_pci_config__register_view_read_only__is_read_only(odecam_pci_device_t *_dev, uint32 reg)
#line 2174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2175 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1099_r UNUSED ;
    memset((void *)&v1099_r, 0, sizeof(_register ));
    {
        {
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1101__ret__out0;
            memset((void *)&v1101__ret__out0, 0, sizeof(_register ));
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1101__ret__out0)) {
                goto throw14;
            }
            #line 2177 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1099_r = v1101__ret__out0;
        }
        if (false) {
        throw14: ;
            #line 2179 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0;
        }
    }
    #line 2182 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct __register *) (v1099_r).trait)->_is_read_only;
    #line 2183 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6962 "odecam-pci-device-dml.c"
/* pci_config.register_view.set_register_value */
static void  _DML_M_pci_config__register_view__set_register_value(odecam_pci_device_t *_dev, uint32 reg, uint64 val)
#line 2161 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2162 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1103_r UNUSED ;
    memset((void *)&v1103_r, 0, sizeof(_register ));
    {
        {
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1105__ret__out0;
            memset((void *)&v1105__ret__out0, 0, sizeof(_register ));
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1105__ret__out0)) {
                goto throw15;
            }
            #line 2164 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1103_r = v1105__ret__out0;
        }
        if (false) {
        throw15: ;
            #line 2166 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return;
        }
    }
    #line 2169 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1103_r, _register, set._set), val);
    #line 2170 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 6993 "odecam-pci-device-dml.c"
/* pci_config.register_view.register_info */
static attr_value_t _DML_M_pci_config__register_view__register_info(odecam_pci_device_t *_dev, uint32 reg)
#line 2111 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2112 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1107_r UNUSED ;
    memset((void *)&v1107_r, 0, sizeof(_register ));
    {
        {
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1109__ret__out0;
            memset((void *)&v1109__ret__out0, 0, sizeof(_register ));
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1109__ret__out0)) {
                goto throw16;
            }
            #line 2114 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1107_r = v1109__ret__out0;
        }
        if (false) {
        throw16: ;
            #line 2116 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return SIM_make_attr_nil();
        }
    }
    #line 2119 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1107_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1107_r));
    #line 2122 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1107_idx UNUSED  = (uint32 )0ULL;
    {
        _each_in_t v1111__each_in_expr UNUSED  = ((struct __register *) (v1107_r).trait)->fields;
        #line 2123 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v1111__each_in_expr.starti; _outer_idx < v1111__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v1111__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v1111__each_in_expr.array_size;
            uint64 _start = _num * v1111__each_in_expr.array_idx;
            #line 2123 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                field v1112_f UNUSED  = ((field ) {(struct _field *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 2124 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t v1113_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((struct _name *) (UPCAST(v1112_f, field, object.name)).trait)->name), SIM_make_attr_string(((struct _shown_desc *) (UPCAST(v1112_f, field, shown_desc)).trait)->shown_desc == (NULL) ? "" : ((struct _shown_desc *) (UPCAST(v1112_f, field, shown_desc)).trait)->shown_desc), SIM_make_attr_uint64((uint64 )((struct __lsb *) (UPCAST(v1112_f, field, _lsb)).trait)->lsb), SIM_make_attr_uint64(((uint64 )((struct __lsb *) (UPCAST(v1112_f, field, _lsb)).trait)->lsb + (uint64 )((struct __bitsize *) (UPCAST(v1112_f, field, _bitsize)).trait)->bitsize) - 1ULL));
                    #line 2132 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1107_fields, v1107_idx, v1113_elem);
                    #line 2133 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    (int64 )(v1107_idx)++;
                }
            }
        }
    }
    #line 2136 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1107_ret UNUSED ;
    memset((void *)&v1107_ret, 0, sizeof(attr_value_t ));
    {
        #line 2137 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        v1107_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(_DML_TM_bank___group_register_name(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), CALL_TRAIT_METHOD0(_qname, _qname, _dev, UPCAST(v1107_r, _register, _qname)))), SIM_make_attr_string(((struct _shown_desc *) (UPCAST(v1107_r, _register, shown_desc)).trait)->shown_desc == (NULL) ? "" : ((struct _shown_desc *) (UPCAST(v1107_r, _register, shown_desc)).trait)->shown_desc), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(_dev, v1107_r))), SIM_make_attr_uint64(((struct __register *) (v1107_r).trait)->offset), v1107_fields, SIM_make_attr_boolean(0));
    }
    #line 2149 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1107_ret;
    #line 2150 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7056 "odecam-pci-device-dml.c"
/* pci_config.register_view.number_of_registers */
static uint32 _DML_M_pci_config__register_view__number_of_registers(odecam_pci_device_t *_dev)
#line 2108 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2109 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_bank___num_registers(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank));
    #line 2110 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7066 "odecam-pci-device-dml.c"
/* pci_config.register_view.get_register_value */
static uint64 _DML_M_pci_config__register_view__get_register_value(odecam_pci_device_t *_dev, uint32 reg)
#line 2151 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v1116_r UNUSED ;
    memset((void *)&v1116_r, 0, sizeof(_register ));
    {
        {
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            _register v1118__ret__out0;
            memset((void *)&v1118__ret__out0, 0, sizeof(_register ));
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1118__ret__out0)) {
                goto throw17;
            }
            #line 2154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            v1116_r = v1118__ret__out0;
        }
        if (false) {
        throw17: ;
            #line 2156 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            return 0ULL;
        }
    }
    #line 2159 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1116_r, _register, get._get));
    #line 2160 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7097 "odecam-pci-device-dml.c"
/* pci_config.register_view.description */
static char const *_DML_M_pci_config__register_view__description(odecam_pci_device_t *_dev)
#line 2099 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2103 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return (NULL) == (NULL) ? "" : (NULL);
    #line 2104 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7107 "odecam-pci-device-dml.c"
/* pci_config.register_view.big_endian_bitorder */
static bool _DML_M_pci_config__register_view__big_endian_bitorder(odecam_pci_device_t *_dev)
#line 2105 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2106 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2107 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7117 "odecam-pci-device-dml.c"
/* pci_config.io_memory.operation */
static exception_type_t _DML_M_pci_config__io_memory__operation(odecam_pci_device_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1146 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1147 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL)) {
        #line 1152 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x401LL;
    } else {
        #line 1154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x407LL;
    }
    #line 1156 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7133 "odecam-pci-device-dml.c"
/* pci_config.instrumentation_order.move_before */
static bool _DML_M_pci_config__instrumentation_order__move_before(odecam_pci_device_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2262 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2263 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _move_before(connection, before, &_dev->pci_config._connections);
    #line 2264 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7143 "odecam-pci-device-dml.c"
/* pci_config.instrumentation_order.get_connections */
static attr_value_t _DML_M_pci_config__instrumentation_order__get_connections(odecam_pci_device_t *_dev)
#line 2258 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2259 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _get_connections(&_dev->pci_config._connections);
    #line 2260 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7153 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2247 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, &_dev->pci_config._connections);
    #line 2248 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7163 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(odecam_pci_device_t *_dev, bank_callback_handle_t callback)
#line 2237 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2242 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks, &_dev->pci_config._after_read_callbacks, &_dev->pci_config._before_write_callbacks, &_dev->pci_config._after_write_callbacks);
    #line 2243 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7173 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2219 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2220 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_write_callbacks);
    #line 2224 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7183 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2196 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2197 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks);
    #line 2201 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7193 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2230 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2231 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_write_callbacks);
    #line 2235 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7203 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(odecam_pci_device_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2207 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2208 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_read_callbacks);
    #line 2212 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7213 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2249 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2250 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _enable_connection_callbacks(connection, &_dev->pci_config._connections);
    #line 2251 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7223 "odecam-pci-device-dml.c"
/* pci_config.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(odecam_pci_device_t *_dev, conf_object_t *connection)
#line 2252 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2253 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _disable_connection_callbacks(connection, &_dev->pci_config._connections);
    #line 2254 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7233 "odecam-pci-device-dml.c"
/* io_memory.operation */
static exception_type_t _DML_M_io_memory__operation(odecam_pci_device_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1153 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    {
        _each_in_t v1136__each_in_expr UNUSED  = (_each_in_t){_each__function_mapped_bank__in__odecam_pci_device, 0, 2, 0, 1};
        #line 1154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
        for (int _outer_idx = v1136__each_in_expr.starti; _outer_idx < v1136__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v1136__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v1136__each_in_expr.array_size;
            uint64 _start = _num * v1136__each_in_expr.array_idx;
            #line 1154 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                function_mapped_bank v1137_b UNUSED  = ((function_mapped_bank ) {(struct _function_mapped_bank *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                #line 1155 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
                if ((int64 )((struct _function_mapped_bank *) (v1137_b).trait)->function == (int64 )map_info.function) {
                    #line 1156 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1137_b, function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL)) {
                        #line 1160 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
                        return (int32 )0x401LL;
                    } else {
                        #line 1162 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
                        return (int32 )0x407LL;
                    }
                }
            }
        }
    }
    #line 1170 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1173 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return (int32 )0x407LL;
    #line 1174 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 7269 "odecam-pci-device-dml.c"
/* SRESET.signal.signal_raise */
static void  _DML_M_SRESET__signal__signal_raise(odecam_pci_device_t *_dev)
#line 318 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 319 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&(*_tr__dev__sreset)), ((_identity_t) {.id = 0, .encoded_index = 0})}), sreset, _soft_reset));
    #line 320 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 7279 "odecam-pci-device-dml.c"
/* SRESET.signal.signal_lower */
static void  _DML_M_SRESET__signal__signal_lower(odecam_pci_device_t *_dev)
#line 321 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 322 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 7287 "odecam-pci-device-dml.c"
/* HRESET.signal.signal_raise */
static void  _DML_M_HRESET__signal__signal_raise(odecam_pci_device_t *_dev)
#line 244 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 245 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&(*_tr__dev__hreset)), ((_identity_t) {.id = 0, .encoded_index = 0})}), hreset, _hard_reset));
    #line 246 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 7297 "odecam-pci-device-dml.c"
/* HRESET.signal.signal_lower */
static void  _DML_M_HRESET__signal__signal_lower(odecam_pci_device_t *_dev)
#line 247 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 248 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 7305 "odecam-pci-device-dml.c"
/* regs.version._qname */
static char const *_DML_M_regs__version___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.version";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7315 "odecam-pci-device-dml.c"
/* regs.filter_vintage._qname */
static char const *_DML_M_regs__filter_vintage___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.filter_vintage";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7325 "odecam-pci-device-dml.c"
/* regs.filter_negative._qname */
static char const *_DML_M_regs__filter_negative___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.filter_negative";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7335 "odecam-pci-device-dml.c"
/* regs.filter_blur._qname */
static char const *_DML_M_regs__filter_blur___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.filter_blur";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7345 "odecam-pci-device-dml.c"
/* regs.filter_blacknwhite._qname */
static char const *_DML_M_regs__filter_blacknwhite___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.filter_blacknwhite";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7355 "odecam-pci-device-dml.c"
/* regs.device_state._qname */
static char const *_DML_M_regs__device_state___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.device_state";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7365 "odecam-pci-device-dml.c"
/* regs.cmd._qname */
static char const *_DML_M_regs__cmd___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "regs.cmd";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7375 "odecam-pci-device-dml.c"
/* regs.cmd.write */
static void  _DML_M_regs__cmd__write(odecam_pci_device_t *_dev, uint64 value)
#line 107 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
{
    #line 108 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    int v1153_idx UNUSED  = (int32 )0LL;
    #line 109 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    if (value == 1LL) {
        #line 110 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
        if (!(_dev->input.val == (NULL))) {
            {
                #line 112 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
                _dev->file = fopen(_dev->input.val, "r");
            }
            {
                #line 115 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
                v1153_idx = (int32 )0LL;
            }
            #line 115 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
            for (; (int64 )v1153_idx < 0x100LL; (int64 )(v1153_idx)++) {
                #line 117 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
                uint8 v1159_char2read UNUSED  = (uint8 )fgetc(_dev->file);
                #line 118 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
                _DML_TM_register__set_val(_dev, UPCAST(UPCAST(({uint32 __indices[] = {(int64 )v1153_idx}; ((__implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read) {(&(*_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read)[__indices[0]]), ((_identity_t) {.id = 79, .encoded_index = __indices[0]})});}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register), _register, set._set.set_val), v1159_char2read);
            }
            #line 120 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
            fclose(_dev->file);
        }
    }
    #line 123 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
}

#line 7408 "odecam-pci-device-dml.c"
/* regs.buffer[i]._qname */
static char const *_DML_M_regs__buffer___qname(odecam_pci_device_t *_dev, uint32 _idx0)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return __qname(&_dev->_qname_cache, "regs.buffer[%u]", (int)_idx0);
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7418 "odecam-pci-device-dml.c"
/* pci_config.vendor_id._qname */
static char const *_DML_M_pci_config__vendor_id___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.vendor_id";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7428 "odecam-pci-device-dml.c"
/* pci_config.vendor_id.write */
static void  _DML_M_pci_config__vendor_id__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__vendor_id__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static1_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 75, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static1_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__vendor_id__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7449 "odecam-pci-device-dml.c"
/* pci_config.vendor_id.do_write */
static void  _DML_M_pci_config__vendor_id__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 75, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7459 "odecam-pci-device-dml.c"
/* pci_config.vendor_id.can_write */
static bool _DML_M_pci_config__vendor_id__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 75, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7469 "odecam-pci-device-dml.c"
/* pci_config.subsystem_vendor_id._qname */
static char const *_DML_M_pci_config__subsystem_vendor_id___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.subsystem_vendor_id";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7479 "odecam-pci-device-dml.c"
/* pci_config.subsystem_vendor_id.write */
static void  _DML_M_pci_config__subsystem_vendor_id__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__subsystem_vendor_id__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static2_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static2_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__subsystem_vendor_id__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7500 "odecam-pci-device-dml.c"
/* pci_config.subsystem_vendor_id.do_write */
static void  _DML_M_pci_config__subsystem_vendor_id__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7510 "odecam-pci-device-dml.c"
/* pci_config.subsystem_vendor_id.can_write */
static bool _DML_M_pci_config__subsystem_vendor_id__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 74, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7520 "odecam-pci-device-dml.c"
/* pci_config.subsystem_id._qname */
static char const *_DML_M_pci_config__subsystem_id___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.subsystem_id";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7530 "odecam-pci-device-dml.c"
/* pci_config.subsystem_id.write */
static void  _DML_M_pci_config__subsystem_id__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__subsystem_id__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static3_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 73, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static3_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__subsystem_id__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7551 "odecam-pci-device-dml.c"
/* pci_config.subsystem_id.do_write */
static void  _DML_M_pci_config__subsystem_id__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 73, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7561 "odecam-pci-device-dml.c"
/* pci_config.subsystem_id.can_write */
static bool _DML_M_pci_config__subsystem_id__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 73, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7571 "odecam-pci-device-dml.c"
/* pci_config.status._qname */
static char const *_DML_M_pci_config__status___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.status";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7581 "odecam-pci-device-dml.c"
/* pci_config.revision_id._qname */
static char const *_DML_M_pci_config__revision_id___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.revision_id";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7591 "odecam-pci-device-dml.c"
/* pci_config.revision_id.write */
static void  _DML_M_pci_config__revision_id__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__revision_id__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static4_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.revision_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 59, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static4_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__revision_id__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7612 "odecam-pci-device-dml.c"
/* pci_config.revision_id.do_write */
static void  _DML_M_pci_config__revision_id__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 59, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7622 "odecam-pci-device-dml.c"
/* pci_config.revision_id.can_write */
static bool _DML_M_pci_config__revision_id__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 59, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7632 "odecam-pci-device-dml.c"
/* pci_config.min_gnt._qname */
static char const *_DML_M_pci_config__min_gnt___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.min_gnt";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7642 "odecam-pci-device-dml.c"
/* pci_config.min_gnt.write */
static void  _DML_M_pci_config__min_gnt__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__min_gnt__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static5_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.min_gnt (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 56, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static5_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__min_gnt__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7663 "odecam-pci-device-dml.c"
/* pci_config.min_gnt.do_write */
static void  _DML_M_pci_config__min_gnt__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 56, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7673 "odecam-pci-device-dml.c"
/* pci_config.min_gnt.can_write */
static bool _DML_M_pci_config__min_gnt__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 56, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7683 "odecam-pci-device-dml.c"
/* pci_config.max_lat._qname */
static char const *_DML_M_pci_config__max_lat___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.max_lat";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7693 "odecam-pci-device-dml.c"
/* pci_config.max_lat.write */
static void  _DML_M_pci_config__max_lat__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__max_lat__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static6_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.max_lat (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 55, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static6_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__max_lat__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7714 "odecam-pci-device-dml.c"
/* pci_config.max_lat.do_write */
static void  _DML_M_pci_config__max_lat__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 55, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7724 "odecam-pci-device-dml.c"
/* pci_config.max_lat.can_write */
static bool _DML_M_pci_config__max_lat__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 55, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7734 "odecam-pci-device-dml.c"
/* pci_config.latency_timer._qname */
static char const *_DML_M_pci_config__latency_timer___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.latency_timer";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7744 "odecam-pci-device-dml.c"
/* pci_config.interrupts.post_init */
static void  _DML_M_pci_config__interrupts__post_init(odecam_pci_device_t *_dev)
#line 425 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 426 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 427 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7754 "odecam-pci-device-dml.c"
/* pci_config.interrupts._qname */
static char const *_DML_M_pci_config__interrupts___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.interrupts";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7764 "odecam-pci-device-dml.c"
/* pci_config.interrupts.soft_reset */
static void  _DML_M_pci_config__interrupts__soft_reset(odecam_pci_device_t *_dev)
#line 432 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 433 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM_soft_reset__soft_reset(_dev, ((_soft_reset) {(&(*_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)._init_val_soft_reset._soft_reset), ((_identity_t) {.id = 52, .encoded_index = 0})}));
    #line 434 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 435 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7776 "odecam-pci-device-dml.c"
/* pci_config.interrupts.hard_reset */
static void  _DML_M_pci_config__interrupts__hard_reset(odecam_pci_device_t *_dev)
#line 428 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 429 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM_hard_reset__hard_reset(_dev, ((_hard_reset) {(&(*_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped)._init_val_hard_reset._hard_reset), ((_identity_t) {.id = 52, .encoded_index = 0})}));
    #line 430 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_lower_all_pins(_dev);
    #line 431 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7788 "odecam-pci-device-dml.c"
/* pci_config.interrupt_pin._qname */
static char const *_DML_M_pci_config__interrupt_pin___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.interrupt_pin";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7798 "odecam-pci-device-dml.c"
/* pci_config.interrupt_pin.write */
static void  _DML_M_pci_config__interrupt_pin__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__interrupt_pin__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static7_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.interrupt_pin (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static7_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__interrupt_pin__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7819 "odecam-pci-device-dml.c"
/* pci_config.interrupt_pin.do_write */
static void  _DML_M_pci_config__interrupt_pin__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7829 "odecam-pci-device-dml.c"
/* pci_config.interrupt_pin.can_write */
static bool _DML_M_pci_config__interrupt_pin__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 51, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7839 "odecam-pci-device-dml.c"
/* pci_config.interrupt_line._qname */
static char const *_DML_M_pci_config__interrupt_line___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.interrupt_line";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7849 "odecam-pci-device-dml.c"
/* pci_config.header_type._qname */
static char const *_DML_M_pci_config__header_type___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.header_type";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7859 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base._qname */
static char const *_DML_M_pci_config__expansion_rom_base___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.expansion_rom_base";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7869 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.update_mapping */
static void  _DML_M_pci_config__expansion_rom_base__update_mapping(odecam_pci_device_t *_dev)
#line 587 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 588 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address)), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    #line 589 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((struct __pci_config_generic_command_reg *) (((_pci_config_generic_command_reg) {(&(*_tr_pci_config_command___pci_config_generic_command_reg)), ((_identity_t) {.id = 30, .encoded_index = 0})})).trait)->_mem, field, _get))) == 0LL) && _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev)) {
        #line 590 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address)), ((_identity_t) {.id = 43, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    }
    #line 592 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7884 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.pci_mapping_object */
static conf_object_t *_DML_M_pci_config__expansion_rom_base__pci_mapping_object(odecam_pci_device_t *_dev)
#line 654 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 655 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return _dev->expansion_rom.obj;
    #line 656 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7894 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.pci_mapping_enabled */
static bool _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(odecam_pci_device_t *_dev)
#line 648 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 649 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&(*_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write)), ((_identity_t) {.id = 45, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == 0LL) && !(_dev->expansion_rom.obj == NULL)) && !(_dev->expansion_rom_size.val == 0LL);
    #line 652 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7904 "odecam-pci-device-dml.c"
/* pci_config.expansion_rom_base.pci_bar_size_bits */
static int _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(odecam_pci_device_t *_dev)
#line 642 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 643 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    int v1216_bits UNUSED  = 0LL;
    {
        #line 644 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1216_bits = log2_64(_dev->expansion_rom_size.val);
    }
    #line 645 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v1216_bits;
    #line 646 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7920 "odecam-pci-device-dml.c"
/* pci_config.device_id._qname */
static char const *_DML_M_pci_config__device_id___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.device_id";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7930 "odecam-pci-device-dml.c"
/* pci_config.device_id.write */
static void  _DML_M_pci_config__device_id__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__device_id__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static8_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.device_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static8_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__device_id__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7951 "odecam-pci-device-dml.c"
/* pci_config.device_id.do_write */
static void  _DML_M_pci_config__device_id__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7961 "odecam-pci-device-dml.c"
/* pci_config.device_id.can_write */
static bool _DML_M_pci_config__device_id__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 42, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 7971 "odecam-pci-device-dml.c"
/* pci_config.command._qname */
static char const *_DML_M_pci_config__command___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.command";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7981 "odecam-pci-device-dml.c"
/* pci_config.class_code._qname */
static char const *_DML_M_pci_config__class_code___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.class_code";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 7991 "odecam-pci-device-dml.c"
/* pci_config.class_code.write */
static void  _DML_M_pci_config__class_code__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__class_code__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static9_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.class_code (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 29, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static9_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__class_code__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8012 "odecam-pci-device-dml.c"
/* pci_config.class_code.do_write */
static void  _DML_M_pci_config__class_code__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 29, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8022 "odecam-pci-device-dml.c"
/* pci_config.class_code.can_write */
static bool _DML_M_pci_config__class_code__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 29, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8032 "odecam-pci-device-dml.c"
/* pci_config.cardbus_cis_ptr._qname */
static char const *_DML_M_pci_config__cardbus_cis_ptr___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.cardbus_cis_ptr";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8042 "odecam-pci-device-dml.c"
/* pci_config.cardbus_cis_ptr.write */
static void  _DML_M_pci_config__cardbus_cis_ptr__write(odecam_pci_device_t *_dev, uint64 value)
#line 262 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 263 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!_DML_M_pci_config__cardbus_cis_ptr__can_write(_dev, value)) {
        #line 265 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static10_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.cardbus_cis_ptr (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 28, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        {
            #line 268 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static10_log_level = (uint8 )2ULL;
        }
        #line 269 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 271 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_config__cardbus_cis_ptr__do_write(_dev, value);
    #line 272 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8063 "odecam-pci-device-dml.c"
/* pci_config.cardbus_cis_ptr.do_write */
static void  _DML_M_pci_config__cardbus_cis_ptr__do_write(odecam_pci_device_t *_dev, uint64 value)
#line 259 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 260 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 28, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    #line 261 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8073 "odecam-pci-device-dml.c"
/* pci_config.cardbus_cis_ptr.can_write */
static bool _DML_M_pci_config__cardbus_cis_ptr__can_write(odecam_pci_device_t *_dev, uint64 value)
#line 256 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 257 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write)), ((_identity_t) {.id = 28, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
    #line 258 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8083 "odecam-pci-device-dml.c"
/* pci_config.capabilities_ptr._qname */
static char const *_DML_M_pci_config__capabilities_ptr___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.capabilities_ptr";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8093 "odecam-pci-device-dml.c"
/* pci_config.cache_line_size._qname */
static char const *_DML_M_pci_config__cache_line_size___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.cache_line_size";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8103 "odecam-pci-device-dml.c"
/* pci_config.bus_address._qname */
static char const *_DML_M_pci_config__bus_address___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.bus_address";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8113 "odecam-pci-device-dml.c"
/* pci_config.bist._qname */
static char const *_DML_M_pci_config__bist___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.bist";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8123 "odecam-pci-device-dml.c"
/* pci_config.bist.read_field */
static uint64 _DML_M_pci_config__bist__read_field(odecam_pci_device_t *_dev, uint64 enabled_bits, void  *aux)
#line 406 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
{
    #line 407 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
    return 0ULL;
    #line 408 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/utility.dml"
}

#line 8133 "odecam-pci-device-dml.c"
/* pci_config.bist.write */
static void  _DML_M_pci_config__bist__write(odecam_pci_device_t *_dev, uint64 value)
#line 574 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 575 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == 0LL)) {
        #line 576 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    }
    #line 577 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8146 "odecam-pci-device-dml.c"
/* pci_config.bist.set */
static void  _DML_M_pci_config__bist__set(odecam_pci_device_t *_dev, uint64 value)
#line 570 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 571 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == 0LL)) {
        #line 572 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    }
    #line 573 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8159 "odecam-pci-device-dml.c"
/* pci_config.base_address_0._qname */
static char const *_DML_M_pci_config__base_address_0___qname(odecam_pci_device_t *_dev)
#line 3292 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3293 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    return "pci_config.base_address_0";
    #line 3294 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8169 "odecam-pci-device-dml.c"
/* pci_bus.set */
static void  _DML_M_pci_bus__set(odecam_pci_device_t *_dev, conf_object_t *obj)
#line 213 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 214 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_bus__legacy_before_set(_dev);
    #line 215 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(_dev->pci_bus.obj == NULL)) {
        #line 216 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "disconnected from bus");
        #line 217 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        _DML_M_pci_bus_disconnected(_dev);
    }
    #line 219 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_M_pci_bus__set___default1(_dev, obj);
    #line 230 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(obj == NULL)) {
        #line 231 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        _DML_M_pci_bus_connected(_dev);
    }
    #line 233 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8193 "odecam-pci-device-dml.c"
/* pci_bus_connected */
static void  _DML_M_pci_bus_connected(odecam_pci_device_t *_dev)
#line 189 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 190 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "connected to bus");
    #line 191 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8203 "odecam-pci-device-dml.c"
/* pci_bus.set___default1 */
static void  _DML_M_pci_bus__set___default1(odecam_pci_device_t *_dev, conf_object_t *obj)
#line 974 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 975 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _dev->pci_bus.obj = obj;
    }
    {
        _each_in_t v1251__each_in_expr UNUSED  = (_each_in_t){_each__interface__in__pci_bus, 0, 3, 0, 1};
        #line 976 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v1251__each_in_expr.starti; _outer_idx < v1251__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v1251__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v1251__each_in_expr.array_size;
            uint64 _start = _num * v1251__each_in_expr.array_idx;
            #line 976 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                interface v1252_iface UNUSED  = ((interface ) {(struct _interface *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 977 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    *((void const  **)((uintptr_t)_dev + ((struct _interface *) (v1252_iface).trait)->val)) = obj == (NULL) ? (NULL) : SIM_c_get_port_interface(obj, ((struct _name *) (UPCAST(v1252_iface, interface, object.name)).trait)->name, _dev->pci_bus.port);
                }
            }
        }
    }
    #line 980 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8232 "odecam-pci-device-dml.c"
/* pci_bus.legacy_before_set */
static void  _DML_M_pci_bus__legacy_before_set(odecam_pci_device_t *_dev)
#line 207 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 211 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8240 "odecam-pci-device-dml.c"
/* is_pcie_device.get */
static attr_value_t _DML_M_is_pcie_device__get(odecam_pci_device_t *_dev)
#line 102 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 103 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    attr_value_t v1256_value UNUSED ;
    memset((void *)&v1256_value, 0, sizeof(attr_value_t ));
    {
        #line 104 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1256_value = SIM_make_attr_boolean(0);
    }
    #line 105 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v1256_value;
    #line 106 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8257 "odecam-pci-device-dml.c"
/* input.get */
static attr_value_t _DML_M_input__get(odecam_pci_device_t *_dev)
#line 59 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
{
    #line 60 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    return SIM_make_attr_string(_dev->input.val);
    #line 61 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
}

#line 8267 "odecam-pci-device-dml.c"
/* input.set */
static bool _DML_M_input__set(odecam_pci_device_t *_dev, attr_value_t attr)
#line 64 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
{
    #line 65 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    char const *v1259_attr_str UNUSED  = SIM_attr_string(attr);
    #line 66 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    _DML_M_input__set_string(_dev, v1259_attr_str);
    #line 63 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    return 0;
    #line 67 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
}

#line 8281 "odecam-pci-device-dml.c"
/* input.set_string */
static void  _DML_M_input__set_string(odecam_pci_device_t *_dev, char const *ptr)
#line 70 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
{
    #line 71 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    if (0LL < (int64 )_dev->input.len) {
        MM_FREE(_dev->input.val);
    }
    {
        #line 72 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
        _dev->input.len = (int )strlen(ptr);
    }
    {
        #line 73 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
        _dev->input.val = MM_ZALLOC((int64 )((uint64 )_dev->input.len + 1ULL), char );
    }
    #line 74 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
    strcpy(_dev->input.val, ptr);
    #line 75 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
}

#line 8303 "odecam-pci-device-dml.c"
/* expansion_rom.set */
static void  _DML_M_expansion_rom__set(odecam_pci_device_t *_dev, conf_object_t *obj)
#line 974 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 975 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        _dev->expansion_rom.obj = obj;
    }
    {
        _each_in_t v1266__each_in_expr UNUSED  = (_each_in_t){_each__interface__in__expansion_rom, 0, 1, 0, 1};
        #line 976 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
        for (int _outer_idx = v1266__each_in_expr.starti; _outer_idx < v1266__each_in_expr.endi; ++_outer_idx) {
            _vtable_list_t _list = v1266__each_in_expr.base[_outer_idx];
            uint64 _num = _list.num / v1266__each_in_expr.array_size;
            uint64 _start = _num * v1266__each_in_expr.array_idx;
            #line 976 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint64 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx) {
                interface v1267_iface UNUSED  = ((interface ) {(struct _interface *) (*_list.base + _list.base_offset + _inner_idx * _list.offset), (_identity_t) { .id = _list.id, .encoded_index = _inner_idx}});
                {
                    #line 977 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
                    *((void const  **)((uintptr_t)_dev + ((struct _interface *) (v1267_iface).trait)->val)) = obj == (NULL) ? (NULL) : SIM_c_get_port_interface(obj, ((struct _name *) (UPCAST(v1267_iface, interface, object.name)).trait)->name, _dev->expansion_rom.port);
                }
            }
        }
    }
    #line 980 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
}

#line 8332 "odecam-pci-device-dml.c"
/* config_registers.get */
static attr_value_t _DML_M_config_registers__get(odecam_pci_device_t *_dev)
#line 79 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 80 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    attr_value_t v1270_value UNUSED ;
    memset((void *)&v1270_value, 0, sizeof(attr_value_t ));
    #line 81 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v1270_val UNUSED  = 0LL;
    #line 82 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    uint32 v1270_i UNUSED  = 0LL;
    {
        #line 84 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1270_value = SIM_alloc_attr_list((uint32 )64ULL);
    }
    {
        #line 86 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        v1270_i = (uint32 )0ULL;
    }
    #line 86 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v1270_i < 64LL; (int64 )++(v1270_i)) {
        {
            {
                #line 88 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                uint64 v1276__ret__out0 = 0LL;
                #line 88 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, UPCAST(((pci_config_type_0) {(&(*_tr_pci_config__pci_config_type_0)), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), (int64 )((uint64 )v1270_i * 4ULL), 4LL, &v1276__ret__out0)) {
                    goto throw18;
                }
                #line 88 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                v1270_val = v1276__ret__out0;
            }
            if (false) {
            throw18: ;
                #line 90 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
                v1270_val = 0ULL;
            }
        }
        #line 92 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_attr_list_set_item(&v1270_value, v1270_i, SIM_make_attr_uint64(v1270_val));
    }
    #line 94 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    return v1270_value;
    #line 95 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
}

#line 8379 "odecam-pci-device-dml.c"
conf_class_t *
_initialize_odecam_pci_device_dml(void)
{

    const class_info_t funcs = {
        .alloc = odecam_pci_device_alloc,
        .init = odecam_pci_device_init,
        .finalize = odecam_pci_device_finalize,
        .dealloc = odecam_pci_device_dealloc,
        .description = "This is a camera PCI device.",
        .short_desc = "ODEcam PCI device",
    };

    conf_class_t *class = SIM_create_class("odecam_pci_device", &funcs);
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class odecam_pci_device: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _odecam_pci_device_update_has_state_notifier);
    }
    _allocate_traits();
    _initialize_traits();
    _initialize_identity_ht();
    _register_events(class);
    conf_class_t *_port_class_HRESET = _register_port_class("odecam_pci_device.HRESET", NULL, NULL);
    SIM_register_port(class, "port.HRESET", _port_class_HRESET, NULL);
    conf_class_t *_port_class_SRESET = _register_port_class("odecam_pci_device.SRESET", NULL, NULL);
    SIM_register_port(class, "port.SRESET", _port_class_SRESET, NULL);
    conf_class_t *_port_class_pci_config = _register_port_class("odecam_pci_device.pci_config", NULL, "The PCI configuration space.");
    SIM_register_port(class, "bank.pci_config", _port_class_pci_config, NULL);
    conf_class_t *_port_class_regs = _register_port_class("odecam_pci_device.regs", NULL, NULL);
    SIM_register_port(class, "bank.regs", _port_class_regs, NULL);
    SIM_register_typed_attribute(class, "config_registers",
                             get_config_registers, 0, 0, 0,
                             Sim_Attr_Pseudo, "[i*]", NULL,
                             "The PCI configuration registers, each 32 bits in size.");
    SIM_register_typed_attribute(class, "expansion_rom",
                             get_expansion_rom, 0, set_expansion_rom, 0,
                             Sim_Attr_Optional|Sim_Attr_Internal, "o|[os]|n", NULL,
                             "Undocumented\012\012Required interfaces: <iface>rom</iface>.");
    SIM_register_typed_attribute(class, "expansion_rom_size",
                             get_expansion_rom_size, 0, set_expansion_rom_size, 0,
                             Sim_Attr_Optional, "i", NULL,
                             "The size of the expansion ROM mapping.");
    SIM_register_typed_attribute(class, "input",
                             get_input, 0, set_input, 0,
                             Sim_Attr_Optional|Sim_Attr_Internal, "s", NULL,
                             "Undocumented");
    SIM_register_typed_attribute(class, "int_attr",
                             get_int_attr, 0, set_int_attr, 0,
                             Sim_Attr_Optional, "i", NULL,
                             "An integer attribute");
    SIM_register_typed_attribute(class, "is_pcie_device",
                             get_is_pcie_device, 0, 0, 0,
                             Sim_Attr_Pseudo|Sim_Attr_Internal, "b", NULL,
                             "Is this a PCIe device (or a PCI device)");
    SIM_register_typed_attribute(class, "pci_bus",
                             get_pci_bus, 0, set_pci_bus, 0,
                             Sim_Attr_Optional, "o|[os]|n", NULL,
                             "The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.\012\012Required interfaces: <iface>io_memory</iface>, <iface>pci_bus</iface>.");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "base_address_0", get_pci_config_base_address_0, set_pci_config_base_address_0, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register pci_config.base_address_0");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "bist", get_pci_config_bist, set_pci_config_bist, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Build-in Self Test");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "bus_address", get_pci_config_bus_address, set_pci_config_bus_address, Sim_Attr_Pseudo|Sim_Attr_Internal, "i", "register pci_config.bus_address");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "cache_line_size", get_pci_config_cache_line_size, set_pci_config_cache_line_size, Sim_Attr_Optional|Sim_Attr_Internal, "i", "CacheLine Size");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "capabilities_ptr", get_pci_config_capabilities_ptr, set_pci_config_capabilities_ptr, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Capabilities Pointer");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "cardbus_cis_ptr", get_pci_config_cardbus_cis_ptr, set_pci_config_cardbus_cis_ptr, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Cardbus CIS Pointer");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "class_code", get_pci_config_class_code, set_pci_config_class_code, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Class Code");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "command", get_pci_config_command, set_pci_config_command, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Command Register");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "device_id", get_pci_config_device_id, set_pci_config_device_id, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Device ID");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "expansion_rom_base", get_pci_config_expansion_rom_base, set_pci_config_expansion_rom_base, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Expansion ROM base address");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "header_type", get_pci_config_header_type, set_pci_config_header_type, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Header Type");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "interrupt_line", get_pci_config_interrupt_line, set_pci_config_interrupt_line, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Interrupt Line");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "interrupt_pin", get_pci_config_interrupt_pin, set_pci_config_interrupt_pin, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Interrupt Pin");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "interrupts", get_pci_config_interrupts, set_pci_config_interrupts, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Raised _internal_ interrupts");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "latency_timer", get_pci_config_latency_timer, set_pci_config_latency_timer, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Latency Timer");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "max_lat", get_pci_config_max_lat, set_pci_config_max_lat, Sim_Attr_Optional|Sim_Attr_Internal, "i", "MAX_LAT");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "min_gnt", get_pci_config_min_gnt, set_pci_config_min_gnt, Sim_Attr_Optional|Sim_Attr_Internal, "i", "MIN_GNT");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "revision_id", get_pci_config_revision_id, set_pci_config_revision_id, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Revision ID");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "status", get_pci_config_status, set_pci_config_status, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Status Register");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "subsystem_id", get_pci_config_subsystem_id, set_pci_config_subsystem_id, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Subsystem ID");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "subsystem_vendor_id", get_pci_config_subsystem_vendor_id, set_pci_config_subsystem_vendor_id, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Subsystem Vendor ID");
    _register_port_attr(class, _port_class_pci_config, offsetof(odecam_pci_device_t, pci_config._obj), true, "pci_config", "vendor_id", get_pci_config_vendor_id, set_pci_config_vendor_id, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Vendor ID");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "buffer", get_regs_buffer, set_regs_buffer, Sim_Attr_Optional|Sim_Attr_Internal, "[i{256}]", "register regs.buffer[i]");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "cmd", get_regs_cmd, set_regs_cmd, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.cmd");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "device_state", get_regs_device_state, set_regs_device_state, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.device_state");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "filter_blacknwhite", get_regs_filter_blacknwhite, set_regs_filter_blacknwhite, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.filter_blacknwhite");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "filter_blur", get_regs_filter_blur, set_regs_filter_blur, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.filter_blur");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "filter_negative", get_regs_filter_negative, set_regs_filter_negative, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.filter_negative");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "filter_vintage", get_regs_filter_vintage, set_regs_filter_vintage, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register regs.filter_vintage");
    _register_port_attr(class, _port_class_regs, offsetof(odecam_pci_device_t, regs._obj), true, "regs", "version", get_regs_version, set_regs_version, Sim_Attr_Optional|Sim_Attr_Internal, "i", "Major and minor version");
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_HRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_HRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_HRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "HRESET", NULL);
    }
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_SRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_SRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_SRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "SRESET", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_IFACE_io_memory__operation,
    };
        SIM_register_interface(class, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_pci_config, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "pci_config", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_pci_config, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "pci_config", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_pci_config__io_memory__operation,
    };
        SIM_register_interface(_port_class_pci_config, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_pci_config__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_pci_config__register_view__description,
        .get_register_value = &_DML_PIFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_PIFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_pci_config, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_pci_config__register_view__description,
        .get_register_value = &_DML_IFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_IFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_IFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_pci_config, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "pci_config", NULL);
    }
    {
        static const pci_device_interface_t pci_device_interface = {
        .bus_reset = &_DML_IFACE_pci_device__bus_reset,
    };
        SIM_register_interface(class, "pci_device", &pci_device_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_regs, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "regs", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_regs, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "regs", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_regs__io_memory__operation,
    };
        SIM_register_interface(_port_class_regs, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_regs__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "regs", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_regs__register_view__description,
        .get_register_value = &_DML_PIFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_regs__register_view__register_info,
        .set_register_value = &_DML_PIFACE_regs__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_regs, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_regs__register_view__description,
        .get_register_value = &_DML_IFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_IFACE_regs__register_view__register_info,
        .set_register_value = &_DML_IFACE_regs__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "regs", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_regs, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "regs", NULL);
    }

    const char *const log_groups[] = {
        "PCI_config",
        "PCI_DMA",
        "PCI_IRQ",
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_HRESET, log_groups);
    SIM_log_register_groups(_port_class_SRESET, log_groups);
    SIM_log_register_groups(_port_class_pci_config, log_groups);
    SIM_log_register_groups(_port_class_regs, log_groups);

    return class;
}

static void _allocate_traits(void)
{
    _tr__dev__device = MM_MALLOC(1, typeof(*_tr__dev__device));
    _tr__dev__sreset = MM_MALLOC(1, typeof(*_tr__dev__sreset));
    _tr__dev__hreset = MM_MALLOC(1, typeof(*_tr__dev__hreset));
    _tr_expansion_rom__connect = MM_MALLOC(1, typeof(*_tr_expansion_rom__connect));
    _tr_expansion_rom_rom__interface = MM_MALLOC(1, typeof(*_tr_expansion_rom_rom__interface));
    _tr_expansion_rom_size__uint64_attr = MM_MALLOC(1, typeof(*_tr_expansion_rom_size__uint64_attr));
    _tr_int_attr__uint64_attr = MM_MALLOC(1, typeof(*_tr_int_attr__uint64_attr));
    _tr_pci_bus__connect = MM_MALLOC(1, typeof(*_tr_pci_bus__connect));
    _tr_pci_bus_io_memory__interface = MM_MALLOC(1, typeof(*_tr_pci_bus_io_memory__interface));
    _tr_pci_bus_pci_bus__interface = MM_MALLOC(1, typeof(*_tr_pci_bus_pci_bus__interface));
    _tr_pci_bus_pci_upstream_operation__interface = MM_MALLOC(1, typeof(*_tr_pci_bus_pci_upstream_operation__interface));
    _tr_pci_config__pci_config_type_0 = MM_MALLOC(1, typeof(*_tr_pci_config__pci_config_type_0));
    _tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 = MM_MALLOC(1, typeof(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32));
    _tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write = MM_MALLOC(1, typeof(*_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write));
    _tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write));
    _tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write = MM_MALLOC(1, typeof(*_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write));
    _tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped = MM_MALLOC(1, typeof(*_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped));
    _tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant = MM_MALLOC(1, typeof(*_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant));
    _tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_command___pci_config_generic_command_reg = MM_MALLOC(1, typeof(*_tr_pci_config_command___pci_config_generic_command_reg));
    _tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write = MM_MALLOC(1, typeof(*_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write));
    _tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write = MM_MALLOC(1, typeof(*_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write));
    _tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write = MM_MALLOC(1, typeof(*_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write));
    _tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write = MM_MALLOC(1, typeof(*_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write));
    _tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field = MM_MALLOC(1, typeof(*_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field));
    _tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address = MM_MALLOC(1, typeof(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address));
    _tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write = MM_MALLOC(1, typeof(*_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write));
    _tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write = MM_MALLOC(1, typeof(*_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write));
    _tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_interrupts__post_init = MM_MALLOC(1, typeof(*_tr_pci_config_interrupts__post_init));
    _tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped = MM_MALLOC(1, typeof(*_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped));
    _tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write = MM_MALLOC(1, typeof(*_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write));
    _tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears = MM_MALLOC(1, typeof(*_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears));
    _tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write = MM_MALLOC(1, typeof(*_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write));
    _tr_regs__function_mapped_bank = MM_MALLOC(1, typeof(*_tr_regs__function_mapped_bank));
    _tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read = MM_MALLOC(1, typeof(*_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read));
    _tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write = MM_MALLOC(1, typeof(*_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write));
    _tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register = MM_MALLOC(1, typeof(*_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register));
    _tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only = MM_MALLOC(1, typeof(*_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only));
}
static void
_tinit_desc(struct _desc *_ret)
{
}
static void
_tinit_documentation(struct _documentation *_ret)
{
}
static void
_tinit_limitations(struct _limitations *_ret)
{
}
static void
_tinit_name(struct _name *_ret, char const *_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void
_tinit_object(struct _object *_ret, char const *_object_name)
{
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void
_tinit_interface(struct _interface *_ret, bool _interface__required, char const *_interface_name, uint32 _interface_val)
{
    *_ret = (struct _interface){
        ._required = _interface__required,
        .val = _interface_val,
        };
    _tinit_object(&_ret->object, _interface_name);
}
static void
_tinit__conf_attribute(struct __conf_attribute *_ret, char const *__conf_attribute_name)
{
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void
_tinit_connect(struct __connect *_ret, char const *_connect_name, uint32 _connect_obj, uint32 _connect_port, bool (*_connect_validate)(odecam_pci_device_t *arg0, _connect arg1, conf_object_t *arg2))
{
    *_ret = (struct __connect){
        .validate = _connect_validate == NULL ? _DML_TM_connect__validate : _connect_validate,
        .obj = _connect_obj,
        .port = _connect_port,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _connect_name);
}
static void
_tinit_attribute(struct _attribute *_ret, attr_value_t (*_attribute_get)(odecam_pci_device_t *arg0, attribute arg1), char const *_attribute_name, bool (*_attribute_set)(odecam_pci_device_t *arg0, attribute arg1, attr_value_t arg2))
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute_name);
}
static void
_tinit_uint64_attr(struct _uint64_attr *_ret, attr_value_t (*_uint64_attr_get)(odecam_pci_device_t *arg0, attribute arg1), char const *_uint64_attr_name, bool (*_uint64_attr_set)(odecam_pci_device_t *arg0, attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val)
{
    *_ret = (struct _uint64_attr){
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set);
}
static void
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), _each_in_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void
_tinit_init(struct _init *_ret, _each_in_t _init__each_init, void  (*_init_init)(odecam_pci_device_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(odecam_pci_device_t *arg0, init_val arg1), _each_in_t _init_val__each_init, void  (*_init_val_init)(odecam_pci_device_t *arg0, init arg1), uint64 _init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void
_tinit__init_val_hard_reset(struct __init_val_hard_reset *_ret, void  (*__init_val_hard_reset__default_init)(odecam_pci_device_t *arg0, init_val arg1), _each_in_t __init_val_hard_reset__each_hard_reset, _each_in_t __init_val_hard_reset__each_init, void  (*__init_val_hard_reset_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*__init_val_hard_reset_init)(odecam_pci_device_t *arg0, init arg1), uint64 __init_val_hard_reset_init_val)
{
    _tinit_hard_reset(&_ret->_hard_reset, _DML_TM__init_val_hard_reset___default_hard_reset, __init_val_hard_reset__each_hard_reset, __init_val_hard_reset_hard_reset);
    _tinit_init_val(&_ret->init_val, __init_val_hard_reset__default_init, __init_val_hard_reset__each_init, __init_val_hard_reset_init, __init_val_hard_reset_init_val);
}
static void
_tinit_soft_reset(struct __soft_reset *_ret, void  (*_soft_reset__default_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), _each_in_t _soft_reset__each_soft_reset, void  (*_soft_reset_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    *_ret = (struct __soft_reset){
        ._default_soft_reset = _soft_reset__default_soft_reset == NULL ? _DML_TM_soft_reset___default_soft_reset : _soft_reset__default_soft_reset,
        .soft_reset = _soft_reset_soft_reset == NULL ? _DML_TM_soft_reset__soft_reset : _soft_reset_soft_reset,
        ._each_soft_reset = _soft_reset__each_soft_reset,
        };
}
static void
_tinit__init_val_soft_reset(struct __init_val_soft_reset *_ret, void  (*__init_val_soft_reset__default_init)(odecam_pci_device_t *arg0, init_val arg1), _each_in_t __init_val_soft_reset__each_init, _each_in_t __init_val_soft_reset__each_soft_reset, void  (*__init_val_soft_reset_init)(odecam_pci_device_t *arg0, init arg1), uint64 __init_val_soft_reset_init_val, void  (*__init_val_soft_reset_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit_init_val(&_ret->init_val, __init_val_soft_reset__default_init, __init_val_soft_reset__each_init, __init_val_soft_reset_init, __init_val_soft_reset_init_val);
    _tinit_soft_reset(&_ret->_soft_reset, _DML_TM__init_val_soft_reset___default_soft_reset, __init_val_soft_reset__each_soft_reset, __init_val_soft_reset_soft_reset);
}
static void
_tinit_map_params(struct _map_params *_ret, uint64 _map_params_map_bit, int64 _map_params_map_func, char const *_map_params_map_type)
{
    *_ret = (struct _map_params){
        .map_bit = _map_params_map_bit,
        .map_func = _map_params_map_func,
        .map_type = _map_params_map_type,
        };
}
static void
_tinit__bitsize(struct __bitsize *_ret, uint8 __bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void
_tinit__qname(struct __qname *_ret, char const *(*__qname__qname)(odecam_pci_device_t *arg0, _qname arg1))
{
    *_ret = (struct __qname){
        ._qname = __qname__qname,
        };
}
static void
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(odecam_pci_device_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(odecam_pci_device_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(odecam_pci_device_t *arg0, get_val arg1), uint64 (*__get_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*__get_get_val)(odecam_pci_device_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(odecam_pci_device_t *arg0, get_val arg1), uint64 (*_get_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_get_get_val)(odecam_pci_device_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void
_tinit__set(struct __set *_ret, void  (*__set__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void
_tinit_set(struct _set *_ret, void  (*_set__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void
_tinit_shown_desc(struct _shown_desc *_ret, char const *_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void
_tinit_register(struct __register *_ret, _each_in_t _register__each_init, _each_in_t _register__get_fields, bool _register__is_read_only, bool _register__le_byte_order, char const *(*_register__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _register__read_fields, _each_in_t _register__set_fields, _each_in_t _register__write_fields, uint8 _register_bitsize, _each_in_t _register_fields, uint64 (*_register_get)(odecam_pci_device_t *arg0, _get arg1), void  (*_register_init)(odecam_pci_device_t *arg0, init arg1), uint64 _register_init_val, bool _register_mapped, char const *_register_name, uint64 _register_offset, uint64 (*_register_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_register_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_register_shown_desc, uint32 _register_val, void  (*_register_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register_name);
    _tinit__qname(&_ret->_qname, _register__qname);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void
_tinit_base_address(struct _base_address *_ret, field _base_address__base, _each_in_t _base_address__each_init, _each_in_t _base_address__get_fields, bool _base_address__is_read_only, bool _base_address__le_byte_order, char const *(*_base_address__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _base_address__read_fields, _each_in_t _base_address__set_fields, _each_in_t _base_address__write_fields, void  (*_base_address_add_map)(odecam_pci_device_t *arg0, base_address arg1), uint8 _base_address_bitsize, _pci_config_generic_command_reg _base_address_command, _each_in_t _base_address_fields, uint64 (*_base_address_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_base_address_get_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*_base_address_init)(odecam_pci_device_t *arg0, init arg1), uint64 _base_address_init_val, uint64 _base_address_map_bit, int64 _base_address_map_func, char const *_base_address_map_type, bool _base_address_mapped, uint64 _base_address_min_size_bits, char const *_base_address_name, uint64 _base_address_offset, _pci_config_generic _base_address_parent_bank, int (*_base_address_pci_bar_size_bits)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*_base_address_pci_mapping_customize)(odecam_pci_device_t *arg0, base_address arg1, map_info_t *arg2), bool (*_base_address_pci_mapping_enabled)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_length)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_object)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_target)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_base_address_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_base_address_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_base_address_remove_map)(odecam_pci_device_t *arg0, base_address arg1), void  (*_base_address_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_base_address_shown_desc, uint64 _base_address_size_bits, void  (*_base_address_update_mapping)(odecam_pci_device_t *arg0, base_address arg1), uint32 _base_address_val, void  (*_base_address_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_base_address_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _base_address){
        .add_map = _base_address_add_map == NULL ? _DML_TM_base_address__add_map : _base_address_add_map,
        .get_base = _base_address_get_base == NULL ? _DML_TM_base_address__get_base : _base_address_get_base,
        .pci_bar_size_bits = _base_address_pci_bar_size_bits == NULL ? _DML_TM_base_address__pci_bar_size_bits : _base_address_pci_bar_size_bits,
        .pci_mapping_base = _base_address_pci_mapping_base == NULL ? _DML_TM_base_address__pci_mapping_base : _base_address_pci_mapping_base,
        .pci_mapping_customize = _base_address_pci_mapping_customize == NULL ? _DML_TM_base_address__pci_mapping_customize : _base_address_pci_mapping_customize,
        .pci_mapping_enabled = _base_address_pci_mapping_enabled == NULL ? _DML_TM_base_address__pci_mapping_enabled : _base_address_pci_mapping_enabled,
        .pci_mapping_length = _base_address_pci_mapping_length == NULL ? _DML_TM_base_address__pci_mapping_length : _base_address_pci_mapping_length,
        .pci_mapping_object = _base_address_pci_mapping_object == NULL ? _DML_TM_base_address__pci_mapping_object : _base_address_pci_mapping_object,
        .pci_mapping_target = _base_address_pci_mapping_target == NULL ? _DML_TM_base_address__pci_mapping_target : _base_address_pci_mapping_target,
        .remove_map = _base_address_remove_map == NULL ? _DML_TM_base_address__remove_map : _base_address_remove_map,
        .update_mapping = _base_address_update_mapping,
        ._base = _base_address__base,
        .command = _base_address_command,
        .min_size_bits = _base_address_min_size_bits,
        .parent_bank = _base_address_parent_bank,
        .size_bits = _base_address_size_bits,
        };
    _tinit_map_params(&_ret->map_params, _base_address_map_bit, _base_address_map_func, _base_address_map_type);
    _tinit_register(&_ret->_register, _base_address__each_init, _base_address__get_fields, _base_address__is_read_only, _base_address__le_byte_order, _base_address__qname, _base_address__read_fields, _base_address__set_fields, _base_address__write_fields, _base_address_bitsize, _base_address_fields, _base_address_get, _base_address_init, _base_address_init_val, _base_address_mapped, _base_address_name, _base_address_offset, _base_address_read_register, _base_address_read_unmapped_bits, _base_address_set, _base_address_shown_desc, _base_address_val, _base_address_write_register, _base_address_write_unmapped_bits);
}
static void
_tinit_memory_base_address_generic(struct _memory_base_address_generic *_ret, field _memory_base_address_generic__base, _each_in_t _memory_base_address_generic__each_init, _each_in_t _memory_base_address_generic__get_fields, bool _memory_base_address_generic__is_read_only, bool _memory_base_address_generic__le_byte_order, char const *(*_memory_base_address_generic__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _memory_base_address_generic__read_fields, _each_in_t _memory_base_address_generic__set_fields, field _memory_base_address_generic__type, _each_in_t _memory_base_address_generic__write_fields, void  (*_memory_base_address_generic_add_map)(odecam_pci_device_t *arg0, base_address arg1), uint8 _memory_base_address_generic_bitsize, _pci_config_generic_command_reg _memory_base_address_generic_command, _each_in_t _memory_base_address_generic_fields, uint64 (*_memory_base_address_generic_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_memory_base_address_generic_get_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_generic_init)(odecam_pci_device_t *arg0, init arg1), uint64 _memory_base_address_generic_init_val, uint64 _memory_base_address_generic_map_bit, int64 _memory_base_address_generic_map_func, char const *_memory_base_address_generic_map_type, bool _memory_base_address_generic_mapped, uint64 _memory_base_address_generic_min_size_bits, char const *_memory_base_address_generic_name, uint64 _memory_base_address_generic_offset, _pci_config_generic _memory_base_address_generic_parent_bank, int (*_memory_base_address_generic_pci_bar_size_bits)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_generic_pci_mapping_customize)(odecam_pci_device_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_generic_pci_mapping_enabled)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_pci_mapping_length)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_object)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_target)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_generic_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_memory_base_address_generic_remove_map)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_generic_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_memory_base_address_generic_shown_desc, uint64 _memory_base_address_generic_size_bits, void  (*_memory_base_address_generic_update_mapping)(odecam_pci_device_t *arg0, base_address arg1), uint32 _memory_base_address_generic_val, void  (*_memory_base_address_generic_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_generic_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _memory_base_address_generic){
        ._type = _memory_base_address_generic__type,
        };
    _tinit_base_address(&_ret->base_address, _memory_base_address_generic__base, _memory_base_address_generic__each_init, _memory_base_address_generic__get_fields, _memory_base_address_generic__is_read_only, _memory_base_address_generic__le_byte_order, _memory_base_address_generic__qname, _memory_base_address_generic__read_fields, _memory_base_address_generic__set_fields, _memory_base_address_generic__write_fields, _memory_base_address_generic_add_map, _memory_base_address_generic_bitsize, _memory_base_address_generic_command, _memory_base_address_generic_fields, _memory_base_address_generic_get, _memory_base_address_generic_get_base, _memory_base_address_generic_init, _memory_base_address_generic_init_val, _memory_base_address_generic_map_bit, _memory_base_address_generic_map_func, _memory_base_address_generic_map_type, _memory_base_address_generic_mapped, _memory_base_address_generic_min_size_bits, _memory_base_address_generic_name, _memory_base_address_generic_offset, _memory_base_address_generic_parent_bank, _memory_base_address_generic_pci_bar_size_bits, _DML_TM_memory_base_address_generic__pci_mapping_base, _memory_base_address_generic_pci_mapping_customize, _memory_base_address_generic_pci_mapping_enabled, _memory_base_address_generic_pci_mapping_length, _memory_base_address_generic_pci_mapping_object, _memory_base_address_generic_pci_mapping_target, _memory_base_address_generic_read_register, _memory_base_address_generic_read_unmapped_bits, _memory_base_address_generic_remove_map, _memory_base_address_generic_set, _memory_base_address_generic_shown_desc, _memory_base_address_generic_size_bits, _memory_base_address_generic_update_mapping == NULL ? _DML_TM_memory_base_address_generic__update_mapping : _memory_base_address_generic_update_mapping, _memory_base_address_generic_val, _memory_base_address_generic_write_register, _memory_base_address_generic_write_unmapped_bits);
}
static void
_tinit_memory_base_address_32(struct _memory_base_address_32 *_ret, field _memory_base_address_32__base, _each_in_t _memory_base_address_32__each_init, _each_in_t _memory_base_address_32__get_fields, bool _memory_base_address_32__is_read_only, bool _memory_base_address_32__le_byte_order, char const *(*_memory_base_address_32__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _memory_base_address_32__read_fields, _each_in_t _memory_base_address_32__set_fields, field _memory_base_address_32__type, _each_in_t _memory_base_address_32__write_fields, void  (*_memory_base_address_32_add_map)(odecam_pci_device_t *arg0, base_address arg1), uint8 _memory_base_address_32_bitsize, _pci_config_generic_command_reg _memory_base_address_32_command, _each_in_t _memory_base_address_32_fields, uint64 (*_memory_base_address_32_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_memory_base_address_32_get_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_32_init)(odecam_pci_device_t *arg0, init arg1), uint64 _memory_base_address_32_init_val, uint64 _memory_base_address_32_map_bit, int64 _memory_base_address_32_map_func, char const *_memory_base_address_32_map_type, bool _memory_base_address_32_mapped, uint64 _memory_base_address_32_min_size_bits, char const *_memory_base_address_32_name, uint64 _memory_base_address_32_offset, _pci_config_generic _memory_base_address_32_parent_bank, int (*_memory_base_address_32_pci_bar_size_bits)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_32_pci_mapping_customize)(odecam_pci_device_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_32_pci_mapping_enabled)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_pci_mapping_length)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_object)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_target)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_32_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_memory_base_address_32_remove_map)(odecam_pci_device_t *arg0, base_address arg1), void  (*_memory_base_address_32_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_memory_base_address_32_shown_desc, uint64 _memory_base_address_32_size_bits, void  (*_memory_base_address_32_update_mapping)(odecam_pci_device_t *arg0, base_address arg1), uint32 _memory_base_address_32_val, void  (*_memory_base_address_32_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_32_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_memory_base_address_generic(&_ret->memory_base_address_generic, _memory_base_address_32__base, _memory_base_address_32__each_init, _memory_base_address_32__get_fields, _memory_base_address_32__is_read_only, _memory_base_address_32__le_byte_order, _memory_base_address_32__qname, _memory_base_address_32__read_fields, _memory_base_address_32__set_fields, _memory_base_address_32__type, _memory_base_address_32__write_fields, _memory_base_address_32_add_map, _memory_base_address_32_bitsize, _memory_base_address_32_command, _memory_base_address_32_fields, _memory_base_address_32_get, _memory_base_address_32_get_base, _memory_base_address_32_init, _memory_base_address_32_init_val, _memory_base_address_32_map_bit, _memory_base_address_32_map_func, _memory_base_address_32_map_type, _memory_base_address_32_mapped, _memory_base_address_32_min_size_bits, _memory_base_address_32_name, _memory_base_address_32_offset, _memory_base_address_32_parent_bank, _memory_base_address_32_pci_bar_size_bits, _memory_base_address_32_pci_mapping_customize, _memory_base_address_32_pci_mapping_enabled, _memory_base_address_32_pci_mapping_length, _memory_base_address_32_pci_mapping_object, _memory_base_address_32_pci_mapping_target, _memory_base_address_32_read_register, _memory_base_address_32_read_unmapped_bits, _memory_base_address_32_remove_map, _memory_base_address_32_set, _memory_base_address_32_shown_desc, _memory_base_address_32_size_bits, _memory_base_address_32_update_mapping, _memory_base_address_32_val, _memory_base_address_32_write_register, _memory_base_address_32_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_hard_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *_ret, field ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, field ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map)(odecam_pci_device_t *arg0, base_address arg1), uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, _pci_config_generic_command_reg ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, int64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, char const *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, bool ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, char const *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, _pci_config_generic ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize)(odecam_pci_device_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping)(odecam_pci_device_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset);
    _tinit_memory_base_address_32(&_ret->memory_base_address_32, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__qname, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits);
}
static void
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(odecam_pci_device_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void
_tinit__reg_read_as_field(struct __reg_read_as_field *_ret, _each_in_t __reg_read_as_field__each_init, _each_in_t __reg_read_as_field__get_fields, bool __reg_read_as_field__is_read_only, bool __reg_read_as_field__le_byte_order, char const *(*__reg_read_as_field__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t __reg_read_as_field__read_fields, _each_in_t __reg_read_as_field__set_fields, _each_in_t __reg_read_as_field__write_fields, uint8 __reg_read_as_field_bitsize, _each_in_t __reg_read_as_field_fields, uint64 (*__reg_read_as_field_get)(odecam_pci_device_t *arg0, _get arg1), void  (*__reg_read_as_field_init)(odecam_pci_device_t *arg0, init arg1), uint64 __reg_read_as_field_init_val, bool __reg_read_as_field_mapped, char const *__reg_read_as_field_name, uint64 __reg_read_as_field_offset, uint64 (*__reg_read_as_field_read_field)(odecam_pci_device_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*__reg_read_as_field_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*__reg_read_as_field_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *__reg_read_as_field_shown_desc, uint32 __reg_read_as_field_val, void  (*__reg_read_as_field_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_read_as_field_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_read_field(&_ret->read_field, __reg_read_as_field_read_field);
    _tinit_register(&_ret->_register, __reg_read_as_field__each_init, __reg_read_as_field__get_fields, __reg_read_as_field__is_read_only, __reg_read_as_field__le_byte_order, __reg_read_as_field__qname, __reg_read_as_field__read_fields, __reg_read_as_field__set_fields, __reg_read_as_field__write_fields, __reg_read_as_field_bitsize, __reg_read_as_field_fields, __reg_read_as_field_get, __reg_read_as_field_init, __reg_read_as_field_init_val, __reg_read_as_field_mapped, __reg_read_as_field_name, __reg_read_as_field_offset, _DML_TM__reg_read_as_field__read_register, __reg_read_as_field_read_unmapped_bits, __reg_read_as_field_set, __reg_read_as_field_shown_desc, __reg_read_as_field_val, __reg_read_as_field_write_register, __reg_read_as_field_write_unmapped_bits);
}
static void
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void
_tinit__reg_write_as_field(struct __reg_write_as_field *_ret, _each_in_t __reg_write_as_field__each_init, _each_in_t __reg_write_as_field__get_fields, bool __reg_write_as_field__is_read_only, bool __reg_write_as_field__le_byte_order, char const *(*__reg_write_as_field__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t __reg_write_as_field__read_fields, _each_in_t __reg_write_as_field__set_fields, _each_in_t __reg_write_as_field__write_fields, uint8 __reg_write_as_field_bitsize, _each_in_t __reg_write_as_field_fields, uint64 (*__reg_write_as_field_get)(odecam_pci_device_t *arg0, _get arg1), void  (*__reg_write_as_field_init)(odecam_pci_device_t *arg0, init arg1), uint64 __reg_write_as_field_init_val, bool __reg_write_as_field_mapped, char const *__reg_write_as_field_name, uint64 __reg_write_as_field_offset, uint64 (*__reg_write_as_field_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*__reg_write_as_field_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*__reg_write_as_field_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *__reg_write_as_field_shown_desc, uint32 __reg_write_as_field_val, void  (*__reg_write_as_field_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_write_as_field_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, __reg_write_as_field__each_init, __reg_write_as_field__get_fields, __reg_write_as_field__is_read_only, __reg_write_as_field__le_byte_order, __reg_write_as_field__qname, __reg_write_as_field__read_fields, __reg_write_as_field__set_fields, __reg_write_as_field__write_fields, __reg_write_as_field_bitsize, __reg_write_as_field_fields, __reg_write_as_field_get, __reg_write_as_field_init, __reg_write_as_field_init_val, __reg_write_as_field_mapped, __reg_write_as_field_name, __reg_write_as_field_offset, __reg_write_as_field_read_register, __reg_write_as_field_read_unmapped_bits, __reg_write_as_field_set, __reg_write_as_field_shown_desc, __reg_write_as_field_val, _DML_TM__reg_write_as_field__write_register, __reg_write_as_field_write_unmapped_bits);
    _tinit_write_field(&_ret->write_field, __reg_write_as_field_write_field);
}
static void
_tinit_read_zero(struct _read_zero *_ret, uint64 (*_read_zero_read_field)(odecam_pci_device_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit_read_field(&_ret->read_field, _read_zero_read_field);
}
static void
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(odecam_pci_device_t *arg0, get_val arg1), void  (*_write__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_write_get_val)(odecam_pci_device_t *arg0, get_val arg1), void  (*_write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register(odecam_pci_device_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static char const *
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__qname, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register._qname).trait)->_reg_read_as_field._register._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register(odecam_pci_device_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, read_zero.read_field).trait)->_reg_read_as_field.read_field;
    return ((struct _read_field *) _read_field.trait)->read_field(_dev, _read_field, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field)(odecam_pci_device_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register___qname___qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits);
    _tinit_read_zero(&_ret->read_zero, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write);
}
static void
_tinit_unmapped(struct _unmapped *_ret, _each_in_t _unmapped__each_init, _each_in_t _unmapped__get_fields, bool _unmapped__is_read_only, bool _unmapped__le_byte_order, char const *(*_unmapped__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _unmapped__read_fields, _each_in_t _unmapped__set_fields, _each_in_t _unmapped__write_fields, uint8 _unmapped_bitsize, _each_in_t _unmapped_fields, uint64 (*_unmapped_get)(odecam_pci_device_t *arg0, _get arg1), void  (*_unmapped_init)(odecam_pci_device_t *arg0, init arg1), uint64 _unmapped_init_val, bool _unmapped_mapped, char const *_unmapped_name, uint64 _unmapped_offset, uint64 (*_unmapped_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_unmapped_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_unmapped_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_unmapped_shown_desc, uint32 _unmapped_val, void  (*_unmapped_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_unmapped_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _unmapped__each_init, _unmapped__get_fields, _unmapped__is_read_only, _unmapped__le_byte_order, _unmapped__qname, _unmapped__read_fields, _unmapped__set_fields, _unmapped__write_fields, _unmapped_bitsize, _unmapped_fields, _unmapped_get, _unmapped_init, _unmapped_init_val, _unmapped_mapped, _unmapped_name, _unmapped_offset, _unmapped_read_register, _unmapped_read_unmapped_bits, _unmapped_set, _unmapped_shown_desc, _unmapped_val, _unmapped_write_register, _unmapped_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset);
    _tinit_unmapped(&_ret->unmapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__qname, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset__register__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset__register_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__qname, ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits);
}
static void
_tinit__reg_or_field(struct __reg_or_field *_ret, bool __reg_or_field_is_register)
{
    *_ret = (struct __reg_or_field){
        .is_register = __reg_or_field_is_register,
        };
}
static void
_tinit_power_on_reset(struct _power_on_reset *_ret, void  (*_power_on_reset__default_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), _each_in_t _power_on_reset__each_power_on_reset, void  (*_power_on_reset_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1))
{
    *_ret = (struct _power_on_reset){
        ._default_power_on_reset = _power_on_reset__default_power_on_reset == NULL ? _DML_TM_power_on_reset___default_power_on_reset : _power_on_reset__default_power_on_reset,
        .power_on_reset = _power_on_reset_power_on_reset == NULL ? _DML_TM_power_on_reset__power_on_reset : _power_on_reset_power_on_reset,
        ._each_power_on_reset = _power_on_reset__each_power_on_reset,
        };
}
static void
_tinit_no_reset(struct _no_reset *_ret, void  (*_no_reset__default_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*_no_reset__default_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), void  (*_no_reset__default_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), _each_in_t _no_reset__each_hard_reset, _each_in_t _no_reset__each_power_on_reset, _each_in_t _no_reset__each_soft_reset, void  (*_no_reset_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*_no_reset_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), void  (*_no_reset_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _no_reset__default_hard_reset, _no_reset__each_hard_reset, _no_reset_hard_reset == NULL ? _DML_TM_no_reset__hard_reset : _no_reset_hard_reset);
    _tinit_power_on_reset(&_ret->power_on_reset, _no_reset__default_power_on_reset, _no_reset__each_power_on_reset, _no_reset_power_on_reset == NULL ? _DML_TM_no_reset__power_on_reset : _no_reset_power_on_reset);
    _tinit_soft_reset(&_ret->_soft_reset, _no_reset__default_soft_reset, _no_reset__each_soft_reset, _no_reset_soft_reset == NULL ? _DML_TM_no_reset__soft_reset : _no_reset_soft_reset);
}
static void
_tinit_constant(struct _constant *_ret, uint64 (*_constant__default_get)(odecam_pci_device_t *arg0, get_val arg1), void  (*_constant__default_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*_constant__default_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), void  (*_constant__default_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), _each_in_t _constant__each_hard_reset, _each_in_t _constant__each_power_on_reset, _each_in_t _constant__each_soft_reset, char const *(*_constant__qname)(odecam_pci_device_t *arg0, _qname arg1), uint64 (*_constant_get_val)(odecam_pci_device_t *arg0, get_val arg1), void  (*_constant_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), bool _constant_is_register, void  (*_constant_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), void  (*_constant_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit__qname(&_ret->_qname, _constant__qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _constant_is_register);
    _tinit_get_val(&_ret->get_val, _constant__default_get, _constant_get_val);
    _tinit_no_reset(&_ret->no_reset, _constant__default_hard_reset, _constant__default_power_on_reset, _constant__default_soft_reset, _constant__each_hard_reset, _constant__each_power_on_reset, _constant__each_soft_reset, _constant_hard_reset, _constant_power_on_reset, _constant_soft_reset);
    _tinit_write_field(&_ret->write_field, _DML_TM_constant__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset._hard_reset).trait)->constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset._soft_reset).trait)->constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field.write_field).trait)->constant.write_field;
    _DML_TM_constant__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static char const *
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__qname, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant._qname).trait)->_reg_write_as_field._register._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *_ret, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset)(odecam_pci_device_t *arg0, power_on_reset arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits);
    _tinit_constant(&_ret->constant, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant___qname___qname, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj_read_only_custom_write__write___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct _read_only_custom_write *) DOWNCAST(__get, read_only_custom_write, __write._get).trait)->_register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct _read_only_custom_write *) DOWNCAST(__set, read_only_custom_write, __write._set).trait)->_register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj_read_only_custom_write__write___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void
_tinit_read_only_custom_write(struct _read_only_custom_write *_ret, _each_in_t _read_only_custom_write__each_init, _each_in_t _read_only_custom_write__get_fields, bool _read_only_custom_write__is_read_only, bool _read_only_custom_write__le_byte_order, char const *(*_read_only_custom_write__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _read_only_custom_write__read_fields, _each_in_t _read_only_custom_write__set_fields, _each_in_t _read_only_custom_write__write_fields, uint8 _read_only_custom_write_bitsize, _each_in_t _read_only_custom_write_fields, uint64 (*_read_only_custom_write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*_read_only_custom_write_init)(odecam_pci_device_t *arg0, init arg1), uint64 _read_only_custom_write_init_val, bool _read_only_custom_write_mapped, char const *_read_only_custom_write_name, uint64 _read_only_custom_write_offset, uint64 (*_read_only_custom_write_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_read_only_custom_write_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*_read_only_custom_write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_read_only_custom_write_shown_desc, uint32 _read_only_custom_write_val, void  (*_read_only_custom_write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2), void  (*_read_only_custom_write_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_read_only_custom_write_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _read_only_custom_write__each_init, _read_only_custom_write__get_fields, _read_only_custom_write__is_read_only, _read_only_custom_write__le_byte_order, _read_only_custom_write__qname, _read_only_custom_write__read_fields, _read_only_custom_write__set_fields, _read_only_custom_write__write_fields, _read_only_custom_write_bitsize, _read_only_custom_write_fields, _read_only_custom_write_get, _read_only_custom_write_init, _read_only_custom_write_init_val, _read_only_custom_write_mapped, _read_only_custom_write_name, _read_only_custom_write_offset, _read_only_custom_write_read_register, _read_only_custom_write_read_unmapped_bits, _read_only_custom_write_set, _read_only_custom_write_shown_desc, _read_only_custom_write_val, _read_only_custom_write_write_register, _read_only_custom_write_write_unmapped_bits);
    _tinit_write(&_ret->__write, __adj_read_only_custom_write__write___get__get_val___default_get, __adj_read_only_custom_write__write___set__set_val___default_set, _read_only_custom_write_get == NULL ? NULL : __adj_read_only_custom_write__write___get__get, __adj_read_only_custom_write__write___get__get_val__get_val, _read_only_custom_write_set == NULL ? NULL : __adj_read_only_custom_write__write___set__set, __adj_read_only_custom_write__write___set__set_val__set_val, _read_only_custom_write_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field.write_field).trait)->read_only_custom_write.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static char const *
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__qname, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register._qname).trait)->_reg_write_as_field._register._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.get._get).trait)->_reg_write_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register(odecam_pci_device_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.read_register).trait)->_reg_write_as_field._register.read_register;
    return ((struct _read_register *) _read_register.trait)->read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.set._set).trait)->_reg_write_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register(odecam_pci_device_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits(odecam_pci_device_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits);
    _tinit_read_only_custom_write(&_ret->read_only_custom_write, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register___qname___qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_hard_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *_ret, field ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map)(odecam_pci_device_t *arg0, base_address arg1), uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, _pci_config_generic_command_reg ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, int64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, char const *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, bool ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, char const *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, _pci_config_generic ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize)(odecam_pci_device_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object)(odecam_pci_device_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target)(odecam_pci_device_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map)(odecam_pci_device_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping)(odecam_pci_device_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset);
    _tinit_base_address(&_ret->base_address, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__qname, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits);
}
static void
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(odecam_pci_device_t *arg0, get_val arg1), uint64 (*_read_get)(odecam_pci_device_t *arg0, _get arg1), uint64 (*_read_get_val)(odecam_pci_device_t *arg0, get_val arg1), uint64 (*_read_read)(odecam_pci_device_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___reg_read_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___reg_read_as_field__read_field__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, __read._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_read)(odecam_pci_device_t *arg0, __read arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_write_register)(odecam_pci_device_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read___reg_read_as_field__read_field__read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_write_unmapped_bits);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_read);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get).trait)->_reg_write_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._get.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set).trait)->_reg_write_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, __write._set.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write_unmapped_bits);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_write);
}
static void
_tinit_read_only(struct _read_only *_ret, uint64 (*_read_only__default_get)(odecam_pci_device_t *arg0, get_val arg1), char const *(*_read_only__qname)(odecam_pci_device_t *arg0, _qname arg1), uint64 (*_read_only_get_val)(odecam_pci_device_t *arg0, get_val arg1), bool _read_only_is_register)
{
    _tinit__qname(&_ret->_qname, _read_only__qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _read_only_is_register);
    _tinit_get_val(&_ret->get_val, _read_only__default_get, _read_only_get_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_read_only__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__register__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field.write_field).trait)->read_only.write_field;
    _DML_TM_read_only__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, read_only.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static char const *
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(__qname, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, read_only._qname).trait)->_reg_write_as_field._register._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, read_only.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_soft_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__get_fields, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__is_read_only, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__le_byte_order, char const *(*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__set_fields, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__write_fields, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_bitsize, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_is_register, bool ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_mapped, char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_name, uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_register)(odecam_pci_device_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, void  *arg3), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_val, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_write_unmapped_bits)(odecam_pci_device_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__qname, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_write_unmapped_bits);
    _tinit_read_only(&_ret->read_only, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only___qname___qname, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only__read_only__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_is_register);
}
static void
_tinit_post_init(struct _post_init *_ret, _each_in_t _post_init__each_post_init, void  (*_post_init_post_init)(odecam_pci_device_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void
_tinit_device(struct _device *_ret, _each_in_t _device__each_init, _each_in_t _device__each_post_init, void  (*_device_init)(odecam_pci_device_t *arg0, init arg1), char const *_device_name, void  (*_device_post_init)(odecam_pci_device_t *arg0, post_init arg1))
{
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void
_tinit__lsb(struct __lsb *_ret, uint8 __lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void
_tinit__read_field(struct __read_field *_ret, uint8 __read_field_bitsize, uint8 __read_field_lsb, uint64 (*__read_field_read_field)(odecam_pci_device_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void
_tinit__write_field(struct __write_field *_ret, uint8 __write_field_bitsize, uint8 __write_field_lsb, void  (*__write_field_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void
_tinit_field(struct _field *_ret, _each_in_t _field__each_init, uint8 _field_bitsize, uint64 (*_field_get)(odecam_pci_device_t *arg0, _get arg1), void  (*_field_init)(odecam_pci_device_t *arg0, init arg1), uint64 _field_init_val, uint8 _field_lsb, char const *_field_name, _register _field_reg, void  (*_field_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read)(odecam_pci_device_t *arg0, __read arg1), _register ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write);
}
static void
_tinit_ignore_write(struct _ignore_write *_ret, void  (*_ignore_write_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_write_field(&_ret->write_field, _ignore_write_write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, _register ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void
_tinit__set_field(struct __set_field *_ret, void  (*__set_field__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), uint8 __set_field_bitsize, uint8 __set_field_lsb, void  (*__set_field_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), void  (*__set_field_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__bitsize(&_ret->_bitsize, __set_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __set_field_lsb);
    _tinit_set(&_ret->set, __set_field__default_set, __set_field_set, __set_field_set_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, _register ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field)(odecam_pci_device_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset);
    _tinit__set_field(&_ret->_set_field, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void
_tinit__pci_config_generic_command_reg(struct __pci_config_generic_command_reg *_ret, field __pci_config_generic_command_reg__fb, field __pci_config_generic_command_reg__id, field __pci_config_generic_command_reg__io, field __pci_config_generic_command_reg__m, field __pci_config_generic_command_reg__mem, field __pci_config_generic_command_reg__mwi, field __pci_config_generic_command_reg__pe, field __pci_config_generic_command_reg__sc, field __pci_config_generic_command_reg__se, field __pci_config_generic_command_reg__vga, field __pci_config_generic_command_reg__wc)
{
    *_ret = (struct __pci_config_generic_command_reg){
        ._fb = __pci_config_generic_command_reg__fb,
        ._id = __pci_config_generic_command_reg__id,
        ._io = __pci_config_generic_command_reg__io,
        ._m = __pci_config_generic_command_reg__m,
        ._mem = __pci_config_generic_command_reg__mem,
        ._mwi = __pci_config_generic_command_reg__mwi,
        ._pe = __pci_config_generic_command_reg__pe,
        ._sc = __pci_config_generic_command_reg__sc,
        ._se = __pci_config_generic_command_reg__se,
        ._vga = __pci_config_generic_command_reg__vga,
        ._wc = __pci_config_generic_command_reg__wc,
        };
}
static void
_tinit__pci_config_type_0(struct __pci_config_type_0 *_ret)
{
}
static void
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_t _bank__each_register, bool (*_bank__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _bank__le_byte_order, uint32 _bank__num_mapped_regs, char const *(*_bank__qname)(odecam_pci_device_t *arg0, _qname arg1), uint32 _bank__reginfo_cache, uint32 _bank__reginfo_cache_size, uint32 _bank__sorted_regs, bool _bank_be_bitorder, bool (*_bank_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const *_bank_name, bool _bank_overlapping, bool _bank_partial, bool (*_bank_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_bank_shown_desc, exception_type_t (*_bank_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool _bank_use_io_memory, bool (*_bank_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._num_mapped_regs = _bank__num_mapped_regs,
        ._reginfo_cache = _bank__reginfo_cache,
        ._reginfo_cache_size = _bank__reginfo_cache_size,
        ._sorted_regs = _bank__sorted_regs,
        };
    _tinit__qname(&_ret->_qname, _bank__qname);
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void
_tinit_miss_pattern_bank(struct _miss_pattern_bank *_ret, uint32 _miss_pattern_bank__after_read_callbacks, uint32 _miss_pattern_bank__after_write_callbacks, uint32 _miss_pattern_bank__before_read_callbacks, uint32 _miss_pattern_bank__before_write_callbacks, uint32 _miss_pattern_bank__cached_bank_obj, uint32 _miss_pattern_bank__connections, _each_in_t _miss_pattern_bank__each_register, bool (*_miss_pattern_bank__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _miss_pattern_bank__le_byte_order, uint32 _miss_pattern_bank__num_mapped_regs, char const *(*_miss_pattern_bank__qname)(odecam_pci_device_t *arg0, _qname arg1), uint32 _miss_pattern_bank__reginfo_cache, uint32 _miss_pattern_bank__reginfo_cache_size, uint32 _miss_pattern_bank__sorted_regs, bool _miss_pattern_bank_be_bitorder, bool (*_miss_pattern_bank_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 _miss_pattern_bank_miss_pattern, char const *_miss_pattern_bank_name, bool _miss_pattern_bank_overlapping, bool _miss_pattern_bank_partial, bool (*_miss_pattern_bank_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_miss_pattern_bank_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_miss_pattern_bank_shown_desc, exception_type_t (*_miss_pattern_bank_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool _miss_pattern_bank_use_io_memory, bool (*_miss_pattern_bank_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _miss_pattern_bank){
        .miss_pattern = _miss_pattern_bank_miss_pattern,
        };
    _tinit_bank(&_ret->bank, _miss_pattern_bank__after_read_callbacks, _miss_pattern_bank__after_write_callbacks, _miss_pattern_bank__before_read_callbacks, _miss_pattern_bank__before_write_callbacks, _miss_pattern_bank__cached_bank_obj, _miss_pattern_bank__connections, _miss_pattern_bank__each_register, _miss_pattern_bank__get_register, _miss_pattern_bank__le_byte_order, _miss_pattern_bank__num_mapped_regs, _miss_pattern_bank__qname, _miss_pattern_bank__reginfo_cache, _miss_pattern_bank__reginfo_cache_size, _miss_pattern_bank__sorted_regs, _miss_pattern_bank_be_bitorder, _miss_pattern_bank_get, _miss_pattern_bank_io_memory_access, _miss_pattern_bank_name, _miss_pattern_bank_overlapping, _miss_pattern_bank_partial, _miss_pattern_bank_read, _miss_pattern_bank_set, _miss_pattern_bank_shown_desc, _miss_pattern_bank_transaction_access, _DML_TM_miss_pattern_bank__unmapped_get, _DML_TM_miss_pattern_bank__unmapped_read, _DML_TM_miss_pattern_bank__unmapped_write, _miss_pattern_bank_use_io_memory, _miss_pattern_bank_write);
}
static void
_tinit_rbar_capable_bank(struct _rbar_capable_bank *_ret, uint32 _rbar_capable_bank__after_read_callbacks, uint32 _rbar_capable_bank__after_write_callbacks, uint32 _rbar_capable_bank__before_read_callbacks, uint32 _rbar_capable_bank__before_write_callbacks, uint32 _rbar_capable_bank__cached_bank_obj, uint32 _rbar_capable_bank__connections, _each_in_t _rbar_capable_bank__each_register, bool (*_rbar_capable_bank__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _rbar_capable_bank__le_byte_order, uint32 _rbar_capable_bank__num_mapped_regs, char const *(*_rbar_capable_bank__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _rbar_capable_bank__rbar_control, uint32 _rbar_capable_bank__reginfo_cache, uint32 _rbar_capable_bank__reginfo_cache_size, uint32 _rbar_capable_bank__sorted_regs, bool _rbar_capable_bank_be_bitorder, bool (*_rbar_capable_bank_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const *_rbar_capable_bank_name, bool _rbar_capable_bank_overlapping, bool _rbar_capable_bank_partial, bool (*_rbar_capable_bank_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_rbar_capable_bank_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_rbar_capable_bank_shown_desc, exception_type_t (*_rbar_capable_bank_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_rbar_capable_bank_unmapped_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_unmapped_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_rbar_capable_bank_unmapped_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool _rbar_capable_bank_use_io_memory, bool (*_rbar_capable_bank_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _rbar_capable_bank){
        ._rbar_control = _rbar_capable_bank__rbar_control,
        };
    _tinit_bank(&_ret->bank, _rbar_capable_bank__after_read_callbacks, _rbar_capable_bank__after_write_callbacks, _rbar_capable_bank__before_read_callbacks, _rbar_capable_bank__before_write_callbacks, _rbar_capable_bank__cached_bank_obj, _rbar_capable_bank__connections, _rbar_capable_bank__each_register, _rbar_capable_bank__get_register, _rbar_capable_bank__le_byte_order, _rbar_capable_bank__num_mapped_regs, _rbar_capable_bank__qname, _rbar_capable_bank__reginfo_cache, _rbar_capable_bank__reginfo_cache_size, _rbar_capable_bank__sorted_regs, _rbar_capable_bank_be_bitorder, _rbar_capable_bank_get, _rbar_capable_bank_io_memory_access, _rbar_capable_bank_name, _rbar_capable_bank_overlapping, _rbar_capable_bank_partial, _rbar_capable_bank_read, _rbar_capable_bank_set, _rbar_capable_bank_shown_desc, _rbar_capable_bank_transaction_access, _rbar_capable_bank_unmapped_get, _rbar_capable_bank_unmapped_read, _rbar_capable_bank_unmapped_write, _rbar_capable_bank_use_io_memory, _rbar_capable_bank_write);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank___get_register(odecam_pci_device_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static char const *
__adj__pci_config_generic__rbar_capable_bank__bank___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct __pci_config_generic *) DOWNCAST(__qname, _pci_config_generic, rbar_capable_bank.bank._qname).trait)->miss_pattern_bank.bank._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access(odecam_pci_device_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj__pci_config_generic__rbar_capable_bank__bank__set(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj__pci_config_generic__rbar_capable_bank__bank__transaction_access(odecam_pci_device_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void
_tinit__pci_config_generic(struct __pci_config_generic *_ret, uint32 __pci_config_generic__after_read_callbacks, uint32 __pci_config_generic__after_write_callbacks, uint32 __pci_config_generic__before_read_callbacks, uint32 __pci_config_generic__before_write_callbacks, uint32 __pci_config_generic__cached_bank_obj, uint32 __pci_config_generic__connections, _each_in_t __pci_config_generic__each_register, bool (*__pci_config_generic__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool __pci_config_generic__le_byte_order, uint32 __pci_config_generic__num_mapped_regs, char const *(*__pci_config_generic__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t __pci_config_generic__rbar_control, uint32 __pci_config_generic__reginfo_cache, uint32 __pci_config_generic__reginfo_cache_size, uint32 __pci_config_generic__sorted_regs, bool __pci_config_generic_be_bitorder, bool (*__pci_config_generic_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*__pci_config_generic_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 __pci_config_generic_miss_pattern, char const *__pci_config_generic_name, bool __pci_config_generic_overlapping, bool __pci_config_generic_partial, bool (*__pci_config_generic_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*__pci_config_generic_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *__pci_config_generic_shown_desc, exception_type_t (*__pci_config_generic_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool __pci_config_generic_use_io_memory, bool (*__pci_config_generic_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_miss_pattern_bank(&_ret->miss_pattern_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register, __pci_config_generic__le_byte_order, __pci_config_generic__num_mapped_regs, __pci_config_generic__qname, __pci_config_generic__reginfo_cache, __pci_config_generic__reginfo_cache_size, __pci_config_generic__sorted_regs, __pci_config_generic_be_bitorder, __pci_config_generic_get, __pci_config_generic_io_memory_access, __pci_config_generic_miss_pattern, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read, __pci_config_generic_set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access, __pci_config_generic_use_io_memory, __pci_config_generic_write);
    _tinit_rbar_capable_bank(&_ret->rbar_capable_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank___get_register, __pci_config_generic__le_byte_order, __pci_config_generic__num_mapped_regs, __adj__pci_config_generic__rbar_capable_bank__bank___qname___qname, __pci_config_generic__rbar_control, __pci_config_generic__reginfo_cache, __pci_config_generic__reginfo_cache_size, __pci_config_generic__sorted_regs, __pci_config_generic_be_bitorder, __pci_config_generic_get == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__get, __pci_config_generic_io_memory_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__read, __pci_config_generic_set == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__transaction_access, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write, __pci_config_generic_use_io_memory, __pci_config_generic_write == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__write);
}
static void
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _function_mapped_bank__le_byte_order, uint32 _function_mapped_bank__num_mapped_regs, char const *(*_function_mapped_bank__qname)(odecam_pci_device_t *arg0, _qname arg1), uint32 _function_mapped_bank__reginfo_cache, uint32 _function_mapped_bank__reginfo_cache_size, uint32 _function_mapped_bank__sorted_regs, bool _function_mapped_bank_be_bitorder, int _function_mapped_bank_function, bool (*_function_mapped_bank_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const *_function_mapped_bank_name, bool _function_mapped_bank_overlapping, bool _function_mapped_bank_partial, bool (*_function_mapped_bank_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool _function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__num_mapped_regs, _function_mapped_bank__qname, _function_mapped_bank__reginfo_cache, _function_mapped_bank__reginfo_cache_size, _function_mapped_bank__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank___get_register(odecam_pci_device_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static char const *
__adj_pci_config_generic__function_mapped_bank__bank___qname___qname(odecam_pci_device_t *_dev, _qname __qname)
{
    __qname.trait = &((struct _pci_config_generic *) DOWNCAST(__qname, pci_config_generic, function_mapped_bank.bank._qname).trait)->_pci_config_generic.miss_pattern_bank.bank._qname;
    return ((struct __qname *) __qname.trait)->_qname(_dev, __qname);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__io_memory_access(odecam_pci_device_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj_pci_config_generic__function_mapped_bank__bank__set(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj_pci_config_generic__function_mapped_bank__bank__transaction_access(odecam_pci_device_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_get(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_read(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__write(odecam_pci_device_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void
_tinit_pci_config_generic(struct _pci_config_generic *_ret, uint32 _pci_config_generic__after_read_callbacks, uint32 _pci_config_generic__after_write_callbacks, uint32 _pci_config_generic__before_read_callbacks, uint32 _pci_config_generic__before_write_callbacks, uint32 _pci_config_generic__cached_bank_obj, uint32 _pci_config_generic__connections, _each_in_t _pci_config_generic__each_register, bool (*_pci_config_generic__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _pci_config_generic__le_byte_order, uint32 _pci_config_generic__num_mapped_regs, char const *(*_pci_config_generic__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _pci_config_generic__rbar_control, uint32 _pci_config_generic__reginfo_cache, uint32 _pci_config_generic__reginfo_cache_size, uint32 _pci_config_generic__sorted_regs, bool _pci_config_generic_be_bitorder, int _pci_config_generic_function, bool (*_pci_config_generic_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_generic_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 _pci_config_generic_miss_pattern, char const *_pci_config_generic_name, bool _pci_config_generic_overlapping, bool _pci_config_generic_partial, bool (*_pci_config_generic_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_generic_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_pci_config_generic_shown_desc, exception_type_t (*_pci_config_generic_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool _pci_config_generic_use_io_memory, bool (*_pci_config_generic_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_generic(&_ret->_pci_config_generic, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register, _pci_config_generic__le_byte_order, _pci_config_generic__num_mapped_regs, _pci_config_generic__qname, _pci_config_generic__rbar_control, _pci_config_generic__reginfo_cache, _pci_config_generic__reginfo_cache_size, _pci_config_generic__sorted_regs, _pci_config_generic_be_bitorder, _pci_config_generic_get, _pci_config_generic_io_memory_access, _pci_config_generic_miss_pattern, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read, _pci_config_generic_set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access, _pci_config_generic_use_io_memory, _pci_config_generic_write);
    _tinit_function_mapped_bank(&_ret->function_mapped_bank, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank___get_register, _pci_config_generic__le_byte_order, _pci_config_generic__num_mapped_regs, __adj_pci_config_generic__function_mapped_bank__bank___qname___qname, _pci_config_generic__reginfo_cache, _pci_config_generic__reginfo_cache_size, _pci_config_generic__sorted_regs, _pci_config_generic_be_bitorder, _pci_config_generic_function, _pci_config_generic_get == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__get, _pci_config_generic_io_memory_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__io_memory_access, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__read, _pci_config_generic_set == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__transaction_access, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_get, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_read, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_write, _pci_config_generic_use_io_memory, _pci_config_generic_write == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__write);
}
static void
_tinit_pci_config_type_0(struct _pci_config_type_0 *_ret, uint32 _pci_config_type_0__after_read_callbacks, uint32 _pci_config_type_0__after_write_callbacks, uint32 _pci_config_type_0__before_read_callbacks, uint32 _pci_config_type_0__before_write_callbacks, uint32 _pci_config_type_0__cached_bank_obj, uint32 _pci_config_type_0__connections, _each_in_t _pci_config_type_0__each_register, bool (*_pci_config_type_0__get_register)(odecam_pci_device_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool _pci_config_type_0__le_byte_order, uint32 _pci_config_type_0__num_mapped_regs, char const *(*_pci_config_type_0__qname)(odecam_pci_device_t *arg0, _qname arg1), _each_in_t _pci_config_type_0__rbar_control, uint32 _pci_config_type_0__reginfo_cache, uint32 _pci_config_type_0__reginfo_cache_size, uint32 _pci_config_type_0__sorted_regs, bool _pci_config_type_0_be_bitorder, int _pci_config_type_0_function, bool (*_pci_config_type_0_get)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_type_0_io_memory_access)(odecam_pci_device_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 _pci_config_type_0_miss_pattern, char const *_pci_config_type_0_name, bool _pci_config_type_0_overlapping, bool _pci_config_type_0_partial, bool (*_pci_config_type_0_read)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_type_0_set)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const *_pci_config_type_0_shown_desc, exception_type_t (*_pci_config_type_0_transaction_access)(odecam_pci_device_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool _pci_config_type_0_use_io_memory, bool (*_pci_config_type_0_write)(odecam_pci_device_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_type_0(&_ret->_pci_config_type_0);
    _tinit_pci_config_generic(&_ret->pci_config_generic, _pci_config_type_0__after_read_callbacks, _pci_config_type_0__after_write_callbacks, _pci_config_type_0__before_read_callbacks, _pci_config_type_0__before_write_callbacks, _pci_config_type_0__cached_bank_obj, _pci_config_type_0__connections, _pci_config_type_0__each_register, _pci_config_type_0__get_register, _pci_config_type_0__le_byte_order, _pci_config_type_0__num_mapped_regs, _pci_config_type_0__qname, _pci_config_type_0__rbar_control, _pci_config_type_0__reginfo_cache, _pci_config_type_0__reginfo_cache_size, _pci_config_type_0__sorted_regs, _pci_config_type_0_be_bitorder, _pci_config_type_0_function, _pci_config_type_0_get, _pci_config_type_0_io_memory_access, _pci_config_type_0_miss_pattern, _pci_config_type_0_name, _pci_config_type_0_overlapping, _pci_config_type_0_partial, _pci_config_type_0_read, _pci_config_type_0_set, _pci_config_type_0_shown_desc, _pci_config_type_0_transaction_access, _pci_config_type_0_use_io_memory, _pci_config_type_0_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__field_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset__field_name, _register ___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__field_get, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset__field_name, ___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, ___implicit__init_val_hard_reset___init_val_soft_reset__field_set, ___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get(odecam_pci_device_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, _register ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write)(odecam_pci_device_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write);
}
static void
_tinit__simple_write(struct __simple_write *_ret, uint64 (*__simple_write__default_get)(odecam_pci_device_t *arg0, get_val arg1), void  (*__simple_write__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), uint64 (*__simple_write_get_val)(odecam_pci_device_t *arg0, get_val arg1), void  (*__simple_write_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit_get_val(&_ret->get_val, __simple_write__default_get, __simple_write_get_val);
    _tinit_set_val(&_ret->set_val, __simple_write__default_set, __simple_write_set_val);
}
static void
_tinit_write_1_clears(struct _write_1_clears *_ret, uint64 (*_write_1_clears__default_get)(odecam_pci_device_t *arg0, get_val arg1), void  (*_write_1_clears__default_set)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_1_clears_get_val)(odecam_pci_device_t *arg0, get_val arg1), void  (*_write_1_clears_set_val)(odecam_pci_device_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__simple_write(&_ret->_simple_write, _write_1_clears__default_get, _write_1_clears__default_set, _write_1_clears_get_val, _write_1_clears_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write_1_clears__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init(odecam_pci_device_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field.write_field).trait)->write_1_clears.write_field;
    _DML_TM_write_1_clears__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init(odecam_pci_device_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val(odecam_pci_device_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val(odecam_pci_device_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *_ret, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, _each_in_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get)(odecam_pci_device_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init)(odecam_pci_device_t *arg0, init arg1), uint64 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, uint8 ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, _register ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set)(odecam_pci_device_t *arg0, _set arg1, uint64 arg2), char const *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc);
    _tinit_write_1_clears(&_ret->write_1_clears, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val);
}
static void
_tinit_sreset(struct _sreset *_ret, void  (*_sreset__default_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1), _each_in_t _sreset__each_soft_reset, void  (*_sreset_soft_reset)(odecam_pci_device_t *arg0, _soft_reset arg1))
{
    _tinit_soft_reset(&_ret->_soft_reset, _sreset__default_soft_reset, _sreset__each_soft_reset, _sreset_soft_reset);
}
static void
_tinit_hreset(struct _hreset *_ret, void  (*_hreset__default_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1), _each_in_t _hreset__each_hard_reset, void  (*_hreset_hard_reset)(odecam_pci_device_t *arg0, _hard_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _hreset__default_hard_reset, _hreset__each_hard_reset, _hreset_hard_reset);
}
static void  init__trampoline_from_init(odecam_pci_device_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(odecam_pci_device_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static char const *pci_config___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config___qname(_dev);
}
static exception_type_t pci_config__transaction_access__trampoline_from_bank(odecam_pci_device_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_pci_config__transaction_access(_dev, t, offset, aux);
}
static char const *pci_config__base_address_0___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__base_address_0___qname(_dev);
}
static void  pci_config__base_address_0__base__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__base_address_0__base__write(_dev, value);
}
static uint64 pci_config__base_address_0__base__read__trampoline_from_read(odecam_pci_device_t *_dev, __read ___read)
{
    return _DML_M_pci_config__base_address_0__base__read(_dev);
}
static void  pci_config__base_address_0__p__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__p__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_0__s__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__s__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_0__type__set__trampoline_from__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__base_address_0__type__set(_dev, value);
}
static void  pci_config__base_address_0__type__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__type__write_field(_dev, value, enabled_bits, aux);
}
static uint64 pci_config__bist__read_field__trampoline_from_read_field(odecam_pci_device_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_pci_config__bist__read_field(_dev, enabled_bits, aux);
}
static void  pci_config__bist__set__trampoline_from__set(odecam_pci_device_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__bist__set(_dev, value);
}
static void  pci_config__bist__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__bist__write(_dev, value);
}
static char const *pci_config__bist___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__bist___qname(_dev);
}
static char const *pci_config__bus_address___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__bus_address___qname(_dev);
}
static char const *pci_config__cache_line_size___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__cache_line_size___qname(_dev);
}
static char const *pci_config__capabilities_ptr___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__capabilities_ptr___qname(_dev);
}
static void  pci_config__cardbus_cis_ptr__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__cardbus_cis_ptr__write(_dev, value);
}
static char const *pci_config__cardbus_cis_ptr___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__cardbus_cis_ptr___qname(_dev);
}
static void  pci_config__class_code__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__class_code__write(_dev, value);
}
static char const *pci_config__class_code___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__class_code___qname(_dev);
}
static char const *pci_config__command___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__command___qname(_dev);
}
static void  pci_config__command__id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__command__id__write(_dev, value);
}
static void  pci_config__command__io__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__io__write(_dev, enable);
}
static void  pci_config__command__m__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__m__write(_dev, enable);
}
static void  pci_config__command__mem__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__mem__write(_dev, enable);
}
static void  pci_config__device_id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__device_id__write(_dev, value);
}
static char const *pci_config__device_id___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__device_id___qname(_dev);
}
static int pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address(odecam_pci_device_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(_dev);
}
static char const *pci_config__expansion_rom_base___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__expansion_rom_base___qname(_dev);
}
static conf_object_t *pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address(odecam_pci_device_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_object(_dev);
}
static void  pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address(odecam_pci_device_t *_dev, base_address _base_address)
{
    _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
}
static bool pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address(odecam_pci_device_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev);
}
static void  pci_config__expansion_rom_base__base__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__base__write(_dev, value);
}
static uint64 pci_config__expansion_rom_base__base__read__trampoline_from_read(odecam_pci_device_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__base__read(_dev);
}
static void  pci_config__expansion_rom_base__e__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__e__write(_dev, value);
}
static uint64 pci_config__expansion_rom_base__e__read__trampoline_from_read(odecam_pci_device_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__e__read(_dev);
}
static char const *pci_config__header_type___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__header_type___qname(_dev);
}
static void  pci_config__header_type__mf__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__mf__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__header_type__type__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__type__write_field(_dev, value, enabled_bits, aux);
}
static char const *pci_config__interrupt_line___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__interrupt_line___qname(_dev);
}
static void  pci_config__interrupt_pin__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__interrupt_pin__write(_dev, value);
}
static char const *pci_config__interrupt_pin___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__interrupt_pin___qname(_dev);
}
static void  pci_config__interrupts__post_init__trampoline_from_post_init(odecam_pci_device_t *_dev, post_init _post_init)
{
    _DML_M_pci_config__interrupts__post_init(_dev);
}
static void  pci_config__interrupts__soft_reset__trampoline_from_soft_reset(odecam_pci_device_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_pci_config__interrupts__soft_reset(_dev);
}
static char const *pci_config__interrupts___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__interrupts___qname(_dev);
}
static void  pci_config__interrupts__hard_reset__trampoline_from_hard_reset(odecam_pci_device_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_pci_config__interrupts__hard_reset(_dev);
}
static char const *pci_config__latency_timer___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__latency_timer___qname(_dev);
}
static void  pci_config__max_lat__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__max_lat__write(_dev, value);
}
static char const *pci_config__max_lat___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__max_lat___qname(_dev);
}
static void  pci_config__min_gnt__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__min_gnt__write(_dev, value);
}
static char const *pci_config__min_gnt___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__min_gnt___qname(_dev);
}
static void  pci_config__revision_id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__revision_id__write(_dev, value);
}
static char const *pci_config__revision_id___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__revision_id___qname(_dev);
}
static char const *pci_config__status___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__status___qname(_dev);
}
static void  pci_config__status__c__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__c__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ds__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ds__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__fbb__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__fbb__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ins__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ins__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ir__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ir__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__mhz__write_field__trampoline_from_write_field(odecam_pci_device_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__mhz__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__subsystem_id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_id__write(_dev, value);
}
static char const *pci_config__subsystem_id___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__subsystem_id___qname(_dev);
}
static void  pci_config__subsystem_vendor_id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_vendor_id__write(_dev, value);
}
static char const *pci_config__subsystem_vendor_id___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__subsystem_vendor_id___qname(_dev);
}
static void  pci_config__vendor_id__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__vendor_id__write(_dev, value);
}
static char const *pci_config__vendor_id___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_pci_config__vendor_id___qname(_dev);
}
static exception_type_t regs__transaction_access__trampoline_from_bank(odecam_pci_device_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_regs__transaction_access(_dev, t, offset, aux);
}
static char const *regs___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs___qname(_dev);
}
static char const *regs__buffer___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    int _flat_index = ((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *)DOWNCAST(__qname, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register._qname).trait) - (struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read *)_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read;
    return _DML_M_regs__buffer___qname(_dev, (uint32 )(((_flat_index / 1) % 256)));
}
static void  regs__cmd__write__trampoline_from_write(odecam_pci_device_t *_dev, __write ___write, uint64 value)
{
    _DML_M_regs__cmd__write(_dev, value);
}
static char const *regs__cmd___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__cmd___qname(_dev);
}
static char const *regs__device_state___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__device_state___qname(_dev);
}
static char const *regs__filter_blacknwhite___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__filter_blacknwhite___qname(_dev);
}
static char const *regs__filter_blur___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__filter_blur___qname(_dev);
}
static char const *regs__filter_negative___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__filter_negative___qname(_dev);
}
static char const *regs__filter_vintage___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__filter_vintage___qname(_dev);
}
static char const *regs__version___qname__trampoline_from__qname(odecam_pci_device_t *_dev, _qname __qname)
{
    return _DML_M_regs__version___qname(_dev);
}
static void _initialize_traits0(void) {
    _tinit_device(_tr__dev__device, (_each_in_t){_each__init__in__odecam_pci_device, 0, 30, 0, 1}, (_each_in_t){_each__post_init__in__odecam_pci_device, 0, 1, 0, 1}, init__trampoline_from_init, "odecam_pci_device", post_init__trampoline_from_post_init);
    _tinit_sreset(_tr__dev__sreset, NULL, (_each_in_t){_each__soft_reset__in__odecam_pci_device, 0, 30, 0, 1}, NULL);
    _tinit_hreset(_tr__dev__hreset, NULL, (_each_in_t){_each__hard_reset__in__odecam_pci_device, 0, 30, 0, 1}, NULL);
    _tinit_connect(_tr_expansion_rom__connect, "expansion_rom", offsetof(odecam_pci_device_t, expansion_rom.obj), offsetof(odecam_pci_device_t, expansion_rom.port), NULL);
    _tinit_interface(_tr_expansion_rom_rom__interface, 1, "rom", offsetof(odecam_pci_device_t, expansion_rom.rom.val));
    _tinit_uint64_attr(_tr_expansion_rom_size__uint64_attr, NULL, "expansion_rom_size", NULL, offsetof(odecam_pci_device_t, expansion_rom_size.val));
    _tinit_uint64_attr(_tr_int_attr__uint64_attr, NULL, "int_attr", NULL, offsetof(odecam_pci_device_t, int_attr.val));
    _tinit_connect(_tr_pci_bus__connect, "pci_bus", offsetof(odecam_pci_device_t, pci_bus.obj), offsetof(odecam_pci_device_t, pci_bus.port), NULL);
    _tinit_interface(_tr_pci_bus_io_memory__interface, 1, "io_memory", offsetof(odecam_pci_device_t, pci_bus.io_memory.val));
    _tinit_interface(_tr_pci_bus_pci_bus__interface, 1, "pci_bus", offsetof(odecam_pci_device_t, pci_bus.pci_bus.val));
    _tinit_interface(_tr_pci_bus_pci_upstream_operation__interface, 0, "pci_upstream_operation", offsetof(odecam_pci_device_t, pci_bus.pci_upstream_operation.val));
    _tinit_pci_config_type_0(_tr_pci_config__pci_config_type_0, offsetof(odecam_pci_device_t, pci_config._after_read_callbacks), offsetof(odecam_pci_device_t, pci_config._after_write_callbacks), offsetof(odecam_pci_device_t, pci_config._before_read_callbacks), offsetof(odecam_pci_device_t, pci_config._before_write_callbacks), offsetof(odecam_pci_device_t, pci_config._cached_bank_obj), offsetof(odecam_pci_device_t, pci_config._connections), (_each_in_t){_each__register__in__pci_config, 0, 22, 0, 1}, NULL, 1, offsetof(odecam_pci_device_t, pci_config._num_mapped_regs), pci_config___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, offsetof(odecam_pci_device_t, pci_config._reginfo_cache), offsetof(odecam_pci_device_t, pci_config._reginfo_cache_size), offsetof(odecam_pci_device_t, pci_config._sorted_regs), 0, (int32 )255LL, NULL, NULL, (uint8 )0ULL, "pci_config", 1, 1, NULL, NULL, NULL, pci_config__transaction_access__trampoline_from_bank, 1, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, ((field) {(&(*_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write).field), ((_identity_t) {.id = 20, .encoded_index = 0})}), (_each_in_t){_each__hard_reset__in__pci_config_base_address_0, 0, 4, 0, 1}, (_each_in_t){_each__init__in__pci_config_base_address_0, 0, 4, 0, 1}, (_each_in_t){_each__soft_reset__in__pci_config_base_address_0, 0, 4, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__base_address_0___qname__trampoline_from__qname, (_each_in_t){_each___read_field__in__pci_config_base_address_0, 0, 1, 0, 1}, (_each_in_t){_each___set_field__in__pci_config_base_address_0, 0, 1, 0, 1}, ((field) {(&(*_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write).field), ((_identity_t) {.id = 23, .encoded_index = 0})}), (_each_in_t){_each___write_field__in__pci_config_base_address_0, 0, 4, 0, 1}, NULL, (uint8 )32ULL, ((_pci_config_generic_command_reg) {(&(*_tr_pci_config_command___pci_config_generic_command_reg)), ((_identity_t) {.id = 30, .encoded_index = 0})}), (_each_in_t){_each__field__in__pci_config_base_address_0, 0, 4, 0, 1}, NULL, NULL, NULL, NULL, 0ULL, (uint64 )((int64 )strcmp("memory", "memory") == 0LL ? 0LL : 1LL), 1LL, "memory", 1, 4ULL, "base_address_0", 16ULL, ((_pci_config_generic) {(&(*_tr_pci_config__pci_config_type_0).pci_config_generic._pci_config_generic), ((_identity_t) {.id = 17, .encoded_index = 0})}), NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 8ULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.base_address_0.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )28ULL, NULL, NULL, NULL, (uint64 )((uint32 )0ULL), (uint8 )4ULL, "base", pci_config__base_address_0__base__read__trampoline_from_read, ((_register) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32).memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 19, .encoded_index = 0})}), NULL, NULL, NULL, pci_config__base_address_0__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )3ULL, "p", ((_register) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32).memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 19, .encoded_index = 0})}), NULL, NULL, NULL, pci_config__base_address_0__p__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((int64 )strcmp("memory", "memory") == 0LL ? 0LL : 1LL), (uint8 )0ULL, "s", ((_register) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32).memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 19, .encoded_index = 0})}), NULL, NULL, NULL, pci_config__base_address_0__s__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )2ULL, NULL, NULL, NULL, 0ULL, (uint8 )1ULL, "type", ((_register) {(&(*_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32).memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 19, .encoded_index = 0})}), pci_config__base_address_0__type__set__trampoline_from__set, NULL, NULL, pci_config__base_address_0__type__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__bist___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "bist", 15ULL, pci_config__bist__read_field__trampoline_from_read_field, NULL, pci_config__bist__set__trampoline_from__set, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.bist.val), pci_config__bist__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__bus_address___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0xffffffffULL, 0, "bus_address", 0xffffffffffffffffULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.bus_address.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__cache_line_size___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "cache_line_size", 12ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.cache_line_size.val), NULL, NULL);
}
static void _initialize_traits1(void) {
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, NULL, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__capabilities_ptr___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, 1, "capabilities_ptr", 52ULL, NULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.capabilities_ptr.val), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__cardbus_cis_ptr___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "cardbus_cis_ptr", 40ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.cardbus_cis_ptr.val), pci_config__cardbus_cis_ptr__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__class_code___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )24ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "class_code", 9ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.class_code.val), pci_config__class_code__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){_each__hard_reset__in__pci_config_command, 0, 11, 0, 1}, (_each_in_t){_each__init__in__pci_config_command, 0, 11, 0, 1}, (_each_in_t){_each__soft_reset__in__pci_config_command, 0, 11, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__command___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){_each___write_field__in__pci_config_command, 0, 4, 0, 1}, (uint8 )16ULL, (_each_in_t){_each__field__in__pci_config_command, 0, 11, 0, 1}, NULL, NULL, NULL, 0ULL, 1, "command", 4ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.command.val), NULL, NULL);
    _tinit__pci_config_generic_command_reg(_tr_pci_config_command___pci_config_generic_command_reg, ((field) {(&(*_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 31, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write).field), ((_identity_t) {.id = 32, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write).field), ((_identity_t) {.id = 33, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write).field), ((_identity_t) {.id = 34, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write).field), ((_identity_t) {.id = 35, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 36, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 37, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 38, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 39, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 40, .encoded_index = 0})}), ((field) {(&(*_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field).field), ((_identity_t) {.id = 41, .encoded_index = 0})}));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )9ULL, "fb", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Fast Back-to-Back Transactions Enable", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )10ULL, "id", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Interrupt Disable", NULL, pci_config__command__id__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )0ULL, "io", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "I/O Space Enable", NULL, pci_config__command__io__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )2ULL, "m", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Bus Master Enable", NULL, pci_config__command__m__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )1ULL, "mem", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Memory Space Enable", NULL, pci_config__command__mem__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )4ULL, "mwi", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Memory Write and Invalidate", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )6ULL, "pe", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Parity Error Response", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )3ULL, "sc", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "Special Cycles Enable", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )8ULL, "se", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "SERR# Enable", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )5ULL, "vga", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "VGA Palette Snoop", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )7ULL, "wc", ((_register) {(&(*_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 30, .encoded_index = 0})}), NULL, "IDSEL Steppin/Wait Cycle Control", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__device_id___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )16ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0xdecULL, 1, "device_id", 2ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.device_id.val), pci_config__device_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, ((field) {(&(*_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write).field), ((_identity_t) {.id = 44, .encoded_index = 0})}), (_each_in_t){_each__hard_reset__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, (_each_in_t){_each__init__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, (_each_in_t){_each__soft_reset__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__expansion_rom_base___qname__trampoline_from__qname, (_each_in_t){_each___read_field__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){_each___write_field__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, NULL, (uint8 )32ULL, ((_pci_config_generic_command_reg) {(&(*_tr_pci_config_command___pci_config_generic_command_reg)), ((_identity_t) {.id = 30, .encoded_index = 0})}), (_each_in_t){_each__field__in__pci_config_expansion_rom_base, 0, 2, 0, 1}, NULL, NULL, NULL, NULL, 0ULL, (uint64 )((int64 )strcmp("memory", "memory") == 0LL ? 0LL : 1LL), 0LL, "memory", 1, 1ULL, "expansion_rom_base", 48ULL, ((_pci_config_generic) {(&(*_tr_pci_config__pci_config_type_0).pci_config_generic._pci_config_generic), ((_identity_t) {.id = 17, .encoded_index = 0})}), pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address, NULL, NULL, pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address, NULL, pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address, NULL, NULL, NULL, NULL, NULL, "Expansion ROM base address", 1ULL, NULL, pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address, offsetof(odecam_pci_device_t, pci_config.expansion_rom_base.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )31ULL, NULL, NULL, NULL, (uint64 )((uint32 )0ULL), (uint8 )1ULL, "base", pci_config__expansion_rom_base__base__read__trampoline_from_read, ((_register) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address).base_address._register), ((_identity_t) {.id = 43, .encoded_index = 0})}), NULL, NULL, NULL, pci_config__expansion_rom_base__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )0ULL, "e", pci_config__expansion_rom_base__e__read__trampoline_from_read, ((_register) {(&(*_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address).base_address._register), ((_identity_t) {.id = 43, .encoded_index = 0})}), NULL, NULL, NULL, pci_config__expansion_rom_base__e__write__trampoline_from_write);
}
static void _initialize_traits2(void) {
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){_each__hard_reset__in__pci_config_header_type, 0, 2, 0, 1}, (_each_in_t){_each__init__in__pci_config_header_type, 0, 2, 0, 1}, (_each_in_t){_each__soft_reset__in__pci_config_header_type, 0, 2, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__header_type___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){_each___write_field__in__pci_config_header_type, 0, 2, 0, 1}, (uint8 )8ULL, (_each_in_t){_each__field__in__pci_config_header_type, 0, 2, 0, 1}, NULL, NULL, NULL, 0ULL, 1, "header_type", 14ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.header_type.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )7ULL, "mf", ((_register) {(&(*_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 46, .encoded_index = 0})}), NULL, "Multi-Function Device", NULL, pci_config__header_type__mf__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )7ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )0ULL, "type", ((_register) {(&(*_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 46, .encoded_index = 0})}), NULL, "Header Layout", NULL, pci_config__header_type__type__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__interrupt_line___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "interrupt_line", 60ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.interrupt_line.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__interrupt_pin___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "interrupt_pin", 61ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.interrupt_pin.val), pci_config__interrupt_pin__write__trampoline_from_write, NULL);
    _tinit_post_init(_tr_pci_config_interrupts__post_init, (_each_in_t){NULL, 0,  0, 0}, pci_config__interrupts__post_init__trampoline_from_post_init);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__interrupts___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, pci_config__interrupts__hard_reset__trampoline_from_hard_reset, NULL, 0ULL, 0, "interrupts", 0xffffffffffffffffULL, NULL, NULL, NULL, NULL, pci_config__interrupts__soft_reset__trampoline_from_soft_reset, offsetof(odecam_pci_device_t, pci_config.interrupts.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__latency_timer___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "latency_timer", 13ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.latency_timer.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__max_lat___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "max_lat", 63ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.max_lat.val), pci_config__max_lat__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__min_gnt___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "min_gnt", 62ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.min_gnt.val), pci_config__min_gnt__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__revision_id___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "revision_id", 8ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.revision_id.val), pci_config__revision_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){_each__hard_reset__in__pci_config_status, 0, 12, 0, 1}, (_each_in_t){_each__init__in__pci_config_status, 0, 12, 0, 1}, (_each_in_t){_each__soft_reset__in__pci_config_status, 0, 12, 0, 1}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__status___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){_each___write_field__in__pci_config_status, 0, 12, 0, 1}, (uint8 )16ULL, (_each_in_t){_each__field__in__pci_config_status, 0, 12, 0, 1}, NULL, NULL, NULL, 0ULL, 1, "status", 6ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.status.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )4ULL, "c", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Capabilities List", NULL, pci_config__status__c__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )15ULL, "dpe", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Detected Parity Error", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )2ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )9ULL, "ds", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "DEVSEL timing", NULL, pci_config__status__ds__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )7ULL, "fbb", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Fast Back-to-Back Transactions Capable", NULL, pci_config__status__fbb__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )3ULL, "ins", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Interrupt Status", NULL, pci_config__status__ins__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )0ULL, "ir", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Immediate Readiness", NULL, pci_config__status__ir__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )5ULL, "mhz", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "66 MHz Capable", NULL, pci_config__status__mhz__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )8ULL, "pe", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Master Data Parity Error", NULL);
}
static void _initialize_traits3(void) {
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )13ULL, "rma", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Received Master Abort", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )12ULL, "rta", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Received Target Abort", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )14ULL, "ssa", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Signaled System Abort", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )1ULL, NULL, NULL, NULL, (uint64 )((uint8 )0ULL), (uint8 )11ULL, "sta", ((_register) {(&(*_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register)._register), ((_identity_t) {.id = 60, .encoded_index = 0})}), NULL, "Signaled Target Abort", NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__subsystem_id___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )16ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "subsystem_id", 46ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.subsystem_id.val), pci_config__subsystem_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__subsystem_vendor_id___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )16ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "subsystem_vendor_id", 44ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.subsystem_vendor_id.val), pci_config__subsystem_vendor_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, pci_config__vendor_id___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )16ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0x104cULL, 1, "vendor_id", 0ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, pci_config.vendor_id.val), pci_config__vendor_id__write__trampoline_from_write, NULL);
    _tinit_function_mapped_bank(_tr_regs__function_mapped_bank, offsetof(odecam_pci_device_t, regs._after_read_callbacks), offsetof(odecam_pci_device_t, regs._after_write_callbacks), offsetof(odecam_pci_device_t, regs._before_read_callbacks), offsetof(odecam_pci_device_t, regs._before_write_callbacks), offsetof(odecam_pci_device_t, regs._cached_bank_obj), offsetof(odecam_pci_device_t, regs._connections), (_each_in_t){_each__register__in__regs, 0, 8, 0, 1}, NULL, 1, offsetof(odecam_pci_device_t, regs._num_mapped_regs), regs___qname__trampoline_from__qname, offsetof(odecam_pci_device_t, regs._reginfo_cache), offsetof(odecam_pci_device_t, regs._reginfo_cache_size), offsetof(odecam_pci_device_t, regs._sorted_regs), 0, (int32 )1LL, NULL, NULL, "regs", 1, 1, NULL, NULL, NULL, regs__transaction_access__trampoline_from_bank, NULL, NULL, NULL, 1, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write(_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__cmd___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "cmd", 20ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.cmd.val), regs__cmd__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__device_state___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "device_state", 24ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.device_state.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__filter_blacknwhite___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "filter_blacknwhite", 40ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.filter_blacknwhite.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__filter_blur___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "filter_blur", 32ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.filter_blur.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__filter_negative___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "filter_negative", 36ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.filter_negative.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__filter_vintage___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, 1, "filter_vintage", 28ULL, NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.filter_vintage.val), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only(_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 1, 1, regs__version___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )32ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0x4711ULL, 1, 1, "version", 16ULL, NULL, NULL, NULL, "Major and minor version", NULL, offsetof(odecam_pci_device_t, regs.version.val), NULL);
    for (int _i0 = 0; _i0 < 256; _i0++) {
        _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read(&(*_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read)[_i0], (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, 0, 1, regs__buffer___qname__trampoline_from__qname, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (_each_in_t){NULL, 0,  0, 0}, (uint8 )8ULL, (_each_in_t){NULL, 0,  0, 0}, NULL, NULL, NULL, 0ULL, !DML_eq((int64 )(44ULL + (uint64 )(_i0)), 0xffffffffffffffffULL), "buffer", 44ULL + (uint64 )(_i0), NULL, NULL, NULL, NULL, NULL, offsetof(odecam_pci_device_t, regs.buffer.val[_i0]), NULL, NULL);
    }
}
static void _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
}
static const _vtable_list_t _each__interface__in__expansion_rom[1] UNUSED = {
    {(uintptr_t *)&_tr_expansion_rom_rom__interface, 0, 1, sizeof(struct _interface), 7}
};
static const _vtable_list_t _each__interface__in__pci_bus[3] UNUSED = {
    {(uintptr_t *)&_tr_pci_bus_io_memory__interface, 0, 1, sizeof(struct _interface), 14}
,
    {(uintptr_t *)&_tr_pci_bus_pci_bus__interface, 0, 1, sizeof(struct _interface), 15}
,
    {(uintptr_t *)&_tr_pci_bus_pci_upstream_operation__interface, 0, 1, sizeof(struct _interface), 16}
};
static const _vtable_list_t _each__init__in__odecam_pci_device[30] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), 19}
,
    {(uintptr_t *)&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write), 24}
,
    {(uintptr_t *)&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 25}
,
    {(uintptr_t *)&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 26}
,
    {(uintptr_t *)&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant), 27}
,
    {(uintptr_t *)&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 28}
,
    {(uintptr_t *)&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 29}
,
    {(uintptr_t *)&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 30}
,
    {(uintptr_t *)&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 42}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address), 43}
,
    {(uintptr_t *)&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 46}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 50}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 51}
,
    {(uintptr_t *)&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 52}
,
    {(uintptr_t *)&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 54}
,
    {(uintptr_t *)&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 55}
,
    {(uintptr_t *)&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 56}
,
    {(uintptr_t *)&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 59}
,
    {(uintptr_t *)&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 60}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 73}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 74}
,
    {(uintptr_t *)&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 75}
,
    {(uintptr_t *)&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_hard_reset.init_val.init), 256, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read), 79}
,
    {(uintptr_t *)&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write), 80}
,
    {(uintptr_t *)&_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 81}
,
    {(uintptr_t *)&_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 82}
,
    {(uintptr_t *)&_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 83}
,
    {(uintptr_t *)&_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 84}
,
    {(uintptr_t *)&_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 85}
,
    {(uintptr_t *)&_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only), 90}
};
static const _vtable_list_t _each__post_init__in__odecam_pci_device[1] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_interrupts__post_init, 0, 1, sizeof(struct _post_init), 52}
};
static const _vtable_list_t _each__soft_reset__in__odecam_pci_device[30] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), 19}
,
    {(uintptr_t *)&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write), 24}
,
    {(uintptr_t *)&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 25}
,
    {(uintptr_t *)&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 26}
,
    {(uintptr_t *)&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant), 27}
,
    {(uintptr_t *)&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 28}
,
    {(uintptr_t *)&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 29}
,
    {(uintptr_t *)&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 30}
,
    {(uintptr_t *)&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 42}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address), 43}
,
    {(uintptr_t *)&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 46}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 50}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 51}
,
    {(uintptr_t *)&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 52}
,
    {(uintptr_t *)&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 54}
,
    {(uintptr_t *)&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 55}
,
    {(uintptr_t *)&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 56}
,
    {(uintptr_t *)&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 59}
,
    {(uintptr_t *)&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 60}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 73}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 74}
,
    {(uintptr_t *)&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 75}
,
    {(uintptr_t *)&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_soft_reset._soft_reset), 256, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read), 79}
,
    {(uintptr_t *)&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write), 80}
,
    {(uintptr_t *)&_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 81}
,
    {(uintptr_t *)&_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 82}
,
    {(uintptr_t *)&_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 83}
,
    {(uintptr_t *)&_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 84}
,
    {(uintptr_t *)&_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 85}
,
    {(uintptr_t *)&_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only), 90}
};
static const _vtable_list_t _each__hard_reset__in__odecam_pci_device[30] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), 19}
,
    {(uintptr_t *)&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write), 24}
,
    {(uintptr_t *)&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 25}
,
    {(uintptr_t *)&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 26}
,
    {(uintptr_t *)&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant), 27}
,
    {(uintptr_t *)&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 28}
,
    {(uintptr_t *)&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 29}
,
    {(uintptr_t *)&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 30}
,
    {(uintptr_t *)&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 42}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address), 43}
,
    {(uintptr_t *)&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 46}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 50}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 51}
,
    {(uintptr_t *)&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 52}
,
    {(uintptr_t *)&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 54}
,
    {(uintptr_t *)&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 55}
,
    {(uintptr_t *)&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 56}
,
    {(uintptr_t *)&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 59}
,
    {(uintptr_t *)&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 60}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 73}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 74}
,
    {(uintptr_t *)&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 75}
,
    {(uintptr_t *)&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _init_val_hard_reset._hard_reset), 256, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read), 79}
,
    {(uintptr_t *)&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write), 80}
,
    {(uintptr_t *)&_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 81}
,
    {(uintptr_t *)&_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 82}
,
    {(uintptr_t *)&_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 83}
,
    {(uintptr_t *)&_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 84}
,
    {(uintptr_t *)&_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 85}
,
    {(uintptr_t *)&_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only), 90}
};
static const _vtable_list_t _each__register__in__pci_config[22] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), 19}
,
    {(uintptr_t *)&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write), 24}
,
    {(uintptr_t *)&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 25}
,
    {(uintptr_t *)&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 26}
,
    {(uintptr_t *)&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant), 27}
,
    {(uintptr_t *)&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 28}
,
    {(uintptr_t *)&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 29}
,
    {(uintptr_t *)&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 30}
,
    {(uintptr_t *)&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 42}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address), 43}
,
    {(uintptr_t *)&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 46}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 50}
,
    {(uintptr_t *)&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 51}
,
    {(uintptr_t *)&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped), 52}
,
    {(uintptr_t *)&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 54}
,
    {(uintptr_t *)&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 55}
,
    {(uintptr_t *)&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 56}
,
    {(uintptr_t *)&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 59}
,
    {(uintptr_t *)&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 60}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 73}
,
    {(uintptr_t *)&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 74}
,
    {(uintptr_t *)&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), 75}
};
static const _vtable_list_t _each__hard_reset__in__pci_config_base_address_0[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 21}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 22}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each__field__in__pci_config_base_address_0[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 21}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 22}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each___set_field__in__pci_config_base_address_0[1] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each___read_field__in__pci_config_base_address_0[1] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
};
static const _vtable_list_t _each___write_field__in__pci_config_base_address_0[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 21}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 22}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each__init__in__pci_config_base_address_0[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 21}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 22}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each__soft_reset__in__pci_config_base_address_0[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 20}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 21}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 22}
,
    {(uintptr_t *)&_tr_pci_config_base_address_0_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), 23}
};
static const _vtable_list_t _each__hard_reset__in__pci_config_command[11] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 31}
,
    {(uintptr_t *)&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 32}
,
    {(uintptr_t *)&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 33}
,
    {(uintptr_t *)&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 34}
,
    {(uintptr_t *)&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 35}
,
    {(uintptr_t *)&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 36}
,
    {(uintptr_t *)&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 37}
,
    {(uintptr_t *)&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 38}
,
    {(uintptr_t *)&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 39}
,
    {(uintptr_t *)&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 40}
,
    {(uintptr_t *)&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 41}
};
static const _vtable_list_t _each__field__in__pci_config_command[11] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 31}
,
    {(uintptr_t *)&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 32}
,
    {(uintptr_t *)&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 33}
,
    {(uintptr_t *)&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 34}
,
    {(uintptr_t *)&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 35}
,
    {(uintptr_t *)&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 36}
,
    {(uintptr_t *)&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 37}
,
    {(uintptr_t *)&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 38}
,
    {(uintptr_t *)&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 39}
,
    {(uintptr_t *)&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 40}
,
    {(uintptr_t *)&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 41}
};
static const _vtable_list_t _each___write_field__in__pci_config_command[4] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 32}
,
    {(uintptr_t *)&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 33}
,
    {(uintptr_t *)&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 34}
,
    {(uintptr_t *)&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 35}
};
static const _vtable_list_t _each__init__in__pci_config_command[11] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 31}
,
    {(uintptr_t *)&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 32}
,
    {(uintptr_t *)&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 33}
,
    {(uintptr_t *)&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 34}
,
    {(uintptr_t *)&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 35}
,
    {(uintptr_t *)&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 36}
,
    {(uintptr_t *)&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 37}
,
    {(uintptr_t *)&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 38}
,
    {(uintptr_t *)&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 39}
,
    {(uintptr_t *)&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 40}
,
    {(uintptr_t *)&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 41}
};
static const _vtable_list_t _each__soft_reset__in__pci_config_command[11] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 31}
,
    {(uintptr_t *)&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 32}
,
    {(uintptr_t *)&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 33}
,
    {(uintptr_t *)&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 34}
,
    {(uintptr_t *)&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), 35}
,
    {(uintptr_t *)&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 36}
,
    {(uintptr_t *)&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 37}
,
    {(uintptr_t *)&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 38}
,
    {(uintptr_t *)&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 39}
,
    {(uintptr_t *)&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 40}
,
    {(uintptr_t *)&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field), 41}
};
static const _vtable_list_t _each__hard_reset__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each__field__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each___read_field__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each___write_field__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each__init__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each__soft_reset__in__pci_config_expansion_rom_base[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 44}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), 45}
};
static const _vtable_list_t _each__hard_reset__in__pci_config_header_type[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 47}
,
    {(uintptr_t *)&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 48}
};
static const _vtable_list_t _each__field__in__pci_config_header_type[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 47}
,
    {(uintptr_t *)&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 48}
};
static const _vtable_list_t _each___write_field__in__pci_config_header_type[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 47}
,
    {(uintptr_t *)&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 48}
};
static const _vtable_list_t _each__init__in__pci_config_header_type[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 47}
,
    {(uintptr_t *)&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 48}
};
static const _vtable_list_t _each__soft_reset__in__pci_config_header_type[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 47}
,
    {(uintptr_t *)&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 48}
};
static const _vtable_list_t _each__hard_reset__in__pci_config_status[12] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 61}
,
    {(uintptr_t *)&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 62}
,
    {(uintptr_t *)&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 63}
,
    {(uintptr_t *)&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 64}
,
    {(uintptr_t *)&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 65}
,
    {(uintptr_t *)&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 66}
,
    {(uintptr_t *)&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 67}
,
    {(uintptr_t *)&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 68}
,
    {(uintptr_t *)&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 69}
,
    {(uintptr_t *)&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 70}
,
    {(uintptr_t *)&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 71}
,
    {(uintptr_t *)&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset._hard_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 72}
};
static const _vtable_list_t _each__field__in__pci_config_status[12] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 61}
,
    {(uintptr_t *)&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 62}
,
    {(uintptr_t *)&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 63}
,
    {(uintptr_t *)&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 64}
,
    {(uintptr_t *)&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 65}
,
    {(uintptr_t *)&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 66}
,
    {(uintptr_t *)&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 67}
,
    {(uintptr_t *)&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 68}
,
    {(uintptr_t *)&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 69}
,
    {(uintptr_t *)&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 70}
,
    {(uintptr_t *)&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 71}
,
    {(uintptr_t *)&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 72}
};
static const _vtable_list_t _each___write_field__in__pci_config_status[12] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 61}
,
    {(uintptr_t *)&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 62}
,
    {(uintptr_t *)&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 63}
,
    {(uintptr_t *)&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 64}
,
    {(uintptr_t *)&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 65}
,
    {(uintptr_t *)&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 66}
,
    {(uintptr_t *)&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 67}
,
    {(uintptr_t *)&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 68}
,
    {(uintptr_t *)&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 69}
,
    {(uintptr_t *)&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 70}
,
    {(uintptr_t *)&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 71}
,
    {(uintptr_t *)&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 72}
};
static const _vtable_list_t _each__init__in__pci_config_status[12] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 61}
,
    {(uintptr_t *)&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 62}
,
    {(uintptr_t *)&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 63}
,
    {(uintptr_t *)&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 64}
,
    {(uintptr_t *)&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 65}
,
    {(uintptr_t *)&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 66}
,
    {(uintptr_t *)&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 67}
,
    {(uintptr_t *)&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 68}
,
    {(uintptr_t *)&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 69}
,
    {(uintptr_t *)&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 70}
,
    {(uintptr_t *)&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 71}
,
    {(uintptr_t *)&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val.init), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 72}
};
static const _vtable_list_t _each__soft_reset__in__pci_config_status[12] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 61}
,
    {(uintptr_t *)&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 62}
,
    {(uintptr_t *)&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 63}
,
    {(uintptr_t *)&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 64}
,
    {(uintptr_t *)&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 65}
,
    {(uintptr_t *)&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 66}
,
    {(uintptr_t *)&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), 67}
,
    {(uintptr_t *)&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 68}
,
    {(uintptr_t *)&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 69}
,
    {(uintptr_t *)&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 70}
,
    {(uintptr_t *)&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 71}
,
    {(uintptr_t *)&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset._soft_reset), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), 72}
};
static const _vtable_list_t _each__register__in__regs[8] UNUSED = {
    {(uintptr_t *)&_tr_regs_buffer____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read, _reg_read_as_field._register), 256, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read), 79}
,
    {(uintptr_t *)&_tr_regs_cmd____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write), 80}
,
    {(uintptr_t *)&_tr_regs_device_state____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 81}
,
    {(uintptr_t *)&_tr_regs_filter_blacknwhite____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 82}
,
    {(uintptr_t *)&_tr_regs_filter_blur____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 83}
,
    {(uintptr_t *)&_tr_regs_filter_negative____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 84}
,
    {(uintptr_t *)&_tr_regs_filter_vintage____implicit__init_val_hard_reset___init_val_soft_reset__register, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register, _register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register), 85}
,
    {(uintptr_t *)&_tr_regs_version____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only, _reg_write_as_field._register), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only), 90}
};
static const _vtable_list_t _each__function_mapped_bank__in__odecam_pci_device[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config__pci_config_type_0, offsetof(struct _pci_config_type_0, pci_config_generic.function_mapped_bank), 1, sizeof(struct _pci_config_type_0), 17}
,
    {(uintptr_t *)&_tr_regs__function_mapped_bank, 0, 1, sizeof(struct _function_mapped_bank), 77}
};
static const _vtable_list_t _each__base_address__in__pci_config[2] UNUSED = {
    {(uintptr_t *)&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), 19}
,
    {(uintptr_t *)&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, offsetof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address), 1, sizeof(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address), 43}
};
#line 11470 "odecam-pci-device-dml.c"
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_events(conf_object_t *_obj, _identity_t domain)
{
}

static void _initialize_identity_ht(void)
{
    for (uint64 i = 0; i < 91; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
}

static void _init_port_objs(odecam_pci_device_t *_dev)
{
    _dev->HRESET._obj = _init_port_object(&_dev->obj, "port.HRESET", 0, NULL);
    _dev->SRESET._obj = _init_port_object(&_dev->obj, "port.SRESET", 0, NULL);
    _dev->pci_config._obj = _init_port_object(&_dev->obj, "bank.pci_config", 0, NULL);
    _dev->regs._obj = _init_port_object(&_dev->obj, "bank.regs", 0, NULL);
}
static void _init_static_vars(odecam_pci_device_t *_dev)
{
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static1_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static2_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static3_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static4_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static5_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static6_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static7_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static8_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static9_log_level = (uint8 )1ULL;
    #line 264 "/home/david/simics/simics-6.0.128/src/devices/dml-lib/1.4/pci/common.dml"
    _dev->static10_log_level = (uint8 )1ULL;
}

#line 11531 "odecam-pci-device-dml.c"
static void _init_data_objs(odecam_pci_device_t *_dev)
{
    #line 557 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 556 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 1439 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->pci_config._reginfo_cache_size = 0ULL;
    #line 1439 "/home/david/simics/simics-6.0.128/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->regs._reginfo_cache_size = 0ULL;
}

#line 11544 "odecam-pci-device-dml.c"
static void odecam_pci_device_deinit(conf_object_t *_obj)
{
    odecam_pci_device_t *_dev UNUSED = (odecam_pci_device_t *)_obj;
    {
        #line 22 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
        ;
        #line 22 "/home/david/simics-projects/ODEcam/modules/odecam-pci-device/odecam-pci-device.dml"
        _free_table(&(_dev->_subsequent_log_ht));
    }
}

#line 11556 "odecam-pci-device-dml.c"
// DML serialization functions

#line 11559 "odecam-pci-device-dml.c"
