@W: MO161 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Register bit u_raw_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_s_0[7] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[5] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[3] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[1] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: BN114 :|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[0] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.
@W: MT246 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":786:12:786:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v":68:15:68:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock top|w_pixclk with period 10.00ns. Please declare a user-defined clock on net w_pixclk.
