
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module muller_c_proj_formal.
Found 0 SCCs in module $paramod\muller_c\N=s32'00000000000000000000000000000110.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing $paramod\muller_c\N=s32'00000000000000000000000000000110.$auto$proc_dlatch.cc:433:proc_dlatch$224 ($dlatch): EN=$auto$rtlil.cc:2489:ReduceOr$221, D=$0\out[0:0], Q=\out
Replacing $paramod\muller_c\N=s32'00000000000000000000000000000110.$auto$proc_dlatch.cc:433:proc_dlatch$205 ($dlatch): EN=$auto$rtlil.cc:2489:ReduceOr$202, D=\out, Q=\out_prev

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \muller_c_proj_formal..
Finding unused cells or wires in module $paramod\muller_c\N=s32'00000000000000000000000000000110..
Removed 74 unused cells and 76 unused wires.
<suppressed ~76 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\muller_c\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \muller_c_proj_formal..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod\muller_c\N=s32'00000000000000000000000000000110...
Checking module muller_c_proj_formal...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\muller_c\N=s32'00000000000000000000000000000110.
Optimizing module muller_c_proj_formal.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\muller_c\N=s32'00000000000000000000000000000110'.
Finding identical cells in module `\muller_c_proj_formal'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\muller_c\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \muller_c_proj_formal..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\muller_c\N=s32'00000000000000000000000000000110..
Finding unused cells or wires in module \muller_c_proj_formal..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: eff97d8182, CPU: user 0.01s system 0.01s, MEM: 16.50 MB peak
Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 30% 4x opt_clean (0 sec), 16% 2x read_ilang (0 sec), ...
