Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\James\Max1000-FPGA-Senior-Design-Verilog-Code\microprocessors\test\seven_segment_nios\nios_sys.qsys --block-symbol-file --output-directory=C:\Users\James\Max1000-FPGA-Senior-Design-Verilog-Code\microprocessors\test\seven_segment_nios\nios_sys --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading seven_segment_nios/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_data
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_sys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_sys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\James\Max1000-FPGA-Senior-Design-Verilog-Code\microprocessors\test\seven_segment_nios\nios_sys.qsys --synthesis=VERILOG --output-directory=C:\Users\James\Max1000-FPGA-Senior-Design-Verilog-Code\microprocessors\test\seven_segment_nios\nios_sys\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading seven_segment_nios/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_data
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_sys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_sys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: nios_sys: Generating nios_sys "nios_sys" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'nios_sys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart --dir=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0002_jtag_uart_gen//nios_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_sys_jtag_uart'
Info: jtag_uart: "nios_sys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "nios_sys" instantiated altera_nios2_gen2 "nios2"
Info: onchip_memory: Starting RTL generation for module 'nios_sys_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_memory --dir=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0003_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0003_onchip_memory_gen//nios_sys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_sys_onchip_memory'
Info: onchip_memory: "nios_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_data: Starting RTL generation for module 'nios_sys_pio_data'
Info: pio_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_pio_data --dir=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0004_pio_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0004_pio_data_gen//nios_sys_pio_data_component_configuration.pl  --do_build_sim=0  ]
Info: pio_data: Done RTL generation for module 'nios_sys_pio_data'
Info: pio_data: "nios_sys" instantiated altera_avalon_pio "pio_data"
Info: sysid_qsys: "nios_sys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_sys_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sys_nios2_cpu --dir=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/James/AppData/Local/Temp/alt8332_1271480998386396085.dir/0008_cpu_gen//nios_sys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.03.11 10:36:10 (*) Starting Nios II generation
Info: cpu: # 2020.03.11 10:36:10 (*)   Checking for plaintext license.
Info: cpu: # 2020.03.11 10:36:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.11 10:36:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.11 10:36:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.11 10:36:11 (*)   Plaintext license not found.
Info: cpu: # 2020.03.11 10:36:11 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.03.11 10:36:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.11 10:36:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.11 10:36:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.11 10:36:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.03.11 10:36:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.03.11 10:36:11 (*)   Creating all objects for CPU
Info: cpu: # 2020.03.11 10:36:11 (*)     Testbench
Info: cpu: # 2020.03.11 10:36:11 (*)     Instruction decoding
Info: cpu: # 2020.03.11 10:36:11 (*)       Instruction fields
Info: cpu: # 2020.03.11 10:36:11 (*)       Instruction decodes
Info: cpu: # 2020.03.11 10:36:12 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.03.11 10:36:12 (*)       Instruction controls
Info: cpu: # 2020.03.11 10:36:12 (*)     Pipeline frontend
Info: cpu: # 2020.03.11 10:36:12 (*)     Pipeline backend
Info: cpu: # 2020.03.11 10:36:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.03.11 10:36:16 (*)   Creating encrypted RTL
Info: cpu: # 2020.03.11 10:36:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_sys_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/James/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/seven_segment_nios/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/James/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/seven_segment_nios/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/James/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/seven_segment_nios/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/James/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/test/seven_segment_nios/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_sys: Done "nios_sys" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
