#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021858d1e060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021858d1e3c0 .scope module, "testbench" "testbench" 3 4;
 .timescale 0 0;
v0000021858d82fe0_0 .net "DataAdr", 31 0, v0000021858d7b770_0;  1 drivers
v0000021858d824a0_0 .net "MemWrite", 0 0, L_0000021858d839e0;  1 drivers
v0000021858d82540_0 .net "WriteData", 31 0, L_0000021858d83bc0;  1 drivers
v0000021858d829a0_0 .var "clk", 0 0;
v0000021858d838a0_0 .var "reset", 0 0;
E_0000021858cc0c50 .event negedge, v0000021858d15de0_0;
S_0000021858c7d3e0 .scope module, "dut" "top" 3 13, 3 42 0, S_0000021858d1e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000021858d82d60_0 .net "DataAdr", 31 0, v0000021858d7b770_0;  alias, 1 drivers
v0000021858d83120_0 .net "Instr", 31 0, L_0000021858d1ca80;  1 drivers
v0000021858d83da0_0 .net "MemWrite", 0 0, L_0000021858d839e0;  alias, 1 drivers
v0000021858d82860_0 .net "PC", 31 0, v0000021858d7ccb0_0;  1 drivers
v0000021858d834e0_0 .net "ReadData", 31 0, L_0000021858d1c4d0;  1 drivers
v0000021858d82f40_0 .net "WriteData", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d83ee0_0 .net "clk", 0 0, v0000021858d829a0_0;  1 drivers
v0000021858d82400_0 .net "reset", 0 0, v0000021858d838a0_0;  1 drivers
S_0000021858c7d570 .scope module, "dmem" "dmem" 3 52, 3 258 0, S_0000021858c7d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000021858d1c4d0 .functor BUFZ 32, L_0000021858dde840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021858d14bc0 .array "RAM", 0 63, 31 0;
v0000021858d152a0_0 .net *"_ivl_0", 31 0, L_0000021858dde840;  1 drivers
v0000021858d153e0_0 .net *"_ivl_3", 29 0, L_0000021858dddb20;  1 drivers
v0000021858d146c0_0 .net "a", 31 0, v0000021858d7b770_0;  alias, 1 drivers
v0000021858d15de0_0 .net "clk", 0 0, v0000021858d829a0_0;  alias, 1 drivers
v0000021858d15e80_0 .net "rd", 31 0, L_0000021858d1c4d0;  alias, 1 drivers
v0000021858d15f20_0 .net "wd", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d16060_0 .net "we", 0 0, L_0000021858d839e0;  alias, 1 drivers
E_0000021858cc0f10 .event posedge, v0000021858d15de0_0;
L_0000021858dde840 .array/port v0000021858d14bc0, L_0000021858dddb20;
L_0000021858dddb20 .part v0000021858d7b770_0, 2, 30;
S_0000021858cc8c80 .scope module, "imem" "imem" 3 51, 3 247 0, S_0000021858c7d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000021858d1ca80 .functor BUFZ 32, L_0000021858ddd4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021858d14760 .array "RAM", 0 63, 31 0;
v0000021858d14940_0 .net *"_ivl_0", 31 0, L_0000021858ddd4e0;  1 drivers
v0000021858d149e0_0 .net *"_ivl_3", 29 0, L_0000021858dde8e0;  1 drivers
v0000021858d14a80_0 .net "a", 31 0, v0000021858d7ccb0_0;  alias, 1 drivers
v0000021858d08690_0 .net "rd", 31 0, L_0000021858d1ca80;  alias, 1 drivers
L_0000021858ddd4e0 .array/port v0000021858d14760, L_0000021858dde8e0;
L_0000021858dde8e0 .part v0000021858d7ccb0_0, 2, 30;
S_0000021858cc8e10 .scope module, "rvsingle" "riscvsingle" 3 49, 3 55 0, S_0000021858c7d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000021858d816b0_0 .net "ALUControl", 2 0, v0000021858d7ad40_0;  1 drivers
v0000021858d819d0_0 .net "ALUResult", 31 0, v0000021858d7b770_0;  alias, 1 drivers
v0000021858d81b10_0 .net "ALUSrc", 0 0, L_0000021858d82b80;  1 drivers
v0000021858d81c50_0 .net "ImmSrc", 1 0, L_0000021858d82c20;  1 drivers
v0000021858d81cf0_0 .net "Instr", 31 0, L_0000021858d1ca80;  alias, 1 drivers
v0000021858d805d0_0 .net "Jump", 0 0, v0000021858d79940_0;  1 drivers
v0000021858d80710_0 .net "MemWrite", 0 0, L_0000021858d839e0;  alias, 1 drivers
v0000021858d807b0_0 .net "PC", 31 0, v0000021858d7ccb0_0;  alias, 1 drivers
v0000021858d82cc0_0 .net "PCSrc", 0 0, L_0000021858d1c150;  1 drivers
v0000021858d822c0_0 .net "ReadData", 31 0, L_0000021858d1c4d0;  alias, 1 drivers
v0000021858d83f80_0 .net "RegWrite", 0 0, L_0000021858d83080;  1 drivers
v0000021858d83d00_0 .net "ResultSrc", 1 0, L_0000021858d825e0;  1 drivers
v0000021858d83e40_0 .net "WriteData", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d83760_0 .net "Zero", 0 0, L_0000021858ddea20;  1 drivers
v0000021858d83800_0 .net "clk", 0 0, v0000021858d829a0_0;  alias, 1 drivers
v0000021858d83940_0 .net "reset", 0 0, v0000021858d838a0_0;  alias, 1 drivers
L_0000021858d82900 .part L_0000021858d1ca80, 0, 7;
L_0000021858d82a40 .part L_0000021858d1ca80, 12, 3;
L_0000021858d83440 .part L_0000021858d1ca80, 30, 1;
S_0000021858ce4ce0 .scope module, "c" "controller" 3 66, 3 77 0, S_0000021858cc8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0000021858d1c150 .functor AND 1, L_0000021858d82360, L_0000021858ddea20, C4<1>, C4<1>;
v0000021858d7a0c0_0 .net "ALUControl", 2 0, v0000021858d7ad40_0;  alias, 1 drivers
v0000021858d79f80_0 .net "ALUOp", 1 0, L_0000021858d83260;  1 drivers
v0000021858d7a7a0_0 .net "ALUSrc", 0 0, L_0000021858d82b80;  alias, 1 drivers
v0000021858d7a2a0_0 .net "Branch", 0 0, L_0000021858d82360;  1 drivers
v0000021858d79b20_0 .net "ImmSrc", 1 0, L_0000021858d82c20;  alias, 1 drivers
v0000021858d79260_0 .net "Jump", 0 0, v0000021858d79940_0;  alias, 1 drivers
v0000021858d7a8e0_0 .net "MemWrite", 0 0, L_0000021858d839e0;  alias, 1 drivers
v0000021858d7a480_0 .net "PCSrc", 0 0, L_0000021858d1c150;  alias, 1 drivers
v0000021858d7a980_0 .net "RegWrite", 0 0, L_0000021858d83080;  alias, 1 drivers
v0000021858d7a160_0 .net "ResultSrc", 1 0, L_0000021858d825e0;  alias, 1 drivers
v0000021858d79620_0 .net "Zero", 0 0, L_0000021858ddea20;  alias, 1 drivers
v0000021858d79c60_0 .net "funct3", 2 0, L_0000021858d82a40;  1 drivers
v0000021858d796c0_0 .net "funct7b5", 0 0, L_0000021858d83440;  1 drivers
v0000021858d79120_0 .net "op", 6 0, L_0000021858d82900;  1 drivers
L_0000021858d82e00 .part L_0000021858d82900, 5, 1;
S_0000021858ce4e70 .scope module, "ad" "aludec" 3 93, 3 122 0, S_0000021858ce4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0000021858d1caf0 .functor AND 1, L_0000021858d83440, L_0000021858d82e00, C4<1>, C4<1>;
v0000021858d7ad40_0 .var "ALUControl", 2 0;
v0000021858d7a3e0_0 .net "ALUOp", 1 0, L_0000021858d83260;  alias, 1 drivers
v0000021858d79a80_0 .net "RtypeSub", 0 0, L_0000021858d1caf0;  1 drivers
v0000021858d7a840_0 .net "funct3", 2 0, L_0000021858d82a40;  alias, 1 drivers
v0000021858d79ee0_0 .net "funct7b5", 0 0, L_0000021858d83440;  alias, 1 drivers
v0000021858d79440_0 .net "opb5", 0 0, L_0000021858d82e00;  1 drivers
E_0000021858cc1550 .event anyedge, v0000021858d7a3e0_0, v0000021858d7a840_0, v0000021858d79a80_0;
S_0000021858cedae0 .scope module, "md" "maindec" 3 91, 3 98 0, S_0000021858ce4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0000021858d7a020_0 .net "ALUOp", 1 0, L_0000021858d83260;  alias, 1 drivers
v0000021858d79760_0 .net "ALUSrc", 0 0, L_0000021858d82b80;  alias, 1 drivers
v0000021858d79580_0 .net "Branch", 0 0, L_0000021858d82360;  alias, 1 drivers
v0000021858d794e0_0 .net "ImmSrc", 1 0, L_0000021858d82c20;  alias, 1 drivers
v0000021858d79940_0 .var "Jump", 0 0;
v0000021858d791c0_0 .net "MemWrite", 0 0, L_0000021858d839e0;  alias, 1 drivers
v0000021858d799e0_0 .net "RegWrite", 0 0, L_0000021858d83080;  alias, 1 drivers
v0000021858d7a660_0 .net "ResultSrc", 1 0, L_0000021858d825e0;  alias, 1 drivers
v0000021858d79e40_0 .net *"_ivl_9", 9 0, L_0000021858d820e0;  1 drivers
v0000021858d7a700_0 .var "controls", 10 0;
v0000021858d79bc0_0 .net "op", 6 0, L_0000021858d82900;  alias, 1 drivers
E_0000021858cc15d0 .event anyedge, v0000021858d79bc0_0;
L_0000021858d83080 .part L_0000021858d820e0, 9, 1;
L_0000021858d82c20 .part L_0000021858d820e0, 7, 2;
L_0000021858d82b80 .part L_0000021858d820e0, 6, 1;
L_0000021858d839e0 .part L_0000021858d820e0, 5, 1;
L_0000021858d825e0 .part L_0000021858d820e0, 3, 2;
L_0000021858d82360 .part L_0000021858d820e0, 2, 1;
L_0000021858d83260 .part L_0000021858d820e0, 0, 2;
L_0000021858d820e0 .part v0000021858d7a700_0, 0, 10;
S_0000021858cedc70 .scope module, "dp" "datapath" 3 70, 3 148 0, S_0000021858cc8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v0000021858d812f0_0 .net "ALUControl", 2 0, v0000021858d7ad40_0;  alias, 1 drivers
v0000021858d81ed0_0 .net "ALUResult", 31 0, v0000021858d7b770_0;  alias, 1 drivers
v0000021858d80990_0 .net "ALUSrc", 0 0, L_0000021858d82b80;  alias, 1 drivers
v0000021858d81570_0 .net "ImmExt", 31 0, v0000021858d7c850_0;  1 drivers
v0000021858d802b0_0 .net "ImmSrc", 1 0, L_0000021858d82c20;  alias, 1 drivers
v0000021858d80a30_0 .net "Instr", 31 0, L_0000021858d1ca80;  alias, 1 drivers
v0000021858d803f0_0 .net "PC", 31 0, v0000021858d7ccb0_0;  alias, 1 drivers
v0000021858d80ad0_0 .net "PCNext", 31 0, L_0000021858d831c0;  1 drivers
v0000021858d81070_0 .net "PCPlus4", 31 0, L_0000021858d82ea0;  1 drivers
v0000021858d80d50_0 .net "PCSrc", 0 0, L_0000021858d1c150;  alias, 1 drivers
v0000021858d81110_0 .net "PCTarget", 31 0, L_0000021858d82180;  1 drivers
v0000021858d81930_0 .net "ReadData", 31 0, L_0000021858d1c4d0;  alias, 1 drivers
v0000021858d81430_0 .net "RegWrite", 0 0, L_0000021858d83080;  alias, 1 drivers
v0000021858d80df0_0 .net "Result", 31 0, L_0000021858dde660;  1 drivers
v0000021858d81f70_0 .net "ResultSrc", 1 0, L_0000021858d825e0;  alias, 1 drivers
v0000021858d80c10_0 .net "SrcA", 31 0, L_0000021858d82220;  1 drivers
v0000021858d80cb0_0 .net "SrcB", 31 0, L_0000021858ddee80;  1 drivers
v0000021858d80530_0 .net "WriteData", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d814d0_0 .net "Zero", 0 0, L_0000021858ddea20;  alias, 1 drivers
v0000021858d80f30_0 .net "clk", 0 0, v0000021858d829a0_0;  alias, 1 drivers
v0000021858d80170_0 .net "reset", 0 0, v0000021858d838a0_0;  alias, 1 drivers
L_0000021858d82680 .part L_0000021858d1ca80, 15, 5;
L_0000021858d827c0 .part L_0000021858d1ca80, 20, 5;
L_0000021858d83c60 .part L_0000021858d1ca80, 7, 5;
L_0000021858d82720 .part L_0000021858d1ca80, 7, 25;
S_0000021858cd49b0 .scope module, "alu" "alu" 3 178, 3 270 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000021858d1c850 .functor NOT 32, L_0000021858ddee80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021858d1cd20 .functor NOT 1, L_0000021858dde340, C4<0>, C4<0>, C4<0>;
L_0000021858d1c230 .functor NOT 1, L_0000021858ddefc0, C4<0>, C4<0>, C4<0>;
L_0000021858d1cc40 .functor AND 1, L_0000021858d1cd20, L_0000021858d1c230, C4<1>, C4<1>;
L_0000021858d1c000 .functor NOT 1, L_0000021858dde7a0, C4<0>, C4<0>, C4<0>;
L_0000021858d1bf90 .functor AND 1, L_0000021858d1c000, L_0000021858ddd120, C4<1>, C4<1>;
L_0000021858d1c5b0 .functor OR 1, L_0000021858d1cc40, L_0000021858d1bf90, C4<0>, C4<0>;
L_0000021858d1c8c0 .functor XOR 1, L_0000021858dde3e0, L_0000021858dddee0, C4<0>, C4<0>;
L_0000021858d1c540 .functor XOR 1, L_0000021858d1c8c0, L_0000021858dde480, C4<0>, C4<0>;
L_0000021858d1cb60 .functor NOT 1, L_0000021858d1c540, C4<0>, C4<0>, C4<0>;
L_0000021858d1c700 .functor XOR 1, L_0000021858ddd440, L_0000021858dddbc0, C4<0>, C4<0>;
L_0000021858d1c620 .functor AND 1, L_0000021858d1cb60, L_0000021858d1c700, C4<1>, C4<1>;
L_0000021858d1c9a0 .functor AND 1, L_0000021858d1c620, L_0000021858d1c5b0, C4<1>, C4<1>;
v0000021858d79d00_0 .net *"_ivl_1", 0 0, L_0000021858dddd00;  1 drivers
v0000021858d79800_0 .net *"_ivl_10", 31 0, L_0000021858ddd6c0;  1 drivers
L_0000021858d84330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7ade0_0 .net *"_ivl_13", 30 0, L_0000021858d84330;  1 drivers
v0000021858d79da0_0 .net *"_ivl_17", 0 0, L_0000021858dde340;  1 drivers
v0000021858d79300_0 .net *"_ivl_18", 0 0, L_0000021858d1cd20;  1 drivers
v0000021858d7a200_0 .net *"_ivl_2", 31 0, L_0000021858d1c850;  1 drivers
v0000021858d7ae80_0 .net *"_ivl_21", 0 0, L_0000021858ddefc0;  1 drivers
v0000021858d7a340_0 .net *"_ivl_22", 0 0, L_0000021858d1c230;  1 drivers
v0000021858d7aa20_0 .net *"_ivl_24", 0 0, L_0000021858d1cc40;  1 drivers
v0000021858d798a0_0 .net *"_ivl_27", 0 0, L_0000021858dde7a0;  1 drivers
v0000021858d7aac0_0 .net *"_ivl_28", 0 0, L_0000021858d1c000;  1 drivers
v0000021858d7a520_0 .net *"_ivl_31", 0 0, L_0000021858ddd120;  1 drivers
v0000021858d7a5c0_0 .net *"_ivl_32", 0 0, L_0000021858d1bf90;  1 drivers
L_0000021858d84378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7ab60_0 .net/2u *"_ivl_36", 31 0, L_0000021858d84378;  1 drivers
v0000021858d7ac00_0 .net *"_ivl_41", 0 0, L_0000021858dde3e0;  1 drivers
v0000021858d7af20_0 .net *"_ivl_43", 0 0, L_0000021858dddee0;  1 drivers
v0000021858d793a0_0 .net *"_ivl_44", 0 0, L_0000021858d1c8c0;  1 drivers
v0000021858d79080_0 .net *"_ivl_47", 0 0, L_0000021858dde480;  1 drivers
v0000021858d7b3b0_0 .net *"_ivl_48", 0 0, L_0000021858d1c540;  1 drivers
v0000021858d7c7b0_0 .net *"_ivl_50", 0 0, L_0000021858d1cb60;  1 drivers
v0000021858d7c670_0 .net *"_ivl_53", 0 0, L_0000021858ddd440;  1 drivers
v0000021858d7b950_0 .net *"_ivl_55", 0 0, L_0000021858dddbc0;  1 drivers
v0000021858d7c350_0 .net *"_ivl_56", 0 0, L_0000021858d1c700;  1 drivers
v0000021858d7b9f0_0 .net *"_ivl_58", 0 0, L_0000021858d1c620;  1 drivers
v0000021858d7bd10_0 .net *"_ivl_6", 31 0, L_0000021858ddef20;  1 drivers
v0000021858d7c2b0_0 .net *"_ivl_9", 0 0, L_0000021858dde2a0;  1 drivers
v0000021858d7cdf0_0 .net "a", 31 0, L_0000021858d82220;  alias, 1 drivers
v0000021858d7c490_0 .net "alucontrol", 2 0, v0000021858d7ad40_0;  alias, 1 drivers
v0000021858d7b6d0_0 .net "b", 31 0, L_0000021858ddee80;  alias, 1 drivers
v0000021858d7ce90_0 .net "condinvb", 31 0, L_0000021858ddeb60;  1 drivers
v0000021858d7bdb0_0 .net "isAddSub", 0 0, L_0000021858d1c5b0;  1 drivers
v0000021858d7b770_0 .var "result", 31 0;
v0000021858d7bef0_0 .net "sum", 31 0, L_0000021858dde700;  1 drivers
v0000021858d7b450_0 .net "v", 0 0, L_0000021858d1c9a0;  1 drivers
v0000021858d7b4f0_0 .net "zero", 0 0, L_0000021858ddea20;  alias, 1 drivers
E_0000021858cc1610/0 .event anyedge, v0000021858d7ad40_0, v0000021858d7bef0_0, v0000021858d7cdf0_0, v0000021858d7b6d0_0;
E_0000021858cc1610/1 .event anyedge, v0000021858d7bef0_0, v0000021858d7b450_0, v0000021858d7b6d0_0;
E_0000021858cc1610 .event/or E_0000021858cc1610/0, E_0000021858cc1610/1;
L_0000021858dddd00 .part v0000021858d7ad40_0, 0, 1;
L_0000021858ddeb60 .functor MUXZ 32, L_0000021858ddee80, L_0000021858d1c850, L_0000021858dddd00, C4<>;
L_0000021858ddef20 .arith/sum 32, L_0000021858d82220, L_0000021858ddeb60;
L_0000021858dde2a0 .part v0000021858d7ad40_0, 0, 1;
L_0000021858ddd6c0 .concat [ 1 31 0 0], L_0000021858dde2a0, L_0000021858d84330;
L_0000021858dde700 .arith/sum 32, L_0000021858ddef20, L_0000021858ddd6c0;
L_0000021858dde340 .part v0000021858d7ad40_0, 2, 1;
L_0000021858ddefc0 .part v0000021858d7ad40_0, 1, 1;
L_0000021858dde7a0 .part v0000021858d7ad40_0, 1, 1;
L_0000021858ddd120 .part v0000021858d7ad40_0, 0, 1;
L_0000021858ddea20 .cmp/eq 32, v0000021858d7b770_0, L_0000021858d84378;
L_0000021858dde3e0 .part v0000021858d7ad40_0, 0, 1;
L_0000021858dddee0 .part L_0000021858d82220, 31, 1;
L_0000021858dde480 .part L_0000021858ddee80, 31, 1;
L_0000021858ddd440 .part L_0000021858d82220, 31, 1;
L_0000021858dddbc0 .part L_0000021858dde700, 31, 1;
S_0000021858cf1d70 .scope module, "ext" "extend" 3 174, 3 208 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000021858d7c850_0 .var "immext", 31 0;
v0000021858d7b810_0 .net "immsrc", 1 0, L_0000021858d82c20;  alias, 1 drivers
v0000021858d7c210_0 .net "instr", 31 7, L_0000021858d82720;  1 drivers
E_0000021858cc1810/0 .event anyedge, v0000021858d794e0_0, v0000021858d7c210_0, v0000021858d7c210_0, v0000021858d7c210_0;
E_0000021858cc1810/1 .event anyedge, v0000021858d7c210_0, v0000021858d7c210_0, v0000021858d7c210_0;
E_0000021858cc1810 .event/or E_0000021858cc1810/0, E_0000021858cc1810/1;
S_0000021858cf1f00 .scope module, "pcadd4" "adder" 3 167, 3 202 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000021858d7bc70_0 .net "a", 31 0, v0000021858d7ccb0_0;  alias, 1 drivers
L_0000021858d840a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021858d7b630_0 .net "b", 31 0, L_0000021858d840a8;  1 drivers
v0000021858d7c5d0_0 .net "y", 31 0, L_0000021858d82ea0;  alias, 1 drivers
L_0000021858d82ea0 .arith/sum 32, v0000021858d7ccb0_0, L_0000021858d840a8;
S_0000021858cea5c0 .scope module, "pcaddbranch" "adder" 3 168, 3 202 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0000021858d7c710_0 .net "a", 31 0, v0000021858d7ccb0_0;  alias, 1 drivers
v0000021858d7c0d0_0 .net "b", 31 0, v0000021858d7c850_0;  alias, 1 drivers
v0000021858d7be50_0 .net "y", 31 0, L_0000021858d82180;  alias, 1 drivers
L_0000021858d82180 .arith/sum 32, v0000021858d7ccb0_0, v0000021858d7c850_0;
S_0000021858cea750 .scope module, "pcmux" "mux2" 3 169, 3 231 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000021858cc0b50 .param/l "WIDTH" 0 3 231, +C4<00000000000000000000000000100000>;
v0000021858d7b090_0 .net "d0", 31 0, L_0000021858d82ea0;  alias, 1 drivers
v0000021858d7cf30_0 .net "d1", 31 0, L_0000021858d82180;  alias, 1 drivers
v0000021858d7bf90_0 .net "s", 0 0, L_0000021858d1c150;  alias, 1 drivers
v0000021858d7c3f0_0 .net "y", 31 0, L_0000021858d831c0;  alias, 1 drivers
L_0000021858d831c0 .functor MUXZ 32, L_0000021858d82ea0, L_0000021858d82180, L_0000021858d1c150, C4<>;
S_0000021858ce90a0 .scope module, "pcreg" "flopr" 3 166, 3 221 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000021858cc1710 .param/l "WIDTH" 0 3 221, +C4<00000000000000000000000000100000>;
v0000021858d7bb30_0 .net "clk", 0 0, v0000021858d829a0_0;  alias, 1 drivers
v0000021858d7c530_0 .net "d", 31 0, L_0000021858d831c0;  alias, 1 drivers
v0000021858d7ccb0_0 .var "q", 31 0;
v0000021858d7c030_0 .net "reset", 0 0, v0000021858d838a0_0;  alias, 1 drivers
E_0000021858cc08d0 .event posedge, v0000021858d7c030_0, v0000021858d15de0_0;
S_0000021858ce9230 .scope module, "resultmux" "mux3" 3 179, 3 239 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000021858cc0990 .param/l "WIDTH" 0 3 239, +C4<00000000000000000000000000100000>;
v0000021858d7b8b0_0 .net *"_ivl_1", 0 0, L_0000021858ddd940;  1 drivers
v0000021858d7c8f0_0 .net *"_ivl_3", 0 0, L_0000021858dddc60;  1 drivers
v0000021858d7c990_0 .net *"_ivl_4", 31 0, L_0000021858dded40;  1 drivers
v0000021858d7ba90_0 .net "d0", 31 0, v0000021858d7b770_0;  alias, 1 drivers
v0000021858d7b130_0 .net "d1", 31 0, L_0000021858d1c4d0;  alias, 1 drivers
L_0000021858d843c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7ca30_0 .net "d2", 31 0, L_0000021858d843c0;  1 drivers
v0000021858d7cad0_0 .net "s", 1 0, L_0000021858d825e0;  alias, 1 drivers
v0000021858d7bbd0_0 .net "y", 31 0, L_0000021858dde660;  alias, 1 drivers
L_0000021858ddd940 .part L_0000021858d825e0, 1, 1;
L_0000021858dddc60 .part L_0000021858d825e0, 0, 1;
L_0000021858dded40 .functor MUXZ 32, v0000021858d7b770_0, L_0000021858d1c4d0, L_0000021858dddc60, C4<>;
L_0000021858dde660 .functor MUXZ 32, L_0000021858dded40, L_0000021858d843c0, L_0000021858ddd940, C4<>;
S_0000021858d7d0a0 .scope module, "rf" "regfile" 3 172, 3 182 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000021858d7c170_0 .net *"_ivl_0", 31 0, L_0000021858d83300;  1 drivers
v0000021858d7b1d0_0 .net *"_ivl_10", 6 0, L_0000021858d83580;  1 drivers
L_0000021858d84180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021858d7b310_0 .net *"_ivl_13", 1 0, L_0000021858d84180;  1 drivers
L_0000021858d841c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7b270_0 .net/2u *"_ivl_14", 31 0, L_0000021858d841c8;  1 drivers
v0000021858d7cb70_0 .net *"_ivl_18", 31 0, L_0000021858d83a80;  1 drivers
L_0000021858d84210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7cc10_0 .net *"_ivl_21", 26 0, L_0000021858d84210;  1 drivers
L_0000021858d84258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d7b590_0 .net/2u *"_ivl_22", 31 0, L_0000021858d84258;  1 drivers
v0000021858d7cd50_0 .net *"_ivl_24", 0 0, L_0000021858d82ae0;  1 drivers
v0000021858d80fd0_0 .net *"_ivl_26", 31 0, L_0000021858d83620;  1 drivers
v0000021858d80210_0 .net *"_ivl_28", 6 0, L_0000021858d83b20;  1 drivers
L_0000021858d840f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d81bb0_0 .net *"_ivl_3", 26 0, L_0000021858d840f0;  1 drivers
L_0000021858d842a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021858d80850_0 .net *"_ivl_31", 1 0, L_0000021858d842a0;  1 drivers
L_0000021858d842e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d80e90_0 .net/2u *"_ivl_32", 31 0, L_0000021858d842e8;  1 drivers
L_0000021858d84138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021858d800d0_0 .net/2u *"_ivl_4", 31 0, L_0000021858d84138;  1 drivers
v0000021858d81d90_0 .net *"_ivl_6", 0 0, L_0000021858d836c0;  1 drivers
v0000021858d80350_0 .net *"_ivl_8", 31 0, L_0000021858d833a0;  1 drivers
v0000021858d80670_0 .net "a1", 4 0, L_0000021858d82680;  1 drivers
v0000021858d81e30_0 .net "a2", 4 0, L_0000021858d827c0;  1 drivers
v0000021858d811b0_0 .net "a3", 4 0, L_0000021858d83c60;  1 drivers
v0000021858d81a70_0 .net "clk", 0 0, v0000021858d829a0_0;  alias, 1 drivers
v0000021858d81750_0 .net "rd1", 31 0, L_0000021858d82220;  alias, 1 drivers
v0000021858d817f0_0 .net "rd2", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d81390 .array "rf", 0 31, 31 0;
v0000021858d80b70_0 .net "wd3", 31 0, L_0000021858dde660;  alias, 1 drivers
v0000021858d808f0_0 .net "we3", 0 0, L_0000021858d83080;  alias, 1 drivers
L_0000021858d83300 .concat [ 5 27 0 0], L_0000021858d82680, L_0000021858d840f0;
L_0000021858d836c0 .cmp/ne 32, L_0000021858d83300, L_0000021858d84138;
L_0000021858d833a0 .array/port v0000021858d81390, L_0000021858d83580;
L_0000021858d83580 .concat [ 5 2 0 0], L_0000021858d82680, L_0000021858d84180;
L_0000021858d82220 .functor MUXZ 32, L_0000021858d841c8, L_0000021858d833a0, L_0000021858d836c0, C4<>;
L_0000021858d83a80 .concat [ 5 27 0 0], L_0000021858d827c0, L_0000021858d84210;
L_0000021858d82ae0 .cmp/ne 32, L_0000021858d83a80, L_0000021858d84258;
L_0000021858d83620 .array/port v0000021858d81390, L_0000021858d83b20;
L_0000021858d83b20 .concat [ 5 2 0 0], L_0000021858d827c0, L_0000021858d842a0;
L_0000021858d83bc0 .functor MUXZ 32, L_0000021858d842e8, L_0000021858d83620, L_0000021858d82ae0, C4<>;
S_0000021858d7d230 .scope module, "srcbmux" "mux2" 3 177, 3 231 0, S_0000021858cedc70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000021858cc2850 .param/l "WIDTH" 0 3 231, +C4<00000000000000000000000000100000>;
v0000021858d80490_0 .net "d0", 31 0, L_0000021858d83bc0;  alias, 1 drivers
v0000021858d81890_0 .net "d1", 31 0, v0000021858d7c850_0;  alias, 1 drivers
v0000021858d81250_0 .net "s", 0 0, L_0000021858d82b80;  alias, 1 drivers
v0000021858d81610_0 .net "y", 31 0, L_0000021858ddee80;  alias, 1 drivers
L_0000021858ddee80 .functor MUXZ 32, L_0000021858d83bc0, v0000021858d7c850_0, L_0000021858d82b80, C4<>;
    .scope S_0000021858cedae0;
T_0 ;
Ewait_0 .event/or E_0000021858cc15d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000021858d79bc0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000021858d7a700_0, 0, 11;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0000021858d7a700_0, 0, 11;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0000021858d7a700_0, 0, 11;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v0000021858d7a700_0, 0, 11;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0000021858d7a700_0, 0, 11;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021858ce4e70;
T_1 ;
Ewait_1 .event/or E_0000021858cc1550, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000021858d7a3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000021858d7a840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000021858d79a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021858d7ad40_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021858ce90a0;
T_2 ;
    %wait E_0000021858cc08d0;
    %load/vec4 v0000021858d7c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021858d7ccb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021858d7c530_0;
    %assign/vec4 v0000021858d7ccb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021858d7d0a0;
T_3 ;
    %wait E_0000021858cc0f10;
    %load/vec4 v0000021858d808f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021858d80b70_0;
    %load/vec4 v0000021858d811b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021858d81390, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021858cf1d70;
T_4 ;
Ewait_2 .event/or E_0000021858cc1810, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000021858d7b810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021858d7c850_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000021858d7c210_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000021858d7c210_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021858d7c210_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021858d7c850_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0000021858d7c210_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000021858d7c210_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021858d7c210_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021858d7c210_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021858d7c850_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021858cd49b0;
T_5 ;
Ewait_3 .event/or E_0000021858cc1610, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000021858d7c490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0000021858d7bef0_0;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0000021858d7bef0_0;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0000021858d7cdf0_0;
    %load/vec4 v0000021858d7b6d0_0;
    %and;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0000021858d7cdf0_0;
    %load/vec4 v0000021858d7b6d0_0;
    %or;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0000021858d7cdf0_0;
    %load/vec4 v0000021858d7b6d0_0;
    %xor;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0000021858d7bef0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000021858d7b450_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0000021858d7cdf0_0;
    %load/vec4 v0000021858d7b6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0000021858d7cdf0_0;
    %load/vec4 v0000021858d7b6d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021858d7b770_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021858cc8c80;
T_6 ;
    %vpi_call/w 3 253 "$readmemh", "riscvtest.txt", v0000021858d14760 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021858c7d570;
T_7 ;
    %wait E_0000021858cc0f10;
    %load/vec4 v0000021858d16060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021858d15f20_0;
    %load/vec4 v0000021858d146c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021858d14bc0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021858d1e3c0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021858d838a0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021858d838a0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000021858d1e3c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021858d829a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021858d829a0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021858d1e3c0;
T_10 ;
    %wait E_0000021858cc0c50;
    %load/vec4 v0000021858d824a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021858d82fe0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000021858d82540_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 33 "$stop" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021858d82fe0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 35 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 36 "$stop" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    ".\riscvsingle_erro.sv";
