
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109916                       # Number of seconds simulated
sim_ticks                                109916284000                       # Number of ticks simulated
final_tick                               537116724000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60224                       # Simulator instruction rate (inst/s)
host_op_rate                                   100957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66195662                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209088                       # Number of bytes of host memory used
host_seconds                                  1660.48                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             81088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29760                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1267                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1732                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               270752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               737725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1008477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          270752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             270752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              270752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              737725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1008477                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1426.642329                       # Cycle average of tags in use
system.l2.total_refs                           802443                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1583                       # Sample count of references to valid blocks.
system.l2.avg_refs                         506.912824                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           524.991019                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             408.553385                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             493.097925                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.128172                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.099744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.120385                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.348301                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                41100                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               402645                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  443745                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           530467                       # number of Writeback hits
system.l2.Writeback_hits::total                530467                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             376838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                376838                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 41100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                779483                       # number of demand (read+write) hits
system.l2.demand_hits::total                   820583                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                41100                       # number of overall hits
system.l2.overall_hits::cpu.data               779483                       # number of overall hits
system.l2.overall_hits::total                  820583                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                465                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                607                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1072                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 660                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 465                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1267                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1732                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                465                       # number of overall misses
system.l2.overall_misses::cpu.data               1267                       # number of overall misses
system.l2.overall_misses::total                  1732                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24698500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     32625000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57323500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34587500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      67212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91911000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24698500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     67212500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91911000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            41565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           403252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              444817                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       530467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            530467                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         377498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            377498                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41565                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            780750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               822315                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41565                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           780750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              822315                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.011187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002410                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.001748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001748                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.011187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001623                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002106                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.011187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001623                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002106                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53115.053763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53747.940692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53473.414179                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52405.303030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52405.303030                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53115.053763                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53048.539858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53066.397229                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53115.053763                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53048.539858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53066.397229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1072                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            660                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1732                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19022000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     25213000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44235000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26597000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26597000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     51810000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70832000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     51810000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70832000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.011187                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002410                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.001748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001748                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.011187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.011187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002106                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40907.526882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41537.067545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41263.992537                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40298.484848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40298.484848                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40907.526882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40891.870560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40896.073903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40907.526882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40891.870560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40896.073903                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13313188                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13313188                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1104224                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7744515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7224036                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.279385                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        219832568                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16932573                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      105173646                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13313188                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7224036                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50418524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2221128                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              150173163                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15303627                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 74590                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          218638906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.804503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.544234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                169333232     77.45%     77.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2812405      1.29%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3206012      1.47%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6477862      2.96%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36809395     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            218638906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.060561                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.478426                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 44417356                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             124297868                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  31190471                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17618564                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1114646                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              174227832                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1114646                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 54676218                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                72871810                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30307087                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              59669144                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              171562055                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48743308                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                546352                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           204166974                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             420645565                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        258980022                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161665543                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4351210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  98316413                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28744599                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7341498                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            248900                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5861                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  168768494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12936                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168494823                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             74375                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          969023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1987787                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1216                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     218638906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.770653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.871803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           101919992     46.62%     46.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            76460603     34.97%     81.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29212523     13.36%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10573978      4.84%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              471810      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       218638906                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25445      0.39%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6470770     99.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143733      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97334176     57.77%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34977280     20.76%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28698193     17.03%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7341441      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168494823                       # Type of FU issued
system.cpu.iq.rate                           0.766469                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6496215                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038554                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          445602128                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114149515                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113056775                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           116597013                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           55601099                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54720049                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113350599                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                61496706                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1419195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       346968                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       111627                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3854                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1114646                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7152691                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4471750                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           168781430                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2169393                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28744599                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7341498                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3941698                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5540                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            161                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1010939                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        93292                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1104231                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167816929                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28447183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            677893                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35683904                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626877                       # Number of branches executed
system.cpu.iew.exec_stores                    7236721                       # Number of stores executed
system.cpu.iew.exec_rate                     0.763385                       # Inst execution rate
system.cpu.iew.wb_sent                      167778495                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167776824                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66905029                       # num instructions producing a value
system.cpu.iew.wb_consumers                  84330612                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.763203                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.793366                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1145219                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1104224                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    217524260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.770658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.986040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    113193139     52.04%     52.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61197005     28.13%     80.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     26008730     11.96%     92.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14079151      6.47%     98.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3046235      1.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    217524260                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               3046235                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    383260102                       # The number of ROB reads
system.cpu.rob.rob_writes                   338678805                       # The number of ROB writes
system.cpu.timesIdled                          169602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1193662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.198326                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.198326                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.454892                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.454892                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250939583                       # number of integer regfile reads
system.cpu.int_regfile_writes               150789664                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92841624                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49170430                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66963318                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  41316                       # number of replacements
system.cpu.icache.tagsinuse                238.568122                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15261407                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  41565                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 367.169662                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     238.568122                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.931907                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.931907                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15261407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15261407                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15261407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15261407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15261407                       # number of overall hits
system.cpu.icache.overall_hits::total        15261407                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        42220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42220                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        42220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        42220                       # number of overall misses
system.cpu.icache.overall_misses::total         42220                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    565533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    565533000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    565533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    565533000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    565533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    565533000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15303627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15303627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15303627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15303627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15303627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15303627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002759                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002759                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13394.907627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13394.907627                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13394.907627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13394.907627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13394.907627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13394.907627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          655                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          655                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41565                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41565                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41565                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41565                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    477355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    477355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    477355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    477355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    477355500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    477355500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002716                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11484.554313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11484.554313                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11484.554313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11484.554313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11484.554313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11484.554313                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 780494                       # number of replacements
system.cpu.dcache.tagsinuse                255.946352                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33345290                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 780750                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  42.709305                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           427339902000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.946352                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999790                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999790                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26492920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26492920                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6852370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6852370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33345290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33345290                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33345290                       # number of overall hits
system.cpu.dcache.overall_hits::total        33345290                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       532783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        532783                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       377501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377501                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       910284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         910284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       910284                       # number of overall misses
system.cpu.dcache.overall_misses::total        910284                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6734269500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6734269500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4937105960                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4937105960                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11671375460                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11671375460                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11671375460                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11671375460                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27025703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27025703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34255574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34255574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34255574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34255574                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.019714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019714                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052214                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026573                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026573                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12639.798004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12639.798004                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13078.391739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13078.391739                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12821.685826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12821.685826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12821.685826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12821.685826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3948                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.115755                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       530467                       # number of writebacks
system.cpu.dcache.writebacks::total            530467                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       129531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129531                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       129534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       129534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       129534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       129534                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       403252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       403252                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       377498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       377498                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       780750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       780750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780750                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4476942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4476942500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4182047960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4182047960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8658990460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8658990460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8658990460                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8658990460                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.052214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022792                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11102.096208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11102.096208                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11078.331435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11078.331435                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11090.605776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11090.605776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11090.605776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11090.605776                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
