

================================================================
== Vivado HLS Report for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'
================================================================
* Date:           Mon Feb 20 14:22:41 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     51|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      19|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      19|     60|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1496_1_fu_48_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_2_fu_62_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_fu_34_p2    |   icmp   |      0|  0|  11|           6|           6|
    |select_ln86_1_fu_54_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln86_2_fu_66_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln86_fu_40_p3    |  select  |      0|  0|   6|           1|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  51|          21|          36|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_ce_reg             |  1|   0|    1|          0|
    |ap_return_int_reg     |  6|   0|    6|          0|
    |select_ln86_1_reg_78  |  6|   0|    6|          0|
    |select_ln86_reg_72    |  6|   0|    6|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 19|   0|   19|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_return   | out |    6| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>> | return value |
|x_0_V_read  |  in |    6|   ap_none  |                    x_0_V_read                    |    scalar    |
|x_1_V_read  |  in |    6|   ap_none  |                    x_1_V_read                    |    scalar    |
|x_2_V_read  |  in |    6|   ap_none  |                    x_2_V_read                    |    scalar    |
|x_3_V_read  |  in |    6|   ap_none  |                    x_3_V_read                    |    scalar    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+

