\hypertarget{group___i_w_d_g___registers___bit_mask}{}\section{I\+W\+DG Registers Bit\+Mask}
\label{group___i_w_d_g___registers___bit_mask}\index{I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}}


I\+W\+DG registers bit mask.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i_w_d_g___registers___bit_mask_ga33abf7b7c76dfda6b6380448a1d28966}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}~((uint32\+\_\+t)0x\+A\+A\+A\+A)
\item 
\#define \hyperlink{group___i_w_d_g___registers___bit_mask_ga493295d56bb62752982234755612386f}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)0x\+C\+C\+C\+C)
\item 
\#define \hyperlink{group___i_w_d_g___registers___bit_mask_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)0x5555)
\item 
\#define \hyperlink{group___i_w_d_g___registers___bit_mask_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x0000)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I\+W\+DG registers bit mask. 



\subsection{Macro Definition Documentation}
\index{I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}!I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}}
\index{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}!I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}{IWDG_KEY_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)0x\+C\+C\+C\+C)}\hypertarget{group___i_w_d_g___registers___bit_mask_ga493295d56bb62752982234755612386f}{}\label{group___i_w_d_g___registers___bit_mask_ga493295d56bb62752982234755612386f}
I\+W\+DG Peripheral Enable \index{I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}!I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}}
\index{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}!I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}{IWDG_KEY_RELOAD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD~((uint32\+\_\+t)0x\+A\+A\+A\+A)}\hypertarget{group___i_w_d_g___registers___bit_mask_ga33abf7b7c76dfda6b6380448a1d28966}{}\label{group___i_w_d_g___registers___bit_mask_ga33abf7b7c76dfda6b6380448a1d28966}
I\+W\+DG Reload Counter Enable \index{I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}!I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}!I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}{IWDG_KEY_WRITE_ACCESS_DISABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE~((uint32\+\_\+t)0x0000)}\hypertarget{group___i_w_d_g___registers___bit_mask_ga9e63bed9af448ad96c4621e74230a415}{}\label{group___i_w_d_g___registers___bit_mask_ga9e63bed9af448ad96c4621e74230a415}
I\+W\+DG KR Write Access Disable \index{I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}!I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}}
\index{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE@{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}!I\+W\+D\+G Registers Bit\+Mask@{I\+W\+D\+G Registers Bit\+Mask}}
\subsubsection[{\texorpdfstring{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}{IWDG_KEY_WRITE_ACCESS_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)0x5555)}\hypertarget{group___i_w_d_g___registers___bit_mask_ga90fbb0a5e42ed25b44c0330ad75724e6}{}\label{group___i_w_d_g___registers___bit_mask_ga90fbb0a5e42ed25b44c0330ad75724e6}
I\+W\+DG KR Write Access Enable 