// Seed: 96912389
module module_0 ();
  id_1 :
  assert property (@(posedge id_1) 1'b0 + id_1)
  else $display(id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2 ? id_2 : 1;
  xor primCall (id_1, id_2, id_3, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_6;
  wire id_8;
endmodule
