// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2025 Nuvoton Technology

/dts-v1/;
#include "nuvoton-npcm845.dtsi"
#include <dt-bindings/leds/common.h>

/ {
	model = "NPCM845 GB200NVL DC-SCM";
	compatible = "nuvoton,npcm845";

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		serial2 = &serial3;
		serial3 = &serial4;
		ethernet0 = &gmac0;
		ethernet2 = &gmac2;
		ethernet3 = &gmac3;
		mdio-gpio0 = &mdio0;
		fiu0 = &fiu0;
		fiu1 = &fiu1;
		fiu3 = &fiu3;
		i2c0 = &i2c14;
		i2c1 = &i2c15;
		i2c2 = &i2c20;
		i2c3 = &i2c23;
		i2c4 = &i2c24;
		i2c5 = &i2c25;
		i2c6 = &i2c26;
		i2c7 = &i2c2;
		i2c8 = &i2c3;
		i2c9 = &i2c6;
		i2c10 = &i2c5;
		i2c11 = &i2c13;
		i2c12 = &i2c7;
		i2c13 = &i2c0;
		i2c14 = &i2c16;
		i2c15 = &i2c12;
		i2c16 = &imux16;
		i2c17 = &imux17;
		i2c18 = &imux18;
		i2c19 = &imux19;
		i2c20 = &imux20;
		i2c21 = &imux21;
		i2c22 = &imux22;
		i2c23 = &imux23;
		i2c24 = &imux24;
		i2c25 = &imux25;
		i2c26 = &imux26;
		i2c27 = &imux27;
		i2c28 = &imux28;
		i2c29 = &imux29;
		i2c30 = &imux30;
		i2c31 = &imux31;
		i2c32 = &imux32;
		i2c33 = &imux33;
		i2c34 = &imux34;
		i2c35 = &imux35;
		i2c36 = &imux36;
		i2c37 = &imux37;
		i2c38 = &imux38;
		i2c39 = &imux39;
		i2c40 = &e1si2c0;
		i2c41 = &e1si2c1;
		i2c42 = &e1si2c2;
		i2c43 = &e1si2c3;
		i2c44 = &e1si2c4;
		i2c45 = &e1si2c5;
		i2c46 = &e1si2c6;
		i2c47 = &e1si2c7;
		i2c48 = &i2c17mux0;
		i2c49 = &i2c17mux1;
		i2c50 = &i2c17mux2;
		i2c51 = &i2c17mux3;
		i2c52 = &i2c25mux0;
		i2c53 = &i2c25mux1;
		i2c54 = &i2c25mux2;
		i2c55 = &i2c25mux3;
		i2c56 = &i2c29mux0;
		i2c57 = &i2c29mux1;
		i2c58 = &i2c29mux2;
		i2c59 = &i2c29mux3;
		i2c60 = &i2c1;
		i2c61 = &i2c11;
	};

	chosen {
		stdout-path = &serial0;
	};

	memory {
		reg = <0x0 0x0 0x0 0x40000000>;
	};

	led_bmc_hb {
		compatible = "gpio-leds";
		heartbeat {
			label = "heartbeat";
			gpios = <&gpio2 19 GPIO_ACTIVE_LOW>; /* gpio83 */
			linux,default-trigger = "timer";
			led-pattern = <1000 1000>;
			default-state = "on";
		};
	};

	refclk: refclk-25mhz {
		compatible = "fixed-clock";
		clock-output-names = "ref";
		clock-frequency = <25000000>;
		#clock-cells = <0>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		tip_reserved: tip@0x0 {
			reg = <0x0 0x0 0x0 0x6200000>;
		};
	};

	mdio0: mdio@0 {
		compatible = "virtual,mdio-gpio";
		gpios = <&gpio1 25 GPIO_ACTIVE_HIGH>,
			<&gpio1 26 GPIO_ACTIVE_HIGH>; 
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@1 {
		};
	};
};

&gmac0 {
	phy-mode = "rgmii-id";
	snps,eee-force-disable;
	status = "okay";
};

&gmac2 {
	//status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&r1_pins
		     &r1oen_pins>;
	use-ncsi;
	//mellanox,multi-host;
};

&gmac3 {
	//status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&r2_pins
		     &r2oen_pins>;
	use-ncsi;
	//mellanox,multi-host;
};

&sgpio1 {
	status = "okay";
	gpio-line-names =
	"","","","","","","","",
	"","","","","","","","",
	"RUN_POWER_FAULT_L-I","SYS_RST_IN_L-O","RUN_POWER_PG-I","PWR_BRAKE_L-O","SYS_RST_OUT_L-I","RUN_POWER_EN-O","L0L1_RST_REQ_OUT_L-I","SHDN_FORCE_L-O",
	"L2_RST_REQ_OUT_L-I","SHDN_REQ_L-O","SHDN_OK_L-I","UID_LED_N-O","BMC_I2C1_FPGA_ALERT_L-I","SYS_FAULT_LED_N-O","BMC_I2C0_FPGA_ALERT_L-I","PWR_LED_N-O",
	"FPGA_RSVD_FFU3-I","","FPGA_RSVD_FFU2-I","","FPGA_RSVD_FFU1-I","","FPGA_RSVD_FFU0-I","BMC_I2C_SSIF_ALERT_L-O",
	"CPU_BOOT_DONE-I","JTAG_MUX_SELECT-O","SPI_BMC_FPGA_INT_L-I","RTC_CLR_L-O","THERM_BB_WARN_L-I","UART_MUX_SEL-O","THERM_BB_OVERT_L-I","",
	"CPU0_UPHY3_PRSNT1_L-I","IOBRD0_RUN_POWER_EN-O","CPU0_UPHY3_PRSNT0_L-I","IOBRD1_RUN_POWER_EN-O","CPU0_UPHY2_PRSNT1_L-I","FPGA_RSVD_FFU4-O","CPU0_UPHY2_PRSNT0_L-I","FPGA_RSVD_FFU5-O",
	"CPU0_UPHY1_PRSNT1_L-I","FPGA_RSVD_FFU6-O","CPU0_UPHY1_PRSNT0_L-I","FPGA_RSVD_FFU7-O","CPU0_UPHY0_PRSNT1_L-I","RSVD_NV_PLT_DETECT-O","CPU0_UPHY0_PRSNT0_L-I","SPI1_INT_L-O",
	"CPU1_UPHY3_PRSNT1_L-I","","CPU1_UPHY3_PRSNT0_L-I","HMC_EROT_MUX_STATUS","CPU1_UPHY2_PRSNT1_L-I","","CPU1_UPHY2_PRSNT0_L-I","",
	"CPU1_UPHY1_PRSNT1_L-I","","CPU1_UPHY1_PRSNT0_L-I","","CPU1_UPHY0_PRSNT1_L-I","","CPU1_UPHY0_PRSNT0_L-I","",
	"FAN1_PRESENT_L-I","","FAN0_PRESENT_L-I","","","","IPEX_CABLE_PRSNT_L-I","",
	"M2_1_PRSNT_L-I","","M2_0_PRSNT_L-I","","CPU1_UPHY4_PRSNT1_L-I","","CPU0_UPHY4_PRSNT0_L-I","",
	"","","I2C_RTC_ALERT_L-I","","FAN7_PRESENT_L-I","","FAN6_PRESENT_L-I","",
	"FAN5_PRESENT_L-I","","FAN4_PRESENT_L-I","","FAN3_PRESENT_L-I","","FAN2_PRESENT_L-I","",
	"IOBRD0_IOX_INT_L-I","","IOBRD1_PRSNT_L-I","","IOBRD0_PRSNT_L-I","","IOBRD1_PWR_GOOD-I","",
	"IOBRD0_PWR_GOOD-I","","","","","","FAN_FAIL_IN_L-I","",
	"","","","","","","PDB_CABLE_PRESENT_L-I","",
	"","","CHASSIS_PWR_BRK_L-I","","","","IOBRD1_IOX_INT_L-I","",
	"10GBE_SMBALRT_L-I","","PCIE_WAKE_L-I","","I2C_M21_ALERT_L-I","","I2C_M20_ALERT_L-I","",
	"TRAY_FAST_SHDN_L-I","","UID_BTN_N-I","","PWR_BTN_L-I","","PSU_SMB_ALERT_L-I","",
	"","","","","NODE_LOC_ID[0]-I","","NODE_LOC_ID[1]-I","",
	"NODE_LOC_ID[2]-I","","NODE_LOC_ID[3]-I","","NODE_LOC_ID[4]-I","","NODE_LOC_ID[5]-I","",
	"FAN10_PRESENT_L-I","","FAN9_PRESENT_L-I","","FAN8_PRESENT_L-I","","FPGA1_READY_HMC-I","",
	"DP_HPD-I","","HMC_I2C3_FPGA_ALERT_L-I","","HMC_I2C2_FPGA_ALERT_L-I","","FPGA0_READY_HMC-I","",
	"","","","","","","","",
	"LEAK_DETECT_ALERT_L-I","","MOD1_B2B_CABLE_PRESENT_L-I","","MOD1_CLINK_CABLE_PRESENT_L-I","","FAN11_PRESENT_L-I","",
	"","","","","","","","",
	"","","","","","","","",
	"","","","","","","","",
	"","","","","","","","",
	"RSVD_SGPIO_IN_CRC[0]","RSVD_SGPIO_O_CRC[7]","RSVD_SGPIO_IN_CRC[1]","RSVD_SGPIO_O_CRC[6]","RSVD_SGPIO_IN_CRC[2]","RSVD_SGPIO_O_CRC[5]","RSVD_SGPIO_IN_CRC[3]","RSVD_SGPIO_O_CRC[4]",
	"RSVD_SGPIO_IN_CRC[4]","RSVD_SGPIO_O_CRC[3]","RSVD_SGPIO_IN_CRC[5]","RSVD_SGPIO_O_CRC[2]","RSVD_SGPIO_IN_CRC[6]","RSVD_SGPIO_O_CRC[1]","RSVD_SGPIO_IN_CRC[7]","RSVD_SGPIO_O_CRC[0]";
};

&sgpio2 {
	status = "okay";
	gpio-line-names =
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","";
};

&gcr {
	mux-controller {
		compatible = "mmio-mux";
		#mux-control-cells = <1>;
		mux-reg-masks = <0x38 0x07>;
		idle-states = <2>; // UART switch mode 3
	};
};

&serial0 {
	status = "okay";
};

&serial1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&bmcuart1_pins>;
};

&serial3 {
	status = "okay";
};

&serial4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&bu4b_pins>;
};

&fiu0 {
	status = "okay";
	reg = <0x0 0xfb000000 0x0 0x1000>;
	reg-names = "control";
	spi-nor@0 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-rx-bus-width = <2>;
		spi-tx-bus-width = <2>;
		reg = <0>;
		spi-max-frequency = <5000000>;
		partitions@80000000 {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			bmc@0 {
				label = "bmc";
				reg = <0x00000000 0x04000000>;
			};
			u-boot@0 {
				label = "u-boot";
				reg = <0x00000000 0x003c0000>;
			};
			u-boot-env@3c0000 {
				label = "u-boot-env";
				reg = <0x003c0000 0x00040000>;
			};
			kernel@400000 {
				label = "kernel";
				reg = <0x00400000 0x00800000>;
			};
			rofs@c00000 {
				label = "rofs";
				reg = <0x00c00000 0x03400000>;
			};
		};
	};
	spi-nor@1 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-rx-bus-width = <2>;
		spi-tx-bus-width = <2>;
		reg = <1>;
		spi-max-frequency = <5000000>;
		partitions@88000000 {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			alt-bmc@0 {
				label = "alt-bmc";
				reg = <0x00000000 0x04000000>;
			};
		};
	};
};

&fiu1 {
	/*pinctrl-0 = <&spi1_pins>, <&spi1quad_pins>;*/
	status = "okay";
	spi-nor@0 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-rx-bus-width = <2>;
		spi-tx-bus-width = <2>;
		reg = <0>;
		spi-max-frequency = <5000000>;
		partitions@A0000000 {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			system1@0 {
				label = "spi1-system1";
				reg = <0x0 0x0>;
			};
		};
	};
};

&fiu3 {
	pinctrl-0 = <&spi3_pins>, <&spi3quad_pins>;
	status = "okay";
	spi-nor@0 {
		compatible = "jedec,spi-nor";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-rx-bus-width = <2>;
		spi-tx-bus-width = <2>;
		reg = <0>;
		spi-max-frequency = <5000000>;
		partitions@A0000000 {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			system1@0 {
				label = "spi3-system1";
				reg = <0x0 0x0>;
			};
		};
	};
};

&ehci1 {
	status = "okay";
};

&ehci2 {
	status = "okay";
};

&ohci1 {
        status = "okay";
};

&sdhci {
	status = "okay";
};

&pcie {
	/* used for e1000e PCI -> AXI window opening */
	//dma-ranges = <0x02000000 0 0x00000000 0x0 0x00000000 0 0x40000000>;
	//npcm-pci-ep-rst = <&gpio3 24 1>;
	status = "okay";
};

&pcimbox {
	status = "okay";
};

&jtm1 {
	status = "okay";
};

&jtm2 {
	status = "okay";
};

&rng {
	status = "okay";
};

&adc {
	#io-channel-cells = <1>;
	status = "okay";
};

&watchdog1 {
	status = "okay";
};


&pspi {
	status = "okay";
	cs-gpios = <&gpio7 9 GPIO_ACTIVE_LOW>; /* gpio233 */
	pinctrl-0 = <&pspi_pins
		     &pspi_di_slew
		     &pspi_d0_slew
		     &pspi_ck_slew>;

	// NPCT760AACYX TPM
	spi-max-frequency = <1000000>;
	tpmdev@0 {
		compatible = "infineon,slb9670", "tcg,tpm_tis-spi";
		reg = <0>;
	};
};

&i2c1 {
	status = "okay";
	rtc0: rtc@6f {
		compatible = "nuvoton,nct3018y";
		reg = <0x6f>;
		interrupt-parent = <&gpio3>;
		interrupts = <24 IRQ_TYPE_EDGE_FALLING>; /* gpio120 */
		interrupt-names = "irq";
		wakeup-source;
	};
};

&i2c3 {
	status = "okay";
	clock-frequency = <400000>;
	multi-master;
};

&i2c5 {
	status = "okay";
	clock-frequency = <400000>;

	temperature-sensor@48 {
		compatible = "ti,tmp75";
		reg = <0x48>;
	};

	eeprom@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;
		pagesize = <8>;
	};
};

&i2c6 {
	status = "okay";
	// Module 0, Expander @0x20
	exp0: pca9555@20 {
		compatible = "nxp,pca9555";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>; /* gpio127 */

		gpio-line-names =
		"FPGA_THERM_OVERT_L-I",
		"FPGA_READY_BMC-I",
		"HMC_BMC_DETECT-O",
		"HMC_PGOOD-O",
		"",
		"BMC_STBY_CYCLE-O",
		"FPGA_EROT_FATAL_ERROR_L-I",
		"WP_HW_EXT_CTRL_L-O",
		"EROT_FPGA_RST_L-O",
		"FPGA_EROT_RECOVERY_L-O",
		"BMC_EROT_FPGA_SPI_MUX_SEL-O",
		"USB_HUB_RESET_L-O",
		"NCSI_CS1_SEL-O",
		"SGPIO_EN_L-O",
		"B2B_IOEXP_INT_L-I",
		"I2C_BUS_MUX_RESET_L-O";
	};

	// Module 1, Expander @0x21
	exp1: pca9555@21 {
		compatible = "nxp,pca9555";
		reg = <0x21>;
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>; /* gpio127 */

		gpio-line-names =
		"SEC_FPGA_THERM_OVERT_L-I",
		"SEC_FPGA_READY_BMC-I",
		"",
		"",
		"",
		"",
		"SEC_FPGA_EROT_FATAL_ERROR_L-I",
		"SEC_WP_HW_EXT_CTRL_L-O",
		"SEC_EROT_FPGA_RST_L-O",
		"SEC_FPGA_EROT_RECOVERY_L-O",
		"SEC_BMC_EROT_FPGA_SPI_MUX_SEL-O",
		"SEC_USB2_HUB_RST_L-O",
		"",
		"",
		"",
		"SEC_I2C_BUS_MUX_RESET_L-O";
	};

	// HMC Expander @0x27
	exp2: pca9555@27 {
		compatible = "nxp,pca9555";
		reg = <0x27>;
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>; /* gpio127 */

		gpio-line-names =
		"HMC_PRSNT_L-I",
		"HMC_READY-I",
		"HMC_EROT_FATAL_ERROR_L-I",
		"I2C_MUX_SEL-O",
		"HMC_EROT_SPI_MUX_SEL-O",
		"HMC_EROT_RECOVERY_L-O",
		"HMC_EROT_RST_L-O",
		"GLOBAL_WP_HMC-O",
		"FPGA_RST_L-O",
		"USB2_HUB_RST-O",
		"CPU_UART_MUX_SEL-O",
		"",
		"",
		"",
		"",
		"";
	};

	// HMC Expander @0x74
	exp3: pca9555@74 {
		compatible = "nxp,pca9555";
		reg = <0x74>;
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>; /* gpio127 */

		gpio-line-names =
		"IOB_PRSNT_L",
		"IOB_DP_HPD",
		"IOX_BMC_RESET",
		"IOB_IOEXP_INT_L",
		"IOB_UID_LED_L",
		"IOB_UID_BTN_L",
		"IOB_SYS_RST_BTN_L",
		"IOB_PWR_LED_L",
		"IOB_PWR_BTN_L",
		"IOB_PHY_RST",
		"CPLD_JTAG_MUX_SEL",
		"",
		"",
		"",
		"",
		"";
	};
};

&i2c11 {
	status = "okay";
	//Internal eeprom for DVO
	slave_eeprom: slave_eeprom@40000050 {
		compatible = "slave-24c02";
		reg = <0x40000050>;
		status = "okay";
	};
};

&i2c12 {
	status = "okay";
	clock-frequency = <100000>;
	multi-master;

	//E1.S drive slot 4-7
	i2c-switch@77 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x77>;
		i2c-mux-idle-disconnect;

		e1si2c4: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		e1si2c5: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
		};

		e1si2c6: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		e1si2c7: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};
};

&i2c14 {
	status = "okay";
	clock-frequency = <400000>;
	ssif-bmc@10 {
		compatible = "ssif-bmc";
		alert-gpio = <&sgpio1 39 GPIO_ACTIVE_LOW>;
		pulse_width_us = <5>;
		timeout_ms = <4995>;
		reg = <0x10>;
	};
};

&i2c15 {
	status = "okay";
	clock-frequency = <400000>;
	multi-master;
};

&i2c16 {
	status = "okay";
	clock-frequency = <100000>;
	multi-master;

	//E1.S drive slot 0-3
	i2c-switch@77 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x77>;
		i2c-mux-idle-disconnect;

		e1si2c0: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		e1si2c1: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
		};

		e1si2c2: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		e1si2c3: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};
};

&i2c20 {
	status = "okay";
	clock-frequency = <400000>;
	multi-master;
};

&i2c24 {
	status = "okay";
	clock-frequency = <400000>;
	pinctrl-0 = <&smb8_pins>;

	// Module 0, Expander @0x21
	exp4: pca9555@21 {
		compatible = "nxp,pca9555";
		reg = <0x21>;
		gpio-controller;
		#gpio-cells = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <31 IRQ_TYPE_EDGE_FALLING>; /* gpio127 */

		gpio-line-names =
		"RTC_MUX_SEL-O",
		"PCI_MUX_SEL-O",
		"TPM_MUX_SEL-O",
		"FAN_MUX-SEL-O",
		"SGMII_MUX_SEL-O",
		"DP_MUX_SEL-O",
		"UPHY3_USB_SEL-O",
		"NCSI_MUX_SEL-O",
		"BMC_PHY_RST-O",
		"RTC_CLR_L-O",
		"BMC_12V_CTRL-O",
		"PS_RUN_IO0_PG-I",
		"",
		"",
		"",
		"";
	};
};

&i2c25 {
	status = "okay";
	clock-frequency = <400000>;
	multi-master;
	pinctrl-0 = <&smb9_pins>;

	i2c-switch@71 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x71>;
		i2c-mux-idle-disconnect;

		imux16: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux17: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			i2c-switch@74 {
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;
				i2c-mux-idle-disconnect;

				i2c17mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
				};

				i2c17mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
				};

				i2c17mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
				};

				i2c17mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
				};
			};
		};

		imux18: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux19: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};

	i2c-switch@72 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x72>;
		i2c-mux-idle-disconnect;

		imux20: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux21: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			pca9555@20 {
				compatible = "nxp,pca9555";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <2>;
				#address-cells = <1>;
				#size-cells = <0>;
				gpio-line-names =
					"RST_CX_0_L-O",
					"RST_CX_1_L-O",
					"CX0_SSD0_PRSNT_L-I",
					"CX1_SSD1_PRSNT_L-I",
					"CX_BOOT_CMPLT_CX0-I",
					"CX_BOOT_CMPLT_CX1-I",
					"CX_TWARN_CX0_L-I",
					"CX_TWARN_CX1_L-I",
					"CX_OVT_SHDN_CX0-I",
					"CX_OVT_SHDN_CX1-I",
					"FNP_L_CX0-O",
					"FNP_L_CX1-O",
					"",
					"MCU_GPIO-I",
					"MCU_RST_N-O",
					"MCU_RECOVERY_N-O";
			};
		};

		imux22: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux23: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};

	i2c-switch@73 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x73>;
		i2c-mux-idle-disconnect;

		imux24: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux25: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			i2c-switch@70 {
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x70>;
				i2c-mux-idle-disconnect;

				i2c25mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
				};

				i2c25mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
				};

				i2c25mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
				};

				i2c25mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
				};
			};
		};

		imux26: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux27: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};

	i2c-switch@75 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x75>;
		i2c-mux-idle-disconnect;

		imux28: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux29: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			i2c-switch@74 {
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;
				i2c-mux-idle-disconnect;

				i2c29mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
				};

				i2c29mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
				};

				i2c29mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
				};

				i2c29mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
				};
			};
		};

		imux30: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux31: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};

	i2c-switch@76 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x76>;
		i2c-mux-idle-disconnect;

		imux32: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux33: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			pca9555@21 {
				compatible = "nxp,pca9555";
				reg = <0x21>;
				gpio-controller;
				#gpio-cells = <2>;
				#address-cells = <1>;
				#size-cells = <0>;
				gpio-line-names =
					"SEC_RST_CX_0_L-O",
					"SEC_RST_CX_1_L-O",
					"SEC_CX0_SSD0_PRSNT_L-I",
					"SEC_CX1_SSD1_PRSNT_L-I",
					"SEC_CX_BOOT_CMPLT_CX0-I",
					"SEC_CX_BOOT_CMPLT_CX1-I",
					"SEC_CX_TWARN_CX0_L-I",
					"SEC_CX_TWARN_CX1_L-I",
					"SEC_CX_OVT_SHDN_CX0-I",
					"SEC_CX_OVT_SHDN_CX1-I",
					"SEC_FNP_L_CX0-O",
					"SEC_FNP_L_CX1-O",
					"",
					"SEC_MCU_GPIO-I",
					"SEC_MCU_RST_N-O",
					"SEC_MCU_RECOVERY_N-O";
			};
		};

		imux34: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux35: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};

	i2c-switch@77 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x77>;
		i2c-mux-idle-disconnect;

		imux36: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
		};

		imux37: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
		};

		imux38: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};

		imux39: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
		};
	};
};

&i2c26 {
	status = "okay";
	clock-frequency = <400000>;
	pinctrl-0 = <&smb10_pins>;

	hsc@12 {
		compatible = "ti,lm5066i";
		reg = <0x12>;
		shunt-resistor-micro-ohms = <190>;
		status = "okay";
	};

	hsc@14 {
		compatible = "ti,lm5066i";
		reg = <0x14>;
		shunt-resistor-micro-ohms = <190>;
		status = "okay";
	};

	max31790_1 {
		compatible = "maxim,max31790";
		reg = <0x20>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	max31790_2 {
		compatible = "maxim,max31790";
		reg = <0x23>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	max31790_3 {
		compatible = "maxim,max31790";
		reg = <0x2c>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	max31790_4 {
		compatible = "maxim,max31790";
		reg = <0x2f>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&i3c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c0_pins
		     &i3c0_scl_slew
		     &i3c0_sda_slew>;
};

&i3c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c1_pins
		     &i3c1_scl_slew
		     &i3c1_sda_slew>;
};

&i3c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c2_pins
		     &i3c2_scl_slew
		     &i3c2_sda_slew>;
};

&i3c3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c3_pins
		     &i3c3_scl_slew
		     &i3c3_sda_slew>;
};

&i3c4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c4_pins
		     &i3c4_scl_slew
		     &i3c4_sda_slew>;
};

&i3c5 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i3c5_pins
		     &i3c5_scl_slew
		     &i3c5_sda_slew>;
};

&pinctrl {
	pinctrl-names = "default";
	pinctrl-0 = <&tp_uart_pins
		     &pin120_input>;

	gpio0: gpio@f0010000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*0-31*/
		"","","","","","","","",
		"BMC_FRU_WP-O","","","","","","","",
		"PCB_TEMP_ALERT-I","","","","","","","",
		"","","","","","","","";
	};

	gpio1: gpio@f0011000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*32-63*/
		"","","","","","","","SPI_HOST_TPM_RST_L-O",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","";
	};

	gpio2: gpio@f0012000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*64-95*/
		"","","UART1_MUX_SEL-O","UART3_MUX_SEL-O","SGPIO_BMC_EN-O","SGPIO_I2C_MUX_SEL-O","TPM_MUX_SEL-O","",
		"","","","","","","SPI_BMC_FPGA_INT_L-I","",
		"","HMC_RESET_L-O","STBY_POWER_EN-O","","","","FPGA_PEX_RST_L-O","",
		"","","","","","","","";
	};

	gpio3: gpio@f0013000 {
		interrupt-controller;
		#interrupt-cells = <2>; gpio-line-names =
		/*96-127*/
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","IO_EXPANDER_INT_L-I";
	};

	gpio4: gpio@f0014000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*128-159*/
		"","","","","","","","",
		"","","","","","","","",
		"STBY_POWER_PG-I","","","","","","","",
		"","","","EMMC_RST-O","","","","";
	};

	gpio5: gpio@f0015000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*160-191*/
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","BMC_READY-O","","","","";
	};

	gpio6: gpio@f0016000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*192-223*/
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","",""; };

	gpio7: gpio@f0017000 {
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
		/*224-255*/
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","",
		"","","","","","","","";
	};

	tp_uart_pins: tp-uart-pins {
		groups = "tp_uart";
		function = "tp_uart";
	};

	pspi_di_slew: pspi-di-slew {
		pins = "GPIO17/PSPI_DI/CP1_GPIO5";
		slew-rate = <1>;
	};

	pspi_d0_slew: pspi-d0-slew {
		pins = "GPIO18/PSPI_D0/SMB4B_SDA";
		slew-rate = <1>;
	};

	pspi_ck_slew: pspi-ck-slew {
		pins = "GPIO19/PSPI_CK/SMB4B_SCL";
		slew-rate = <1>;
	};

	pin120_input: pin120-input {
		pins = "GPIO120/SMB2C_SDA";
		bias-disable;
		input-enable;
	};

	pin233_ol: pin233-ol {
		pins = "GPIO233/SPI1_nCS1/FM1_CSO";
		bias-disable;
		output-low;
	};

	i3c0_scl_slew: i3c0scl-slew {
		pins = "GPIO240/I3C0_SCL";
		slew-rate = <1>;
	};

	i3c0_sda_slew: i3c0sda-slew {
		pins = "GPIO241/I3C0_SDA";
		slew-rate = <1>;
	};

	i3c1_scl_slew: i3c1scl-slew {
		pins = "GPIO242/I3C1_SCL";
		slew-rate = <1>;
	};

	i3c1_sda_slew: i3c1sda-slew {
		pins = "GPIO243/I3C1_SDA";
		slew-rate = <1>;
	};

	i3c2_scl_slew: i3c2scl-slew {
		pins = "GPIO244/I3C2_SCL";
		slew-rate = <1>;
	};

	i3c2_sda_slew: i3c2sda-slew {
		pins = "GPIO245/I3C2_SDA";
		slew-rate = <1>;
	};

	i3c3_scl_slew: i3c3scl-slew {
		pins = "GPIO246/I3C3_SCL";
		slew-rate = <1>;
	};

	i3c3_sda_slew: i3c3sda-slew {
		pins = "GPIO247/I3C3_SDA";
		slew-rate = <1>;
	};

	i3c4_scl_slew: i3c4scl-slew {
		pins = "GPIO33/I3C4_SCL";
		slew-rate = <1>;
	};

	i3c4_sda_slew: i3c4sda-slew {
		pins = "GPIO34/I3C4_SDA";
		slew-rate = <1>;
	};

	i3c5_scl_slew: i3c5scl-slew {
		pins = "GPIO106/I3C5_SCL";
		slew-rate = <1>;
	};

	i3c5_sda_slew: i3c5sda-slew {
		pins = "GPIO107/I3C5_SDA";
		slew-rate = <1>;
	};
};
