parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|xor|eax|eax|	|ret|	|CONS|<Bool|__le__|reg_rdi|const_3|>	|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__eq__|__and__|ZeroExt|56|mem_0|const_1|const_2|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__le__|reg_rdi|const_3|>	|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__ne__|__and__|ZeroExt|56|mem_0|const_1|const_2|>	|<Bool|__ne__|mem_0|43|>	|<Bool|__ne__|ret_0|const_2|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|add|rbx|1|	|jmp|const_13|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__le__|reg_rdi|const_3|>	|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__ne__|__and__|ZeroExt|56|mem_0|const_1|const_2|>	|<Bool|__eq__|mem_0|43|>	|<Bool|__ne__|ret_1|const_2|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|cmp|byte|ptr|rbx|const_14|	|mov|edx|8|	|jne|const_15|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|Not|__eq__|mem_0|0|>	|<Bool|Not|__eq__|mem_0|43|>	|<Bool|__eq__|ret_0|const_2|>	|<Bool|__ne__|mem_0|48|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|add|rbx|1|	|jmp|const_13|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|cmp|byte|ptr|rbx|const_14|	|mov|edx|8|	|jne|const_15|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__eq__|mem_0|43|>	|<Bool|__eq__|ret_1|const_2|>	|<Bool|__eq__|__add__|const_17|reg_rdi|const_16|>	|<Bool|__ne__|mem_1|48|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|cmp|byte|ptr|rbx|const_14|	|mov|edx|8|	|jne|const_15|	|movzx|eax|byte|ptr|rbx|+|1|	|xor|edx|edx|	|and|eax|const_18|	|cmp|al|const_19|	|sete|dl|	|lea|edx|rdx*8|+|8|	|jmp|const_15|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__eq__|mem_0|48|>	|<Bool|__eq__|ret_0|const_2|>	|<Bool|__eq__|__add__|reg_rdi|const_17|const_16|>	,DUM
parse|old|offset DUM,movzx|edx|byte|ptr|rdi|	|test|dl|dl|	|je|const_4|	|push|rbp|	|push|rbx|	|mov|rbp|rsi|	|mov|rbx|rdi|	|sub|rsp|8|	|cmp|dl|const_7|	|je|const_8|	|add|rbx|1|	|jmp|const_13|	|mov|esi|const_10|	|mov|rdi|rbx|	|call|const_9|	|test|rax|rax|	|mov|edx|const_11|	|je|const_6|	|cmp|byte|ptr|rbx|const_14|	|mov|edx|8|	|jne|const_15|	|movzx|eax|byte|ptr|rbx|+|1|	|xor|edx|edx|	|and|eax|const_18|	|cmp|al|const_19|	|sete|dl|	|lea|edx|rdx*8|+|8|	|jmp|const_15|	|lea|r8|rip|+|const_5|	|mov|rcx|rbp|	|xor|esi|esi|	|mov|rdi|rbx|	|call|const_12|	|test|eax|eax|	|pop|rdx|	|sete|al|	|pop|rbx|	|pop|rbp|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_0|>	|<Bool|__eq__|mem_0|43|>	|<Bool|__eq__|ret_1|const_2|>	|<Bool|__eq__|mem_1|48|>	|<Bool|__eq__|__add__|reg_rdi|const_21|const_20|>	,DUM
