
****** PlanAhead v13.2 (64-bit)
  **** Build 131561 by hdbuild on Thu Jun 16 16:53:07 PDT 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -343 day(s)
INFO: [ArchReader-0] Loading parts and site information from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source /home/jenn/git/quad_fpga/pa.fromHdl.tcl
# create_project -name quad_fpga -dir "/home/jenn/git/quad_fpga/planAhead_run_1" -part xc6slx25ftg256-3
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/opt/Xilinx/13.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top toplevel $srcset
# set_param project.paUcfFile  "toplevel.ucf"
# set hdlfile [add_files [list {ipcore_dir/fifo.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spi_slave.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reg_file.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/fifo.ngc}]
# set hdlfile [add_files [list {pcm_gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mem_spi.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/clk_100mhz/example_design/clk_100mhz_exdes.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/clk_100mhz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {toplevel.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "toplevel.ucf" -fileset [get_property constrset [current_run]]
# add_files "ipcore_dir/fifo.ncf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx25ftg256-3
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "/opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "/home/jenn/git/quad_fpga/ipcore_dir/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/jenn/git/quad_fpga/spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <rtl> of entity <spi_slave>.
WARNING: [HDL-957] Case choice must be a locally static expression [/home/jenn/git/quad_fpga/spi_slave.vhd:361]
WARNING: [HDL-957] Case choice must be a locally static expression [/home/jenn/git/quad_fpga/spi_slave.vhd:369]
WARNING: [HDL-957] Case choice must be a locally static expression [/home/jenn/git/quad_fpga/spi_slave.vhd:378]
Parsing VHDL file "/home/jenn/git/quad_fpga/reg_file.vhd" into library work
Parsing entity <reg_file>.
Parsing architecture <Behavioral> of entity <reg_file>.
Parsing VHDL file "/home/jenn/git/quad_fpga/pcm_gen.vhd" into library work
Parsing entity <pcm_gen>.
Parsing architecture <Behavioral> of entity <pcm_gen>.
Parsing VHDL file "/home/jenn/git/quad_fpga/mem_spi.vhd" into library work
Parsing entity <mem_spi>.
Parsing architecture <Behavioral> of entity <mem_spi>.
WARNING: [HDL-946] Actual for formal port din is neither a static name nor a globally static expression [/home/jenn/git/quad_fpga/mem_spi.vhd:152]
Parsing VHDL file "/home/jenn/git/quad_fpga/ipcore_dir/clk_100mhz/example_design/clk_100mhz_exdes.vhd" into library work
Parsing entity <clk_100mhz_exdes>.
Parsing architecture <xilinx> of entity <clk_100mhz_exdes>.
Parsing VHDL file "/home/jenn/git/quad_fpga/ipcore_dir/clk_100mhz.vhd" into library work
Parsing entity <clk_100mhz>.
Parsing architecture <xilinx> of entity <clk_100mhz>.
Parsing VHDL file "/home/jenn/git/quad_fpga/toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <Behavioral> of entity <toplevel>.
WARNING: [HDL-746] Range is empty (null range) [/build/xfndry/O.61xb/env/TOS/Verific/verific/vhdl_packages/numeric_std.vhd:878]
WARNING: [HDL-746] Range is empty (null range) [/build/xfndry/O.61xb/env/TOS/Verific/verific/vhdl_packages/numeric_std.vhd:879]
WARNING: [HDL-871] Using initial value '0' for wr_en since it is never assigned [/home/jenn/git/quad_fpga/toplevel.vhd:24]
WARNING: [HDL-871] Using initial value "00000000" for wr_addr since it is never assigned [/home/jenn/git/quad_fpga/toplevel.vhd:25]
WARNING: [HDL-871] Using initial value "00000000" for wr_data since it is never assigned [/home/jenn/git/quad_fpga/toplevel.vhd:26]
WARNING: [HDL-871] Using initial value '0' for fifo_rst since it is never assigned [/home/jenn/git/quad_fpga/mem_spi.vhd:73]
Removing all analyzed parse trees
Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 70960 kilobytes

Reading core file '/home/jenn/git/quad_fpga/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.vhd')
Parsing EDIF File [./.Xil-PlanAhead-15496-jenn-laptop/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-15496-jenn-laptop/ngc2edif/fifo.edif]
INFO: [ArchReader-7] Loading clock regions from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
INFO: [ArchReader-13] Loading package pin functions from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [ArchReader-3] Loading package from /opt/Xilinx/13.2/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
INFO: [ArchReader-4] Loading io standards from /opt/Xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [ArchReader-12] Loading device configuration modes from 
INFO: [GDRC-0] Loading list of drcs for the architecture : /opt/Xilinx/13.2/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/jenn/git/quad_fpga/ipcore_dir/fifo.ncf]
Finished Parsing UCF File [/home/jenn/git/quad_fpga/ipcore_dir/fifo.ncf]
Parsing UCF File [/home/jenn/git/quad_fpga/toplevel.ucf]
Finished Parsing UCF File [/home/jenn/git/quad_fpga/toplevel.ucf]
INFO: [Project-5] Unisim Transformation Summary:
No Unisim elements were transformed.
open_rtl_design: Time (s): 14.630u 0.270s 9.430w. Memory (MB): 4531.176p 145.660g
