Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ng_pc/Desktop/1300123058/full_subtractort_hf/full_sub_test_isim_beh.exe -prj /home/ng_pc/Desktop/1300123058/full_subtractort_hf/full_sub_test_beh.prj work.full_sub_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ng_pc/Desktop/1300123058/full_subtractort_hf/half_subtractor_rtl.vhd" into library work
Parsing VHDL file "/home/ng_pc/Desktop/1300123058/full_subtractort_hf/full_sub_hf_rtl.vhd" into library work
Parsing VHDL file "/home/ng_pc/Desktop/1300123058/full_subtractort_hf/full_sub_hf_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83428 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_subtractor_rtl [half_subtractor_rtl_default]
Compiling architecture behavioral of entity full_sub_hf_rtl [full_sub_hf_rtl_default]
Compiling architecture behavior of entity full_sub_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ng_pc/Desktop/1300123058/full_subtractort_hf/full_sub_test_isim_beh.exe
Fuse Memory Usage: 649084 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 430 ms
