TimeQuest Timing Analyzer report for DE2_115_CAMERA
Sun May 26 22:14:25 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'
 15. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'
 20. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'
 31. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 32. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_vga'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Propagation Delay
 46. Minimum Propagation Delay
 47. Output Enable Times
 48. Minimum Output Enable Times
 49. Output Disable Times
 50. Minimum Output Disable Times
 51. Slow 1200mV 85C Model Metastability Summary
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 59. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 60. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 61. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 64. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 65. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 66. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 67. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 69. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 70. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 71. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 72. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 73. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 74. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 75. Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'
 76. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 77. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_vga'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Output Enable Times
 93. Minimum Output Enable Times
 94. Output Disable Times
 95. Minimum Output Disable Times
 96. Slow 1200mV 0C Model Metastability Summary
 97. Fast 1200mV 0C Model Setup Summary
 98. Fast 1200mV 0C Model Hold Summary
 99. Fast 1200mV 0C Model Recovery Summary
100. Fast 1200mV 0C Model Removal Summary
101. Fast 1200mV 0C Model Minimum Pulse Width Summary
102. Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'
103. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
104. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
105. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
106. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
107. Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'
108. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
109. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
110. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
111. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
112. Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
113. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
114. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
115. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
116. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
117. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
118. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
119. Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'
120. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
121. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_vga'
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. Propagation Delay
135. Minimum Propagation Delay
136. Output Enable Times
137. Minimum Output Enable Times
138. Output Disable Times
139. Minimum Output Disable Times
140. Fast 1200mV 0C Model Metastability Summary
141. Multicorner Timing Analysis Summary
142. Setup Times
143. Hold Times
144. Clock to Output Times
145. Minimum Clock to Output Times
146. Propagation Delay
147. Minimum Propagation Delay
148. Board Trace Model Assignments
149. Input Transition Times
150. Signal Integrity Metrics (Slow 1200mv 0c Model)
151. Signal Integrity Metrics (Slow 1200mv 85c Model)
152. Signal Integrity Metrics (Fast 1200mv 0c Model)
153. Setup Transfers
154. Hold Transfers
155. Recovery Transfers
156. Removal Transfers
157. Report TCCS
158. Report RSKM
159. Unconstrained Paths
160. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun May 26 22:14:21 2024 ;
; DE2_115_D5M_VGA.SDC                                                  ; OK     ; Sun May 26 22:14:21 2024 ;
+----------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; clk_vga                                   ; Base      ; 160.000 ; 6.25 MHz  ; 0.000  ; 80.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { VGA_CLK }                                   ;
; CLOCK2_50                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK_50 }                                  ;
; D5M_PIXLCLK                               ; Base      ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { D5M_PIXLCLK }                               ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; my_qsys|altpll_0|sd1|pll7|inclk[0]          ; { my_qsys|altpll_0|sd1|pll7|clk[0] }          ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[0] } ;
; u6|sdram_pll_altpll_component|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[1] } ;
; u6|sdram_pll_altpll_component|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[2] } ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[3] } ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 72.03 MHz  ; 72.03 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 122.06 MHz ; 122.06 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 138.24 MHz ; 138.24 MHz      ; D5M_PIXLCLK                               ;      ;
; 195.54 MHz ; 195.54 MHz      ; CLOCK2_50                                 ;      ;
; 216.03 MHz ; 216.03 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.225  ; 0.000         ;
; D5M_PIXLCLK                               ; 1.383  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 10.233 ; 0.000         ;
; CLOCK2_50                                 ; 14.886 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 14.894 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.342 ; 0.000         ;
; D5M_PIXLCLK                               ; 0.351 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.364 ; 0.000         ;
; CLOCK2_50                                 ; 0.402 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.404 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.078  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.160  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.161 ; 0.000         ;
; CLOCK2_50                                 ; 14.586 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 37.031 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 1.489 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1.512 ; 0.000         ;
; D5M_PIXLCLK                               ; 3.021 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 5.024 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.045 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; D5M_PIXLCLK                               ; 4.593   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.689   ; 0.000         ;
; CLOCK2_50                                 ; 9.685   ; 0.000         ;
; CLOCK_50                                  ; 9.819   ; 0.000         ;
; CLOCK3_50                                 ; 16.000  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.690  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.705  ; 0.000         ;
; clk_vga                                   ; 155.790 ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.225 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 5.498      ;
; 1.292 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.220     ; 5.436      ;
; 1.472 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.247      ;
; 1.472 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.247      ;
; 1.472 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.247      ;
; 1.489 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.223      ;
; 1.489 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.223      ;
; 1.489 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.223      ;
; 1.489 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.223      ;
; 1.489 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.223      ;
; 1.590 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.232     ; 5.126      ;
; 1.614 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.851     ; 5.483      ;
; 1.620 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.099      ;
; 1.620 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.099      ;
; 1.620 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.099      ;
; 1.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.062      ;
; 1.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.062      ;
; 1.657 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.062      ;
; 1.730 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.231     ; 4.987      ;
; 1.730 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.231     ; 4.987      ;
; 1.730 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.231     ; 4.987      ;
; 1.730 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.231     ; 4.987      ;
; 1.730 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.231     ; 4.987      ;
; 1.742 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.232     ; 4.974      ;
; 1.807 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 8.102      ;
; 1.836 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 4.882      ;
; 1.836 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 4.882      ;
; 1.874 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 8.040      ;
; 2.030 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.851      ;
; 2.030 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.851      ;
; 2.030 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.851      ;
; 2.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.827      ;
; 2.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.827      ;
; 2.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.827      ;
; 2.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.827      ;
; 2.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.827      ;
; 2.138 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.771      ;
; 2.140 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.769      ;
; 2.148 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.120     ; 7.730      ;
; 2.150 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.759      ;
; 2.159 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.718      ;
; 2.172 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; 0.261      ; 8.087      ;
; 2.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.709      ;
; 2.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.707      ;
; 2.214 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.663      ;
; 2.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.697      ;
; 2.225 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.684      ;
; 2.259 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.650      ;
; 2.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.616      ;
; 2.269 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.640      ;
; 2.276 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.633      ;
; 2.292 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.622      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mLENGTH[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.120     ; 7.578      ;
; 2.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.567      ;
; 2.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.095     ; 7.591      ;
; 2.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.095     ; 7.591      ;
; 2.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.095     ; 7.591      ;
; 2.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.095     ; 7.591      ;
; 2.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.095     ; 7.591      ;
; 2.322 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.552      ;
; 2.323 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 7.582      ;
; 2.326 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.588      ;
; 2.336 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.578      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 7.571      ;
; 2.345 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.093     ; 7.560      ;
; 2.349 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.528      ;
; 2.359 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.550      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.520      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.520      ;
; 2.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.520      ;
; 2.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.518      ;
; 2.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.518      ;
; 2.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.518      ;
; 2.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.508      ;
; 2.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.508      ;
; 2.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.508      ;
; 2.377 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.497      ;
; 2.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.496      ;
; 2.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.496      ;
; 2.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.496      ;
; 2.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.496      ;
; 2.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.496      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.494      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.494      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.494      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.494      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.494      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.088     ; 7.520      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.484      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.484      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.484      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.484      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.484      ;
; 2.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 7.486      ;
; 2.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 7.486      ;
; 2.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.089     ; 7.515      ;
; 2.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.483      ;
; 2.409 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.094     ; 7.495      ;
; 2.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.088     ; 7.498      ;
; 2.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.462      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                           ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.383 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.911      ;
; 1.448 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.846      ;
; 1.500 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.599      ;
; 1.508 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.786      ;
; 1.523 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.576      ;
; 1.580 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.714      ;
; 1.622 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.145     ; 3.291      ;
; 1.623 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.146     ; 3.289      ;
; 1.625 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.140     ; 3.293      ;
; 1.629 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 3.131      ;
; 1.629 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 3.131      ;
; 1.629 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 3.131      ;
; 1.629 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 3.131      ;
; 1.632 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.467      ;
; 1.640 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.654      ;
; 1.648 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.451      ;
; 1.671 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.298      ;
; 1.712 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.582      ;
; 1.764 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.335      ;
; 1.772 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.522      ;
; 1.780 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.319      ;
; 1.831 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.255     ; 2.972      ;
; 1.832 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.256     ; 2.970      ;
; 1.834 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.250     ; 2.974      ;
; 1.835 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.051      ; 3.274      ;
; 1.836 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.050      ; 3.272      ;
; 1.838 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.812      ;
; 1.838 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.812      ;
; 1.838 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.812      ;
; 1.838 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.812      ;
; 1.838 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.056      ; 3.276      ;
; 1.842 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 3.114      ;
; 1.842 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 3.114      ;
; 1.842 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 3.114      ;
; 1.842 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 3.114      ;
; 1.844 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.450      ;
; 1.896 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.203      ;
; 1.903 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.145     ; 3.010      ;
; 1.904 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.390      ;
; 1.904 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.146     ; 3.008      ;
; 1.904 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.065      ;
; 1.906 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.140     ; 3.012      ;
; 1.910 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 2.850      ;
; 1.910 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 2.850      ;
; 1.910 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 2.850      ;
; 1.910 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.182     ; 2.850      ;
; 1.912 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.187      ;
; 1.983 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.976      ;
; 1.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.100     ; 2.974      ;
; 1.986 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.094     ; 2.978      ;
; 1.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.816      ;
; 1.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.816      ;
; 1.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.816      ;
; 1.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.816      ;
; 2.028 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.071      ;
; 2.044 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.081      ; 3.055      ;
; 2.055 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.276      ; 3.239      ;
; 2.112 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.255     ; 2.691      ;
; 2.113 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.256     ; 2.689      ;
; 2.115 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.250     ; 2.693      ;
; 2.116 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.051      ; 2.993      ;
; 2.117 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.050      ; 2.991      ;
; 2.119 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.531      ;
; 2.119 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.531      ;
; 2.119 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.531      ;
; 2.119 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.292     ; 2.531      ;
; 2.119 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.056      ; 2.995      ;
; 2.123 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 2.833      ;
; 2.123 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 2.833      ;
; 2.123 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 2.833      ;
; 2.123 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.014      ; 2.833      ;
; 2.139 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.080      ; 2.999      ;
; 2.140 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.079      ; 2.997      ;
; 2.142 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.085      ; 3.001      ;
; 2.146 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.043      ; 2.839      ;
; 2.146 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.043      ; 2.839      ;
; 2.146 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.043      ; 2.839      ;
; 2.146 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.043      ; 2.839      ;
; 2.242 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.196     ; 2.620      ;
; 2.243 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.197     ; 2.618      ;
; 2.245 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.191     ; 2.622      ;
; 2.249 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.233     ; 2.460      ;
; 2.249 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.233     ; 2.460      ;
; 2.249 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.233     ; 2.460      ;
; 2.249 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.233     ; 2.460      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.250 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.045      ; 2.813      ;
; 2.264 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.695      ;
; 2.265 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.100     ; 2.693      ;
; 2.267 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.094     ; 2.697      ;
; 2.268 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 2.449      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.233 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 9.171      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.403 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 9.002      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.408 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.996      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.987      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.515 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.889      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.587 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.818      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.592 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.812      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.656 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.744      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.708 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.453     ; 8.697      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.712 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.692      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.849 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.457     ; 8.552      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.853 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.458     ; 8.547      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.915 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.456     ; 8.487      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.965 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.439      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 10.975 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.454     ; 8.429      ;
; 11.108 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.455     ; 8.295      ;
; 11.108 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.455     ; 8.295      ;
; 11.108 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.455     ; 8.295      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.886 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.008      ;
; 14.886 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.008      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 4.998      ;
; 14.896 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 4.998      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.907 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 5.000      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.990      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.966      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.966      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.966      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.966      ;
; 14.936 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.956      ;
; 14.936 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.956      ;
; 14.936 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.956      ;
; 14.936 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.956      ;
; 15.002 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 4.892      ;
; 15.002 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 4.892      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.884      ;
; 15.042 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.850      ;
; 15.042 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.850      ;
; 15.042 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.850      ;
; 15.042 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.850      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.105 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.812      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.111 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.806      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.145 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.737      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
; 15.151 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 4.731      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                             ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 14.894 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.493      ;
; 14.895 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.492      ;
; 14.896 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.491      ;
; 14.899 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.488      ;
; 14.901 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.486      ;
; 14.901 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.486      ;
; 14.905 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.482      ;
; 14.905 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.471     ; 4.482      ;
; 15.210 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.486     ; 4.162      ;
; 15.217 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.486     ; 4.155      ;
; 17.790 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.610      ;
; 17.798 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.602      ;
; 17.865 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.535      ;
; 17.893 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.507      ;
; 17.901 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.499      ;
; 17.916 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.484      ;
; 17.925 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.475      ;
; 17.967 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.458     ; 1.433      ;
; 35.371 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.118     ; 4.509      ;
; 35.371 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.118     ; 4.509      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 35.997 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.942      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.000 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.902      ;
; 36.030 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.875      ;
; 36.030 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.875      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.069 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.838      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.059     ; 3.758      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.718      ;
; 36.214 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.691      ;
; 36.214 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.691      ;
; 36.242 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.086     ; 3.670      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.652      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.654      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.261 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.639      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
; 36.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.640      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.342 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.010      ;
; 0.353 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.021      ;
; 0.357 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.025      ;
; 0.358 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.026      ;
; 0.364 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.020      ;
; 0.365 ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.449      ; 1.036      ;
; 0.366 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.034      ;
; 0.378 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.364      ; 0.964      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.398 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.066      ;
; 0.401 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.069      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.693      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.438      ; 1.093      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.089      ;
; 0.438 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.446      ; 1.106      ;
; 0.438 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.702      ;
; 0.443 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.451 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.366      ; 1.039      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.458 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.366      ; 1.046      ;
; 0.459 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.373      ; 1.054      ;
; 0.460 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.373      ; 1.058      ;
; 0.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.733      ;
; 0.468 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.734      ;
; 0.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.503      ; 1.163      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.374      ; 1.077      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.373      ; 1.076      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.552      ; 1.089      ;
; 0.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.437      ; 1.022      ;
; 0.364 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.437      ; 1.023      ;
; 0.369 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.437      ; 1.028      ;
; 0.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.437      ; 1.032      ;
; 0.432 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 0.979      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.232      ; 0.859      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.727      ;
; 0.453 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.484      ; 1.123      ;
; 0.454 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.688      ;
; 0.454 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.688      ;
; 0.459 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.006      ;
; 0.460 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.694      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.696      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.697      ;
; 0.463 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.698      ;
; 0.464 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.697      ;
; 0.465 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.697      ;
; 0.467 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.232      ; 0.885      ;
; 0.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.232      ; 0.896      ;
; 0.479 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.708      ;
; 0.484 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.031      ;
; 0.488 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.722      ;
; 0.490 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.484      ; 1.160      ;
; 0.500 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.047      ;
; 0.515 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.503      ; 1.204      ;
; 0.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.732      ;
; 0.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 0.734      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.484      ; 1.219      ;
; 0.562 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.029     ; 0.719      ;
; 0.562 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.029     ; 0.719      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.809      ;
; 0.583 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.816      ;
; 0.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.061      ; 0.831      ;
; 0.592 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 1.034      ;
; 0.592 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.081      ; 0.859      ;
; 0.601 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.833      ;
; 0.611 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.845      ;
; 0.615 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.402      ; 1.203      ;
; 0.621 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.465      ; 1.308      ;
; 0.623 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.081      ; 0.890      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.866      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.867      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.865      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.867      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.061      ; 0.882      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.868      ;
; 0.637 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.465      ; 1.324      ;
; 0.638 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.232      ; 1.056      ;
; 0.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.061      ; 0.890      ;
; 0.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.116     ; 0.717      ;
; 0.656 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.941      ;
; 0.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.942      ;
; 0.659 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.944      ;
; 0.661 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.946      ;
; 0.662 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.232      ; 1.080      ;
; 0.676 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.437      ; 1.335      ;
; 0.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.061      ; 0.925      ;
; 0.679 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.484      ; 1.349      ;
; 0.680 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.915      ;
; 0.680 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.915      ;
; 0.682 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.061      ; 0.929      ;
; 0.693 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.050      ; 0.932      ;
; 0.696 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 1.324      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.364 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 0.949      ;
; 0.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 0.958      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 0.974      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 0.980      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 1.002      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.686      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.363      ; 1.007      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.031      ;
; 0.436 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.701      ;
; 0.441 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.706      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.710      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.049      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.723      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.724      ;
; 0.462 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.057      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.732      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.066      ;
; 0.491 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.086      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.809      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.810      ;
; 0.564 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.829      ;
; 0.579 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.843      ;
; 0.580 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.846      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.850      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.868      ;
; 0.611 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.876      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.879      ;
; 0.613 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.877      ;
; 0.614 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.880      ;
; 0.616 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.880      ;
; 0.617 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.883      ;
; 0.620 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.886      ;
; 0.620 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.884      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.889      ;
; 0.631 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[6]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.896      ;
; 0.631 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[3]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.895      ;
; 0.632 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[4]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.896      ;
; 0.633 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[7]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.898      ;
; 0.633 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[1]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.897      ;
; 0.634 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[5]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.898      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.657 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.659 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.666 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.931      ;
; 0.668 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.933      ;
; 0.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.937      ;
; 0.674 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.865      ;
; 0.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.869      ;
; 0.637 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.901      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.929      ;
; 0.671 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.936      ;
; 0.880 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.147      ;
; 0.922 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.189      ;
; 0.954 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.218      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.224      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.967 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.231      ;
; 0.972 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.236      ;
; 0.973 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.240      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.430 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.437 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.701      ;
; 0.440 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.703      ;
; 0.444 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.711      ;
; 0.449 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.714      ;
; 0.452 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.455 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.718      ;
; 0.466 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.730      ;
; 0.468 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.732      ;
; 0.472 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.736      ;
; 0.554 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.557 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.557 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.561 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
; 0.566 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.831      ;
; 0.576 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.841      ;
; 0.578 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.843      ;
; 0.583 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.848      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.592 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.857      ;
; 0.601 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.604 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.869      ;
; 0.615 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.880      ;
; 0.623 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.888      ;
; 0.632 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.642 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.914      ;
; 0.651 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.914      ;
; 0.655 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.919      ;
; 0.658 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.922      ;
; 0.660 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.924      ;
; 0.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.927      ;
; 0.665 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.929      ;
; 0.665 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.929      ;
; 0.665 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.669 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.675 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.940      ;
; 0.679 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.943      ;
; 0.681 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.945      ;
; 0.681 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.946      ;
; 0.686 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.951      ;
; 0.687 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.688 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.953      ;
; 0.688 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.953      ;
; 0.689 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.954      ;
; 0.690 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.955      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.078 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.538     ; 3.372      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.269 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.350     ; 3.369      ;
; 1.326 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.291     ; 3.371      ;
; 1.326 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.291     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.019     ; 3.371      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 1.619 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.003      ; 3.372      ;
; 5.421 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.467     ; 4.100      ;
; 5.421 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.467     ; 4.100      ;
; 5.421 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.467     ; 4.100      ;
; 5.421 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.467     ; 4.100      ;
; 5.421 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.467     ; 4.100      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.567 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.358     ; 4.063      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.916     ; 3.362      ;
; 5.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.908     ; 3.364      ;
; 5.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.892     ; 3.361      ;
; 5.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.892     ; 3.361      ;
; 5.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.892     ; 3.361      ;
; 5.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.892     ; 3.361      ;
; 5.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.892     ; 3.361      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.739 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.887     ; 3.362      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.851     ; 3.361      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.896 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.332     ; 3.760      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.900 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.733     ; 3.355      ;
; 5.905 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.548     ; 3.535      ;
; 5.908 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.321     ; 3.759      ;
; 5.908 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.321     ; 3.759      ;
; 5.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.722     ; 3.356      ;
; 5.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.722     ; 3.356      ;
; 5.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.722     ; 3.356      ;
; 5.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.722     ; 3.356      ;
; 5.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.722     ; 3.356      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.923     ; 3.789      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.783      ;
; 3.232 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.917     ; 3.839      ;
; 3.234 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.922     ; 3.832      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.353      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.353      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.215     ; 3.353      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.216     ; 3.352      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.214     ; 3.354      ;
; 3.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.213     ; 3.355      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.927     ; 3.784      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.937     ; 3.774      ;
; 13.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.921     ; 3.834      ;
; 13.236 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.931     ; 3.821      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.265     ; 3.351      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.370      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 3.360      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.260     ; 3.356      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.260     ; 3.356      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.260     ; 3.356      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.260     ; 3.356      ;
; 13.332 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.260     ; 3.356      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.273     ; 3.342      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.333 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.262     ; 3.353      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.216     ; 3.351      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.219     ; 3.348      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.217     ; 3.350      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.215     ; 3.352      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.215     ; 3.352      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.215     ; 3.352      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.217     ; 3.350      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.215     ; 3.352      ;
; 13.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.215     ; 3.352      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.586 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.328      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.596 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.318      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.212      ;
; 14.738 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.073      ; 5.333      ;
; 14.748 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.073      ; 5.323      ;
; 14.854 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.073      ; 5.217      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 14.864 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 5.050      ;
; 15.016 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.073      ; 5.055      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.033 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.876      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
; 15.045 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.864      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.031 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.077     ; 2.890      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.089 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.834      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.094 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.081     ; 2.823      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.111 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.815      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.127 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 2.788      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.276 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.654      ;
; 37.325 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.604      ;
; 37.325 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.604      ;
; 37.325 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.604      ;
; 37.347 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 2.544      ;
; 37.347 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 2.544      ;
; 37.347 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 2.544      ;
; 37.347 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 2.544      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.352 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.589      ;
; 37.921 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 1.986      ;
; 37.921 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 1.986      ;
; 37.921 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 1.986      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
; 37.959 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 1.950      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.489 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.302      ; 1.977      ;
; 1.530 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.302      ; 2.018      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.710 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.970      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 1.751 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.011      ;
; 2.309 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 2.795      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.532 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.790      ;
; 2.743 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.229      ;
; 2.876 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.362      ;
; 2.896 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.382      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 3.126      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 3.126      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 3.126      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 3.126      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.905 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.133      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 3.129      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.008      ; 3.100      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.008      ; 3.100      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.102      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 3.102      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.008      ; 3.100      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 3.115      ;
; 2.906 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.008      ; 3.100      ;
; 2.964 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.222      ;
; 2.964 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.222      ;
; 2.964 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.222      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.512 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.550 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.804      ;
; 1.580 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.832      ;
; 1.580 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.832      ;
; 1.580 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 1.832      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.125 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 2.402      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.137 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 2.424      ;
; 2.164 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.399      ;
; 2.164 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.399      ;
; 2.164 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.399      ;
; 2.164 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.399      ;
; 2.170 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.445      ;
; 2.170 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.445      ;
; 2.170 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.445      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 2.467      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.369 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.630      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.385 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 2.656      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.389 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.658      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
; 2.401 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.664      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.021 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 3.288      ;
; 3.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.094     ; 3.164      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.048 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 3.157      ;
; 3.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.159      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.189     ; 3.162      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.189     ; 3.162      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.200     ; 3.163      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.200     ; 3.163      ;
; 3.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.228     ; 3.160      ;
; 3.236 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.100      ; 3.552      ;
; 3.236 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.100      ; 3.552      ;
; 3.236 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.100      ; 3.552      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.258 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.131     ; 3.343      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.276 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.162      ;
; 3.400 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.330     ; 3.286      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.408 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.464     ; 3.160      ;
; 3.410 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.094     ; 3.532      ;
; 3.410 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.094     ; 3.532      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 3.524      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.492     ; 3.158      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.434 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.488     ; 3.162      ;
; 3.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.510     ; 3.156      ;
; 3.450 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.510     ; 3.156      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.168     ; 3.142      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.168     ; 3.142      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.168     ; 3.142      ;
; 5.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.191     ; 3.149      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.227     ; 3.150      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.619     ; 3.152      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.629     ; 3.142      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.629     ; 3.142      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.147      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.620     ; 3.151      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.623     ; 3.149      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.624     ; 3.148      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.622     ; 3.150      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.177      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.668     ; 3.160      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.661     ; 3.167      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.661     ; 3.167      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.668     ; 3.160      ;
; 5.542 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.668     ; 3.160      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.184     ; 3.147      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.186     ; 3.155      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.186     ; 3.155      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.187     ; 3.154      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.186     ; 3.155      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.186     ; 3.155      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.186     ; 3.155      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.187     ; 3.154      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.055 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.191     ; 3.150      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.214     ; 3.147      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.221     ; 3.146      ;
; 5.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.601     ; 3.158      ;
; 5.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.601     ; 3.158      ;
; 5.473 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.601     ; 3.158      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.147      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.146      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.476 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.141      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.618     ; 3.153      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.617     ; 3.154      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                            ;
; 4.593 ; 4.813        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                            ;
; 4.597 ; 4.832        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                          ;
; 4.598 ; 4.833        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                          ;
; 4.600 ; 4.835        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                           ;
; 4.601 ; 4.836        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                   ;
; 4.601 ; 4.836        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                  ;
; 4.601 ; 4.836        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                  ;
; 4.601 ; 4.836        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                   ;
; 4.618 ; 4.853        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                         ;
; 4.619 ; 4.854        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                         ;
; 4.619 ; 4.854        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                          ;
; 4.619 ; 4.854        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.619 ; 4.854        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.620 ; 4.855        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                          ;
; 4.621 ; 4.856        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                          ;
; 4.621 ; 4.856        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.622 ; 4.857        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                  ;
; 4.622 ; 4.857        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                  ;
; 4.622 ; 4.857        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                  ;
; 4.622 ; 4.857        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                  ;
; 4.622 ; 4.857        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                           ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                  ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                  ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                   ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                   ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.623 ; 4.858        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.624 ; 4.859        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                          ;
; 4.625 ; 4.860        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                          ;
; 4.625 ; 4.860        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.627 ; 4.862        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                           ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                  ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                  ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                   ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                   ;
; 4.639 ; 4.874        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                          ;
; 4.640 ; 4.875        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                          ;
; 4.642 ; 4.877        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                           ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                  ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                  ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                   ;
; 4.643 ; 4.878        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                   ;
; 4.646 ; 4.881        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                          ;
; 4.647 ; 4.882        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                          ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                             ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                         ;
; 4.649 ; 4.869        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                               ;
; 4.649 ; 4.884        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                           ;
; 4.650 ; 4.885        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                  ;
; 4.650 ; 4.885        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                  ;
; 4.650 ; 4.885        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                   ;
; 4.650 ; 4.885        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                   ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                        ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                        ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                         ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                         ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                         ;
; 4.655 ; 4.875        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                         ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                           ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                            ;
; 4.657 ; 4.877        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                            ;
; 4.658 ; 4.878        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                            ;
; 4.658 ; 4.878        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                            ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                               ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                              ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                              ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                              ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                             ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                              ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                              ;
; 4.667 ; 4.855        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                      ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_done                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_initial                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                    ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mRD_DONE                                                                                                                                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR_DONE                                                                                                                                       ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[17]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[11]                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[5]                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[14]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[4]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[5]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.725 ; 9.913        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.690 ; 19.910       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.744 ; 19.979       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_vga'                                 ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 155.790 ; 160.000      ; 4.210          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 4.160 ; 4.695 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 4.160 ; 4.695 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.993 ; 3.494 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.993 ; 3.494 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 4.736 ; 4.925 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.747 ; 3.217 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.593 ; 2.956 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.803 ; 3.301 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.555 ; 2.918 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.786 ; 3.272 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 3.031 ; 3.557 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.852 ; 3.335 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.101 ; 2.508 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.524 ; 2.887 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.084 ; 2.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.531 ; 2.900 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 4.736 ; 4.925 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.482 ; 2.931 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.028 ; 2.433 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.606 ; 3.968 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.357 ; 3.869 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.495 ; 3.000 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.606 ; 3.968 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.493 ; 5.935 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.673 ; 5.094 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.853 ; 5.313 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.462 ; 4.874 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.842 ; 5.245 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.838 ; 5.276 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.295 ; 5.753 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.932 ; 5.407 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 5.352 ; 5.845 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.837 ; 5.279 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.258 ; 5.730 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.819 ; 5.211 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 5.301 ; 5.788 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.158 ; 5.596 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.309 ; 5.822 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.325 ; 5.830 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.244 ; 5.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.493 ; 5.935 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.358 ; 5.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.139 ; 5.602 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.210 ; 5.694 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 3.769 ; 4.190 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.847 ; 5.304 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.345 ; 5.793 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.126 ; 5.559 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.845 ; 5.289 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.170 ; 5.643 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.637 ; 9.392 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.637 ; 9.392 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.432 ; 6.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 6.432 ; 6.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.366 ; 5.860 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.137 ; 5.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.126 ; 5.691 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.893 ; 5.384 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 5.160 ; 5.662 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.151 ; 5.696 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.082 ; 5.534 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.171 ; 5.684 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.715 ; 5.162 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.931 ; 5.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 5.366 ; 5.860 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 5.289 ; 5.740 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 5.083 ; 5.517 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.721 ; 5.166 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.139 ; 5.661 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.785 ; 5.276 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.009 ; 5.526 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -2.145 ; -2.647 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -2.145 ; -2.647 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.640 ; -2.106 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.640 ; -2.106 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.655 ; -2.038 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -2.293 ; -2.743 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -2.144 ; -2.493 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.348 ; -2.825 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -2.108 ; -2.456 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.330 ; -2.797 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.579 ; -3.093 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.409 ; -2.882 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.672 ; -2.063 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -2.079 ; -2.427 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.655 ; -2.038 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -2.086 ; -2.440 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -4.202 ; -4.384 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -2.055 ; -2.495 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.603 ; -1.992 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -1.936 ; -2.402 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.824 ; -3.309 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -1.936 ; -2.402 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.977 ; -3.326 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -2.977 ; -3.375 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -3.863 ; -4.271 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -4.023 ; -4.458 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -3.645 ; -4.035 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -4.011 ; -4.392 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -4.007 ; -4.422 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -4.460 ; -4.903 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -4.097 ; -4.547 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -4.502 ; -4.968 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -4.008 ; -4.427 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -4.412 ; -4.859 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -3.993 ; -4.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -4.453 ; -4.915 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -4.317 ; -4.731 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.440 ; -4.935 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.475 ; -4.954 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -4.395 ; -4.847 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.635 ; -5.053 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -4.505 ; -4.986 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.294 ; -4.733 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -4.363 ; -4.822 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.977 ; -3.375 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -4.015 ; -4.448 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -4.510 ; -4.943 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -4.282 ; -4.692 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -4.015 ; -4.435 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -4.328 ; -4.776 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -6.568 ; -7.253 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -6.568 ; -7.253 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -5.451 ; -5.992 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -5.451 ; -5.992 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.889 ; -4.317 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -4.237 ; -4.770 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -4.225 ; -4.758 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -4.061 ; -4.531 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -4.259 ; -4.730 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -4.250 ; -4.762 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -4.186 ; -4.609 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -4.272 ; -4.753 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -3.889 ; -4.317 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -4.102 ; -4.536 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -4.517 ; -4.987 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -4.372 ; -4.783 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -4.247 ; -4.658 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -3.898 ; -4.321 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -4.219 ; -4.708 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -3.956 ; -4.427 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.169 ; -4.666 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.995  ; 8.868  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.567  ; 8.341  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 14.131 ; 14.154 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 11.853 ; 11.723 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.687  ; 8.778  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 13.304 ; 13.159 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.605  ; 9.801  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 9.741  ; 9.904  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 9.263  ; 9.449  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 14.131 ; 14.154 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 13.877 ; 13.789 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 9.212  ; 9.415  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 8.174  ; 8.506  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 8.180  ; 8.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 7.190  ; 7.078  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.743  ; 6.756  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.619  ; 5.609  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.757  ; 6.735  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.724  ; 5.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.966  ; 5.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 6.402  ; 6.342  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 8.180  ; 8.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 7.249  ; 7.260  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.743  ; 6.760  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.349  ; 7.367  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.063  ; 6.184  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.369  ; 6.380  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.824  ; 4.795  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.369  ; 6.380  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.077  ; 6.012  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.330  ; 6.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 6.245  ; 6.312  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 15.860 ; 15.630 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.688  ; 9.745  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.983 ; 11.954 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.903  ; 9.934  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.473 ; 10.469 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 10.057 ; 10.116 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.598  ; 9.684  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.875  ; 9.951  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.887  ; 9.957  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.671 ; 10.564 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 10.066 ; 9.984  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 12.503 ; 12.499 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 9.157  ; 9.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 10.127 ; 10.261 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.048 ; 10.167 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 13.075 ; 13.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 10.488 ; 10.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.511 ; 10.501 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 14.988 ; 14.886 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 15.860 ; 15.630 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 10.027 ; 10.165 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 10.309 ; 10.427 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 11.491 ; 11.379 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 10.971 ; 10.884 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 11.869 ; 11.902 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 11.906 ; 11.943 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.773  ; 9.917  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 10.927 ; 10.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 12.811 ; 12.650 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.329  ; 9.435  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 12.148 ; 12.017 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 12.995 ; 12.813 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 13.537 ; 13.497 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 8.566  ; 8.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 7.359  ; 7.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 7.713  ; 7.792  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 6.050  ; 6.084  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 8.566  ; 8.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.840  ; 5.790  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.434  ; 6.348  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.898 ; 12.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.801  ; 9.718  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 12.898 ; 12.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 9.943  ; 9.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.788  ; 9.793  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 10.438 ; 10.274 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 11.506 ; 11.781 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 9.557  ; 9.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.591  ; 7.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 5.231  ; 5.219  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.924  ; 3.831  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.774  ; 4.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.336  ; 4.197  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.326  ; 4.248  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.194  ; 4.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.297  ; 4.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.284  ; 4.217  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.970  ; 3.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.330  ; 7.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.945  ; 4.842  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.908  ; 4.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.618  ; 6.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 6.116  ; 6.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.063  ; 4.996  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.420  ; 6.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.209  ; 5.146  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.297  ; 4.152  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.616  ; 4.461  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.591  ; 7.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 11.989 ; 11.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.589 ; 11.523 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 11.509 ; 11.373 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 9.211  ; 9.209  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.409 ; 11.336 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 9.524  ; 9.525  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 8.981  ; 8.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.245 ; 11.117 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.070 ; 10.880 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 9.124  ; 8.956  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 9.879  ; 9.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 9.819  ; 9.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.150 ; 11.189 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.787 ; 11.709 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 11.989 ; 11.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 9.573  ; 9.493  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 10.599 ; 10.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 12.333 ; 12.536 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 8.041  ; 7.861  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.531  ; 5.486  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 7.397  ; 7.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.415  ; 5.452  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.091  ; 5.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.045  ; 6.883  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.766  ; 5.681  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 8.041  ; 7.861  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 6.144  ; 6.102  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.295  ; 5.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 9.023  ; 8.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.734  ; 5.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.735  ; 6.777  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.975  ; 5.982  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 6.114  ; 6.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 9.023  ; 8.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 8.608  ; 8.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.232  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 7.012  ; 7.017  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 6.289  ; 6.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.548  ; 8.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.385  ; 7.240  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.099  ; 6.992  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.335  ; 7.183  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 7.428  ; 7.280  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 6.092  ; 6.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.720  ; 5.691  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 6.383  ; 6.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 8.548  ; 8.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 7.519  ; 7.469  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.676  ; 8.549  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.266  ; 8.044  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 8.382  ; 8.467  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 11.421 ; 11.295 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.382  ; 8.467  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 12.817 ; 12.676 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.266  ; 9.452  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 9.394  ; 9.550  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 8.937  ; 9.114  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 13.609 ; 13.630 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 13.367 ; 13.280 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 8.886  ; 9.079  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 7.470  ; 7.805  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.946  ; 4.933  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.460  ; 6.350  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.032  ; 6.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.946  ; 4.933  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.046  ; 6.021  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.053  ; 5.037  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.286  ; 5.289  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 5.698  ; 5.636  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 7.405  ; 7.305  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.518  ; 6.524  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.032  ; 6.044  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 6.607  ; 6.621  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.379  ; 5.492  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 4.183  ; 4.152  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.183  ; 4.152  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.672  ; 5.679  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.392  ; 5.326  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.636  ; 5.601  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.554  ; 5.614  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.518  ; 6.556  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 7.428  ; 7.444  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 9.706  ; 9.626  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 7.567  ; 7.659  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 8.413  ; 8.384  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 7.786  ; 7.792  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 7.389  ; 7.423  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 7.608  ; 7.631  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 7.660  ; 7.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.948  ; 7.912  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 7.569  ; 7.537  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 10.137 ; 10.064 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 6.518  ; 6.556  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 7.427  ; 7.458  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 7.658  ; 7.709  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 10.656 ; 10.575 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 8.082  ; 8.074  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.925  ; 7.871  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 12.242 ; 12.100 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 13.275 ; 13.039 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 7.497  ; 7.582  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 7.730  ; 7.798  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 8.725  ; 8.587  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 8.438  ; 8.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 9.488  ; 9.457  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 9.646  ; 9.631  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 8.009  ; 8.023  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 8.524  ; 8.577  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 10.418 ; 10.345 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 7.068  ; 7.122  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 10.035 ; 9.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 10.987 ; 10.881 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 11.104 ; 11.019 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 5.367  ; 5.396  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 6.624  ; 6.650  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 6.963  ; 7.035  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.367  ; 5.396  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.774  ; 7.612  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.164  ; 5.112  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.735  ; 5.648  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.723 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.306  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.288  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 8.221  ; 8.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 8.435  ; 8.338  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.343 ; 11.209 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.811  ; 8.830  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 8.382  ; 8.289  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 8.921  ; 8.605  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 9.947  ; 10.074 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.221  ; 8.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.325  ; 3.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 4.581  ; 4.565  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.325  ; 3.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.143  ; 4.044  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 3.720  ; 3.583  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 3.712  ; 3.633  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 3.585  ; 3.478  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 3.684  ; 3.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 3.671  ; 3.603  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.371  ; 3.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.673  ; 6.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.308  ; 4.204  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.272  ; 4.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.991  ; 5.600  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.431  ; 5.338  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.420  ; 4.352  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.765  ; 6.331  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 4.560  ; 4.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.683  ; 3.539  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 3.989  ; 3.836  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.923  ; 6.531  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.662  ; 5.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 8.229  ; 8.061  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 7.199  ; 7.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 5.759  ; 5.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 7.677  ; 7.608  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.662  ; 5.681  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 5.663  ; 5.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 7.541  ; 7.419  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 7.437  ; 7.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 5.883  ; 5.687  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.898  ; 5.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.574  ; 6.519  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 7.435  ; 7.548  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 7.971  ; 7.987  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 8.288  ; 8.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 6.223  ; 6.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.956  ; 7.030  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 8.287  ; 8.331  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.447  ; 4.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 4.869  ; 4.822  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 6.662  ; 6.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.759  ; 4.789  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.447  ; 4.445  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.324  ; 6.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.095  ; 5.010  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.278  ; 7.100  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.457  ; 5.412  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.641  ; 4.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 5.062  ; 5.113  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.062  ; 5.113  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.024  ; 6.060  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.295  ; 5.298  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.427  ; 5.486  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 8.222  ; 8.168  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.825  ; 7.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.540  ; 5.525  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.291  ; 6.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.595  ; 5.504  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 5.051  ; 5.019  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 6.648  ; 6.504  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.374  ; 6.267  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.602  ; 6.451  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.689  ; 6.543  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 5.407  ; 5.417  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.051  ; 5.019  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.686  ; 5.645  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 7.764  ; 7.605  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 6.778  ; 6.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.645  ;    ;    ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.444  ;    ;    ; 8.977  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.384  ;    ;    ; 8.894  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.831  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.762  ;
; SW[12]     ; LEDR[12]    ; 9.145  ;    ;    ; 9.702  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.537 ;    ;    ; 11.217 ;
; SW[16]     ; LEDR[16]    ; 8.877  ;    ;    ; 9.468  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.349  ;    ;    ; 8.874  ;
; SW[1]      ; LEDR[1]     ; 8.154  ;    ;    ; 8.668  ;
; SW[2]      ; LEDR[2]     ; 8.248  ;    ;    ; 8.695  ;
; SW[3]      ; LEDR[3]     ; 8.182  ;    ;    ; 8.591  ;
; SW[4]      ; LEDR[4]     ; 8.096  ;    ;    ; 8.587  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.298  ;    ;    ; 8.838  ;
; SW[8]      ; LEDR[8]     ; 8.530  ;    ;    ; 9.072  ;
; SW[9]      ; LEDR[9]     ; 9.499  ;    ;    ; 10.111 ;
; SW[10]     ; LEDR[10]    ; 8.912  ;    ;    ; 9.487  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.827  ;    ;    ; 9.363  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.099  ;
; SW[14]     ; LEDR[14]    ; 8.537  ;    ;    ; 9.095  ;
; SW[15]     ; LEDR[15]    ; 10.216 ;    ;    ; 10.875 ;
; SW[16]     ; LEDR[16]    ; 8.567  ;    ;    ; 9.138  ;
; SW[17]     ; LEDR[17]    ; 8.526  ;    ;    ; 9.077  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.945  ; 3.807  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.754  ; 4.609  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.785  ; 4.640  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.841  ; 4.696  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.456  ; 4.311  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.841  ; 4.696  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.810  ; 4.665  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.810  ; 4.665  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.567  ; 5.422  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.425  ; 4.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.425  ; 4.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.801  ; 4.656  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.392  ; 4.247  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.801  ; 4.656  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.416  ; 4.271  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.945  ; 3.807  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.425  ; 4.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.877  ; 5.732  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.218  ; 6.073  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.885  ; 5.740  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.195  ; 6.050  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.195  ; 6.050  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.563  ; 6.418  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.877  ; 5.732  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.257  ; 6.112  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.425  ; 4.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.591  ; 5.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.591  ; 5.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.591  ; 5.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.567  ; 5.422  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.174  ; 5.029  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.567  ; 5.422  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.152  ; 5.007  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.425 ; 12.272 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.913 ; 12.760 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.425 ; 12.272 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.474 ; 12.321 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.474 ; 12.321 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 13.144 ; 12.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.920 ; 12.767 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.920 ; 12.767 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.639 ; 12.486 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.380 ; 13.235 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 13.386 ; 13.241 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 13.020 ; 12.875 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.687 ; 12.542 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 13.019 ; 12.874 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.856 ; 12.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 13.144 ; 12.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.856 ; 12.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.348 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.130 ; 3.985 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.160 ; 4.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.214 ; 4.069 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.844 ; 3.699 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.214 ; 4.069 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.185 ; 4.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.185 ; 4.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.911 ; 4.766 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.815 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.815 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.176 ; 4.031 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.783 ; 3.638 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.176 ; 4.031 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.806 ; 3.661 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.348 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.815 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.208 ; 5.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.536 ; 5.391 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.217 ; 5.072 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.514 ; 5.369 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.514 ; 5.369 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.867 ; 5.722 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.208 ; 5.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.573 ; 5.428 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.815 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.934 ; 4.789 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.934 ; 4.789 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.934 ; 4.789 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.911 ; 4.766 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.534 ; 4.389 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.911 ; 4.766 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.513 ; 4.368 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 8.198 ; 8.045 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 8.667 ; 8.514 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 8.198 ; 8.045 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 8.246 ; 8.093 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 8.246 ; 8.093 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 8.889 ; 8.736 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 8.673 ; 8.520 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 8.673 ; 8.520 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 8.404 ; 8.251 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 9.149 ; 9.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 9.155 ; 9.010 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 8.804 ; 8.659 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 8.485 ; 8.340 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 8.803 ; 8.658 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 8.612 ; 8.459 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 8.889 ; 8.736 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 8.612 ; 8.459 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.831     ; 3.969     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.627     ; 4.772     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.667     ; 4.812     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.734     ; 4.879     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.343     ; 4.488     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.734     ; 4.879     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.696     ; 4.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.696     ; 4.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.456     ; 5.601     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.308     ; 4.453     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.308     ; 4.453     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.686     ; 4.831     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.272     ; 4.417     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.686     ; 4.831     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.298     ; 4.443     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.831     ; 3.969     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.308     ; 4.453     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.761     ; 5.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.101     ; 6.246     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.769     ; 5.914     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.075     ; 6.220     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.075     ; 6.220     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.444     ; 6.589     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.761     ; 5.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.142     ; 6.287     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.308     ; 4.453     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.477     ; 5.622     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.477     ; 5.622     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.477     ; 5.622     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.456     ; 5.601     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.060     ; 5.205     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.456     ; 5.601     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.036     ; 5.181     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.212    ; 12.365    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.639    ; 12.792    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.212    ; 12.365    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.256    ; 12.409    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.256    ; 12.409    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.855    ; 13.008    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.652    ; 12.805    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.652    ; 12.805    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.390    ; 12.543    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.119    ; 13.264    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 13.125    ; 13.270    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.763    ; 12.908    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.439    ; 12.584    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.778    ; 12.923    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.588    ; 12.741    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.855    ; 13.008    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.588    ; 12.741    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.233     ; 3.371     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.003     ; 4.148     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.042     ; 4.187     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.106     ; 4.251     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.730     ; 3.875     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.106     ; 4.251     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.069     ; 4.214     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.069     ; 4.214     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.799     ; 4.944     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.696     ; 3.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.696     ; 3.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.060     ; 4.205     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.662     ; 3.807     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.060     ; 4.205     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.687     ; 3.832     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.233     ; 3.371     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.696     ; 3.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.092     ; 5.237     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.418     ; 5.563     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.099     ; 5.244     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.393     ; 5.538     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.393     ; 5.538     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.747     ; 5.892     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.092     ; 5.237     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.457     ; 5.602     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.696     ; 3.841     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.819     ; 4.964     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.819     ; 4.964     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.819     ; 4.964     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.799     ; 4.944     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.419     ; 4.564     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.799     ; 4.944     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.396     ; 4.541     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 8.143     ; 8.296     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 8.552     ; 8.705     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 8.143     ; 8.296     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 8.185     ; 8.338     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 8.185     ; 8.338     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 8.760     ; 8.913     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 8.565     ; 8.718     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 8.565     ; 8.718     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 8.314     ; 8.467     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 9.048     ; 9.193     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 9.054     ; 9.199     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 8.706     ; 8.851     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 8.395     ; 8.540     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 8.721     ; 8.866     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 8.503     ; 8.656     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 8.760     ; 8.913     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 8.503     ; 8.656     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.507 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 77.78 MHz  ; 77.78 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 133.9 MHz  ; 133.9 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 156.84 MHz ; 156.84 MHz      ; D5M_PIXLCLK                               ;      ;
; 216.12 MHz ; 216.12 MHz      ; CLOCK2_50                                 ;      ;
; 236.24 MHz ; 236.24 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.812  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.086  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 11.080 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.290 ; 0.000         ;
; CLOCK2_50                                 ; 15.373 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.317 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.338 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.340 ; 0.000         ;
; CLOCK2_50                                 ; 0.353 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.356 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.513  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.938  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.938 ; 0.000         ;
; CLOCK2_50                                 ; 15.150 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 37.257 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 1.317 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1.380 ; 0.000         ;
; D5M_PIXLCLK                               ; 2.649 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 4.411 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.432 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; D5M_PIXLCLK                               ; 4.632   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.683   ; 0.000         ;
; CLOCK2_50                                 ; 9.658   ; 0.000         ;
; CLOCK_50                                  ; 9.799   ; 0.000         ;
; CLOCK3_50                                 ; 16.000  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.682  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.709  ; 0.000         ;
; clk_vga                                   ; 155.790 ; 0.000         ;
+-------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.812 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.520      ;
; 1.855 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.477      ;
; 1.917 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 3.237      ;
; 1.927 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.061      ;
; 1.928 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.404      ;
; 1.956 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.376      ;
; 1.977 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 3.177      ;
; 1.999 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.097     ; 2.954      ;
; 2.000 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.093     ; 2.957      ;
; 2.000 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.098     ; 2.952      ;
; 2.001 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.819      ;
; 2.001 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.819      ;
; 2.001 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.819      ;
; 2.001 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.819      ;
; 2.033 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 3.121      ;
; 2.044 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.288      ;
; 2.062 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 3.092      ;
; 2.072 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.260      ;
; 2.149 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 3.005      ;
; 2.160 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.172      ;
; 2.178 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 2.976      ;
; 2.188 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.144      ;
; 2.191 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.191     ; 2.668      ;
; 2.192 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.192     ; 2.666      ;
; 2.194 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.187     ; 2.669      ;
; 2.198 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.528      ;
; 2.198 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.528      ;
; 2.198 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.528      ;
; 2.198 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.528      ;
; 2.201 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.092      ; 2.941      ;
; 2.202 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.091      ; 2.939      ;
; 2.204 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.096      ; 2.942      ;
; 2.206 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.803      ;
; 2.206 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.803      ;
; 2.206 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.803      ;
; 2.206 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.803      ;
; 2.216 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.093     ; 2.741      ;
; 2.216 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.098     ; 2.736      ;
; 2.216 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.097     ; 2.737      ;
; 2.217 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.603      ;
; 2.217 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.603      ;
; 2.217 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.603      ;
; 2.217 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.131     ; 2.603      ;
; 2.226 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 2.762      ;
; 2.265 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 2.889      ;
; 2.294 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 2.860      ;
; 2.304 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 3.028      ;
; 2.321 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.056     ; 2.673      ;
; 2.322 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.057     ; 2.671      ;
; 2.324 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.052     ; 2.674      ;
; 2.328 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.533      ;
; 2.328 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.533      ;
; 2.328 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.533      ;
; 2.328 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.533      ;
; 2.381 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 2.773      ;
; 2.410 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.135      ; 2.744      ;
; 2.421 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.096      ; 2.725      ;
; 2.421 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.091      ; 2.720      ;
; 2.421 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.092      ; 2.721      ;
; 2.422 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.587      ;
; 2.422 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.587      ;
; 2.422 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.587      ;
; 2.422 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.058      ; 2.587      ;
; 2.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.187     ; 2.437      ;
; 2.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.192     ; 2.432      ;
; 2.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.191     ; 2.433      ;
; 2.427 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.299      ;
; 2.427 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.299      ;
; 2.427 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.299      ;
; 2.427 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.225     ; 2.299      ;
; 2.449 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.313      ; 2.883      ;
; 2.473 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.119      ; 2.696      ;
; 2.474 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.118      ; 2.694      ;
; 2.476 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.123      ; 2.697      ;
; 2.480 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.085      ; 2.556      ;
; 2.480 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.085      ; 2.556      ;
; 2.480 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.085      ; 2.556      ;
; 2.480 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.085      ; 2.556      ;
; 2.555 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.145     ; 2.350      ;
; 2.556 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.146     ; 2.348      ;
; 2.558 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.141     ; 2.351      ;
; 2.562 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.179     ; 2.210      ;
; 2.562 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.179     ; 2.210      ;
; 2.562 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.179     ; 2.210      ;
; 2.562 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.179     ; 2.210      ;
; 2.567 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.052     ; 2.431      ;
; 2.567 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.057     ; 2.426      ;
; 2.567 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.056     ; 2.427      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.293      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.293      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.293      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.090     ; 2.293      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
; 2.588 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.114      ; 2.545      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.086 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 5.039      ;
; 2.159 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.819     ; 4.971      ;
; 2.329 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.828     ; 4.792      ;
; 2.329 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.828     ; 4.792      ;
; 2.329 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.828     ; 4.792      ;
; 2.336 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.779      ;
; 2.336 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.779      ;
; 2.336 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.779      ;
; 2.336 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.779      ;
; 2.336 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.779      ;
; 2.407 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.831     ; 4.711      ;
; 2.429 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.483     ; 5.037      ;
; 2.497 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.623      ;
; 2.497 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.623      ;
; 2.497 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.623      ;
; 2.528 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.592      ;
; 2.528 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.592      ;
; 2.528 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.592      ;
; 2.532 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 7.387      ;
; 2.576 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.543      ;
; 2.576 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.543      ;
; 2.576 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.543      ;
; 2.576 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.543      ;
; 2.576 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.543      ;
; 2.605 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.831     ; 4.513      ;
; 2.605 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 7.319      ;
; 2.660 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.459      ;
; 2.660 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.830     ; 4.459      ;
; 2.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 7.140      ;
; 2.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 7.140      ;
; 2.754 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 7.140      ;
; 2.761 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 7.127      ;
; 2.761 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 7.127      ;
; 2.761 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 7.127      ;
; 2.761 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 7.127      ;
; 2.761 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 7.127      ;
; 2.822 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 7.097      ;
; 2.832 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.059      ;
; 2.854 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; 0.240      ; 7.385      ;
; 2.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 7.042      ;
; 2.883 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 7.036      ;
; 2.889 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.999      ;
; 2.895 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 7.029      ;
; 2.899 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 7.020      ;
; 2.920 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 6.999      ;
; 2.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.964      ;
; 2.937 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 6.982      ;
; 2.950 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.974      ;
; 2.956 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.968      ;
; 2.972 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.952      ;
; 2.979 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.909      ;
; 2.984 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.929      ;
; 2.993 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.931      ;
; 2.997 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 6.922      ;
; 3.009 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.904      ;
; 3.010 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.914      ;
; 3.016 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 6.903      ;
; 3.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.891      ;
; 3.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.891      ;
; 3.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.891      ;
; 3.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.891      ;
; 3.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.891      ;
; 3.029 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 6.858      ;
; 3.030 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mLENGTH[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.861      ;
; 3.039 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 6.880      ;
; 3.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.846      ;
; 3.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.850      ;
; 3.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.850      ;
; 3.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.850      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.837      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.837      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.837      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.837      ;
; 3.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.837      ;
; 3.057 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.081     ; 6.861      ;
; 3.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.854      ;
; 3.081 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 6.804      ;
; 3.082 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.081     ; 6.836      ;
; 3.085 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.107     ; 6.807      ;
; 3.085 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.107     ; 6.807      ;
; 3.089 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.835      ;
; 3.089 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.087     ; 6.823      ;
; 3.096 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.792      ;
; 3.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.795      ;
; 3.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.795      ;
; 3.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.795      ;
; 3.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.814      ;
; 3.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 6.786      ;
; 3.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 6.786      ;
; 3.102 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.086     ; 6.811      ;
; 3.105 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.789      ;
; 3.105 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.789      ;
; 3.105 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.105     ; 6.789      ;
; 3.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.782      ;
; 3.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.782      ;
; 3.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.782      ;
; 3.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.782      ;
; 3.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.782      ;
; 3.112 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.075     ; 6.812      ;
; 3.112 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.776      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.374      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.224      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.268 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.188      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.272 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.183      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.276 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 8.178      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.386 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.409     ; 8.064      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.418 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 8.038      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.422 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 8.033      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.403     ; 7.992      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.468 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.404     ; 7.987      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.574 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.878      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.578 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.408     ; 7.873      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.657 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.407     ; 7.795      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.702 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.752      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.704 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.750      ;
; 11.845 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.609      ;
; 11.845 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.609      ;
; 11.845 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.405     ; 7.609      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                             ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 15.290 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.161      ;
; 15.290 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.161      ;
; 15.292 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.159      ;
; 15.293 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.158      ;
; 15.295 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.156      ;
; 15.296 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.155      ;
; 15.298 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.153      ;
; 15.299 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.408     ; 4.152      ;
; 15.538 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.425     ; 3.896      ;
; 15.539 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.425     ; 3.895      ;
; 17.988 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.472      ;
; 17.993 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.467      ;
; 18.037 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.423      ;
; 18.060 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.400      ;
; 18.072 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.388      ;
; 18.080 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.380      ;
; 18.085 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.375      ;
; 18.133 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.399     ; 1.327      ;
; 35.767 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 4.120      ;
; 35.767 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 4.120      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.338 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.573      ;
; 36.372 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.540      ;
; 36.372 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.540      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.387 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.563      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.417 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.498      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.488 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.423      ;
; 36.522 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.390      ;
; 36.522 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.390      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.534 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.088     ; 3.377      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.537 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 3.413      ;
; 36.546 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.078     ; 3.375      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.549 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.360      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.567 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.348      ;
; 36.568 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.344      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.373 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.529      ;
; 15.373 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.529      ;
; 15.377 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.525      ;
; 15.377 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.525      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.394 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.522      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.502      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.502      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.502      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.502      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.398 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.518      ;
; 15.402 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.498      ;
; 15.402 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.498      ;
; 15.402 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.498      ;
; 15.402 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.498      ;
; 15.457 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.445      ;
; 15.457 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 4.445      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.478 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.438      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.418      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.418      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.418      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.418      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.537 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.355      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.545 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.106     ; 4.348      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.554 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.372      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
; 15.561 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.366      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.521      ; 1.009      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.377      ; 0.961      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.377      ; 0.961      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.389 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.377      ; 0.967      ;
; 0.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.377      ; 0.972      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 0.791      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.660      ;
; 0.406 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 1.009      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.624      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 0.808      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.625      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.631      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 0.820      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.291      ; 0.917      ;
; 0.426 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.640      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.641      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.641      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.640      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.642      ;
; 0.432 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.642      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.655      ;
; 0.447 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.291      ; 0.939      ;
; 0.457 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 1.060      ;
; 0.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.451      ; 1.100      ;
; 0.478 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.291      ; 0.970      ;
; 0.484 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.666      ;
; 0.485 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.667      ;
; 0.493 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.291      ; 0.985      ;
; 0.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.432      ; 1.105      ;
; 0.505 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 0.661      ;
; 0.505 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 0.661      ;
; 0.521 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.734      ;
; 0.527 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.742      ;
; 0.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.054      ; 0.755      ;
; 0.544 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.077      ; 0.792      ;
; 0.546 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.241      ; 0.958      ;
; 0.548 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.762      ;
; 0.554 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.767      ;
; 0.568 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.077      ; 0.816      ;
; 0.574 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.358      ; 1.103      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.791      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.790      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.579 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.793      ;
; 0.580 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 0.976      ;
; 0.585 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.054      ; 0.810      ;
; 0.587 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.054      ; 0.812      ;
; 0.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.860      ;
; 0.597 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.861      ;
; 0.599 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.863      ;
; 0.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.865      ;
; 0.604 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 1.000      ;
; 0.610 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.407      ; 1.218      ;
; 0.611 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.123     ; 0.659      ;
; 0.620 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.054      ; 0.845      ;
; 0.620 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.407      ; 1.228      ;
; 0.621 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.835      ;
; 0.622 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.836      ;
; 0.625 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.054      ; 0.850      ;
; 0.627 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.377      ; 1.205      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.225      ; 1.027      ;
; 0.632 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.851      ;
; 0.634 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.847      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.895      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.623      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.904      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.915      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.644      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.924      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.646      ;
; 0.408 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.649      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.656      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.657      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.936      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.940      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.664      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.963      ;
; 0.446 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.977      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.984      ;
; 0.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.995      ;
; 0.479 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 1.010      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.736      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.517 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.758      ;
; 0.525 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.768      ;
; 0.531 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.772      ;
; 0.539 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.782      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.795      ;
; 0.557 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.798      ;
; 0.559 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.801      ;
; 0.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.808      ;
; 0.566 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.808      ;
; 0.567 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.810      ;
; 0.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.812      ;
; 0.572 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.815      ;
; 0.576 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[3]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[6]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[4]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.818      ;
; 0.578 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[1]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.819      ;
; 0.579 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[7]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.820      ;
; 0.579 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[5]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.820      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.602 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.610 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.851      ;
; 0.611 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.856      ;
; 0.615 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.856      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.343 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.399      ; 0.943      ;
; 0.351 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.399      ; 0.951      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.399      ; 0.955      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.401      ; 0.959      ;
; 0.357 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.399      ; 0.958      ;
; 0.365 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.400      ; 0.966      ;
; 0.366 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 0.958      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.320      ; 0.904      ;
; 0.388 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.629      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.400      ; 0.998      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.400      ; 1.001      ;
; 0.400 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.404 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.645      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.651      ;
; 0.412 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.653      ;
; 0.418 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.426 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.668      ;
; 0.432 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.400      ; 1.033      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 1.022      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.391      ; 1.028      ;
; 0.439 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.461      ; 1.071      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 0.980      ;
; 0.453 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.323      ; 0.977      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.461      ; 1.089      ;
; 0.459 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 0.989      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.323      ; 0.985      ;
; 0.471 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.329      ; 1.001      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.357 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.639      ;
; 0.402 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.790      ;
; 0.553 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.794      ;
; 0.583 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.849      ;
; 0.614 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.855      ;
; 0.797 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.040      ;
; 0.849 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.093      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.113      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 1.113      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.356 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.389 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.629      ;
; 0.389 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.395 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.636      ;
; 0.396 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.643      ;
; 0.406 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.645      ;
; 0.406 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.410 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.651      ;
; 0.412 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.653      ;
; 0.420 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.659      ;
; 0.421 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.662      ;
; 0.423 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.664      ;
; 0.427 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.668      ;
; 0.507 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.511 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.511 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.516 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.757      ;
; 0.521 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.762      ;
; 0.522 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.763      ;
; 0.525 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.766      ;
; 0.536 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.777      ;
; 0.543 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.784      ;
; 0.549 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.555 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.796      ;
; 0.557 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.798      ;
; 0.570 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.811      ;
; 0.578 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.819      ;
; 0.588 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.595 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.835      ;
; 0.595 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.835      ;
; 0.595 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.835      ;
; 0.596 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.835      ;
; 0.598 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.839      ;
; 0.601 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.606 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.849      ;
; 0.610 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.850      ;
; 0.610 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.850      ;
; 0.613 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.854      ;
; 0.614 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.619 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.860      ;
; 0.622 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.863      ;
; 0.624 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.865      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.633 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.874      ;
; 0.634 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.875      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.513 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.471     ; 3.005      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.684 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.301     ; 3.004      ;
; 1.734 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.251     ; 3.004      ;
; 1.734 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.251     ; 3.004      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 1.983 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.001     ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 2.001 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.017      ; 3.005      ;
; 5.860 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.347     ; 3.782      ;
; 5.860 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.347     ; 3.782      ;
; 5.860 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.347     ; 3.782      ;
; 5.860 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.347     ; 3.782      ;
; 5.860 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.347     ; 3.782      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 5.973 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.253     ; 3.763      ;
; 6.221 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.777     ; 2.991      ;
; 6.231 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.766     ; 2.992      ;
; 6.246 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.754     ; 2.989      ;
; 6.246 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.754     ; 2.989      ;
; 6.246 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.754     ; 2.989      ;
; 6.246 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.754     ; 2.989      ;
; 6.246 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.754     ; 2.989      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.247 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.752     ; 2.990      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.286 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.714     ; 2.989      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.233     ; 3.465      ;
; 6.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.472      ;
; 6.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.472      ;
; 6.333 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.417     ; 3.239      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.407 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 2.986      ;
; 6.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.584     ; 2.987      ;
; 6.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.584     ; 2.987      ;
; 6.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.584     ; 2.987      ;
; 6.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.584     ; 2.987      ;
; 6.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.584     ; 2.987      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.387      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.382      ;
; 4.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.551     ; 3.422      ;
; 4.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.555     ; 3.417      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.982      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.982      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.814     ; 2.982      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.811     ; 2.985      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.987      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.987      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.987      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.987      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.987      ;
; 4.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.986      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.560     ; 3.383      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.570     ; 3.372      ;
; 14.006 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.555     ; 3.419      ;
; 14.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.565     ; 3.407      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.987      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.850     ; 3.006      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.864     ; 2.992      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.864     ; 2.992      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.864     ; 2.992      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.864     ; 2.992      ;
; 14.093 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.864     ; 2.992      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 2.989      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.860     ; 2.995      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.094 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.859     ; 2.996      ;
; 14.095 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 2.977      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.814     ; 2.982      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.153 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.818     ; 2.978      ;
; 14.154 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.816     ; 2.979      ;
; 14.154 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.813     ; 2.982      ;
; 14.154 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.813     ; 2.982      ;
; 14.154 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.813     ; 2.982      ;
; 14.154 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.816     ; 2.979      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.150 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.773      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.161 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.762      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.250 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.673      ;
; 15.320 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 4.776      ;
; 15.331 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 4.765      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.397 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.526      ;
; 15.420 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 4.676      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.550 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.368      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.563 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.355      ;
; 15.567 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.097      ; 4.529      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.257 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.674      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.311 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 2.622      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.317 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 2.609      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.327 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.608      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.345 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.075     ; 2.579      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.484 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 2.457      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.532 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 2.410      ;
; 37.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.402      ;
; 37.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.402      ;
; 37.537 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 2.402      ;
; 37.549 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.350      ;
; 37.549 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.350      ;
; 37.549 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.350      ;
; 37.549 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 2.350      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 37.570 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.047     ; 2.382      ;
; 38.116 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 1.798      ;
; 38.116 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 1.798      ;
; 38.116 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 1.798      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
; 38.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 1.772      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.317 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.302      ; 1.790      ;
; 1.377 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.302      ; 1.850      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.786      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 1.608 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.845      ;
; 2.052 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 2.523      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.519      ;
; 2.500 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 2.971      ;
; 2.566 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.037      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.794      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.794      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.794      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 2.794      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.028      ; 2.801      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.023      ; 2.796      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.602 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.010      ; 2.783      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 2.767      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 2.767      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 2.769      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.005     ; 2.769      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 2.767      ;
; 2.603 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.007     ; 2.767      ;
; 2.623 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.094      ;
; 2.679 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.300      ; 3.150      ;
; 2.732 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.967      ;
; 2.732 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.967      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.380 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.604      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.423 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.651      ;
; 1.451 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.677      ;
; 1.451 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.677      ;
; 1.451 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.677      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.152      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.935 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 2.199      ;
; 1.945 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.154      ;
; 1.945 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.154      ;
; 1.945 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.154      ;
; 1.945 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.154      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.956 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.209      ;
; 1.961 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.212      ;
; 1.961 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.212      ;
; 1.961 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.212      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.126 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.362      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.140 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.385      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.146 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.393      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
; 2.159 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.397      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.649 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.016     ; 2.834      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 2.829      ;
; 2.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 2.830      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.684 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.007      ;
; 2.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 2.833      ;
; 2.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.105     ; 2.833      ;
; 2.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 2.832      ;
; 2.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 2.832      ;
; 2.763 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.133     ; 2.831      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.222     ; 2.832      ;
; 2.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.168      ; 3.224      ;
; 2.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.168      ; 3.224      ;
; 2.855 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.168      ; 3.224      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.906 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 3.064      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 2.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.358     ; 2.831      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.376     ; 2.830      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.374     ; 2.832      ;
; 3.013 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.016     ; 3.198      ;
; 3.013 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.016     ; 3.198      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.395     ; 2.828      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 2.813      ;
; 4.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 2.813      ;
; 4.411 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 2.813      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.892     ; 2.820      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.927     ; 2.821      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.284     ; 2.824      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.289     ; 2.819      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.295     ; 2.813      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.295     ; 2.813      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.286     ; 2.822      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.288     ; 2.820      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.291     ; 2.818      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.290     ; 2.819      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.332     ; 2.837      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
; 4.899 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.323     ; 2.847      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.432 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.886     ; 2.817      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.824      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.888     ; 2.824      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.441 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.891     ; 2.821      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.887     ; 2.826      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.887     ; 2.826      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.887     ; 2.826      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.887     ; 2.826      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.887     ; 2.826      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.916     ; 2.817      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.923     ; 2.816      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.268     ; 2.830      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.268     ; 2.830      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.268     ; 2.830      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.288     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.818      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.816      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 2.823      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 2.824      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 2.824      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 2.824      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 2.823      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.283     ; 2.825      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 2.823      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 2.823      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.632 ; 4.865        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 4.634 ; 4.867        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 4.635 ; 4.868        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 4.638 ; 4.871        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 4.638 ; 4.871        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 4.638 ; 4.871        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 4.638 ; 4.871        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 4.652 ; 4.885        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 4.654 ; 4.887        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 4.655 ; 4.888        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 4.656 ; 4.889        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 4.656 ; 4.889        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.656 ; 4.889        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.657 ; 4.890        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.658 ; 4.891        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 4.658 ; 4.891        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 4.658 ; 4.891        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 4.658 ; 4.891        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 4.658 ; 4.891        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 4.659 ; 4.892        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 4.662 ; 4.895        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 4.662 ; 4.895        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 4.662 ; 4.895        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 4.662 ; 4.895        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 4.664 ; 4.897        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 4.665 ; 4.883        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 4.666 ; 4.899        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 4.667 ; 4.900        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                            ;
; 4.668 ; 4.901        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.668 ; 4.901        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.669 ; 4.902        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.670 ; 4.903        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 4.670 ; 4.903        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 4.670 ; 4.903        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 4.670 ; 4.903        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 4.683 ; 4.916        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 4.684 ; 4.917        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 4.684 ; 4.917        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 4.685 ; 4.918        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 4.685 ; 4.918        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 4.686 ; 4.919        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 4.688 ; 4.921        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 4.688 ; 4.921        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 4.688 ; 4.921        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 4.688 ; 4.921        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 4.689 ; 4.922        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 4.689 ; 4.922        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 4.689 ; 4.922        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 4.689 ; 4.922        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ;
; 4.716 ; 4.934        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[0]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[1]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[3]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[4]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[5]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[7]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[9]                                                                                                                                                                          ;
; 4.726 ; 4.912        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_FVAL                                                                                                                                                                             ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ;
; 4.727 ; 4.913        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ;
; 4.730 ; 4.948        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 4.731 ; 4.917        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[10]                                                                                                                                                                         ;
; 4.731 ; 4.917        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[11]                                                                                                                                                                         ;
; 4.731 ; 4.917        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; rCCD_DATA[2]                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[7]                                                                                                                                                             ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[19]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[20]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[21]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[22]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[17]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[19]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[4]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[5]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                         ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                                ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.658 ; 9.844        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_vga'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 155.790 ; 160.000      ; 4.210          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.755 ; 4.155 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.755 ; 4.155 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.695 ; 3.027 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.695 ; 3.027 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 4.250 ; 4.245 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.386 ; 2.716 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.230 ; 2.477 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.448 ; 2.799 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.194 ; 2.443 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.423 ; 2.764 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.640 ; 3.037 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.487 ; 2.841 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.767 ; 2.078 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.172 ; 2.424 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.751 ; 2.056 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.187 ; 2.434 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 4.250 ; 4.245 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.137 ; 2.475 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.718 ; 2.012 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.138 ; 3.521 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.027 ; 3.327 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.212 ; 2.542 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.138 ; 3.521 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 4.841 ; 5.141 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.067 ; 4.393 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.250 ; 4.579 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 3.877 ; 4.182 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.230 ; 4.519 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.234 ; 4.547 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.656 ; 4.989 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.318 ; 4.665 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.710 ; 5.058 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.237 ; 4.554 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 4.623 ; 4.948 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.220 ; 4.487 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.671 ; 5.007 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 4.541 ; 4.838 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 4.674 ; 5.034 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 4.685 ; 5.043 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 4.611 ; 4.940 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 4.841 ; 5.141 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 4.712 ; 5.072 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 4.514 ; 4.832 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 4.578 ; 4.916 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 3.226 ; 3.565 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.234 ; 4.566 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 4.706 ; 5.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 4.504 ; 4.798 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.244 ; 4.557 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 4.546 ; 4.872 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.772 ; 8.240 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 7.772 ; 8.240 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 5.705 ; 6.089 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 5.705 ; 6.089 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 4.730 ; 5.078 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 4.502 ; 4.936 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 4.495 ; 4.925 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.289 ; 4.649 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 4.517 ; 4.901 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 4.514 ; 4.927 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 4.453 ; 4.781 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 4.545 ; 4.914 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.121 ; 4.443 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.328 ; 4.650 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.730 ; 5.078 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.650 ; 4.972 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.460 ; 4.781 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.122 ; 4.463 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 4.510 ; 4.897 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.187 ; 4.549 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 4.398 ; 4.778 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.926 ; -2.274 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.926 ; -2.274 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.443 ; -1.800 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.443 ; -1.800 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.372 ; -1.662 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.983 ; -2.297 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.832 ; -2.067 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.041 ; -2.376 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.798 ; -2.034 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.018 ; -2.343 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.239 ; -2.625 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.093 ; -2.437 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.388 ; -1.684 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.776 ; -2.016 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.372 ; -1.662 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.790 ; -2.024 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -3.771 ; -3.763 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.760 ; -2.089 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.340 ; -1.620 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -1.702 ; -2.006 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.545 ; -2.827 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -1.702 ; -2.006 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.578 ; -2.944 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -2.523 ; -2.843 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -3.348 ; -3.663 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -3.511 ; -3.821 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -3.151 ; -3.438 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -3.491 ; -3.763 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -3.496 ; -3.790 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -3.913 ; -4.235 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -3.576 ; -3.903 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -3.953 ; -4.280 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -3.500 ; -3.798 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -3.871 ; -4.177 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -3.485 ; -3.736 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -3.917 ; -4.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -3.793 ; -4.072 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -3.899 ; -4.247 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -3.929 ; -4.266 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -3.856 ; -4.165 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.077 ; -4.358 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -3.954 ; -4.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -3.763 ; -4.061 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -3.824 ; -4.143 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.523 ; -2.843 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -3.495 ; -3.807 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -3.964 ; -4.274 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -3.753 ; -4.029 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -3.506 ; -3.801 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -3.797 ; -4.105 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -5.877 ; -6.333 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -5.877 ; -6.333 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.837 ; -5.202 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -4.837 ; -5.202 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.388 ; -3.695 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -3.703 ; -4.107 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -3.696 ; -4.096 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -3.550 ; -3.894 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -3.718 ; -4.074 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -3.714 ; -4.098 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -3.653 ; -3.961 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -3.741 ; -4.089 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -3.388 ; -3.695 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -3.592 ; -3.895 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -3.974 ; -4.304 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -3.832 ; -4.123 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -3.715 ; -4.020 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -3.390 ; -3.714 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -3.689 ; -4.050 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -3.451 ; -3.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -3.651 ; -4.016 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.231  ; 7.974  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.816  ; 7.553  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.026 ; 12.754 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 10.875 ; 10.574 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 7.904  ; 7.898  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 12.284 ; 11.855 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.773  ; 8.815  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 8.903  ; 8.904  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 8.454  ; 8.498  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 13.026 ; 12.754 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.786 ; 12.429 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 8.407  ; 8.459  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 7.291  ; 7.807  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 7.686  ; 7.320  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.694  ; 6.374  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.244  ; 6.086  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.238  ; 5.124  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.257  ; 6.082  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.290  ; 5.155  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.529  ; 5.381  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 5.979  ; 5.778  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 7.686  ; 7.320  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.729  ; 6.533  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.246  ; 6.084  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 6.871  ; 6.688  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.605  ; 5.580  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 5.901  ; 5.747  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.500  ; 4.386  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.901  ; 5.747  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.644  ; 5.405  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.861  ; 5.680  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.770  ; 5.689  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 14.790 ; 14.028 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 8.888  ; 8.751  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.093 ; 10.743 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.078  ; 8.929  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 9.644  ; 9.420  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.237  ; 9.099  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 8.832  ; 8.703  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.089  ; 8.941  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.106  ; 8.954  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 9.846  ; 9.534  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.256  ; 9.027  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 11.574 ; 11.233 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 8.383  ; 8.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 9.295  ; 9.211  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 9.246  ; 9.138  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 12.180 ; 11.799 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 9.668  ; 9.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 9.669  ; 9.430  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 13.920 ; 13.370 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 14.790 ; 14.028 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 9.219  ; 9.127  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 9.480  ; 9.367  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 10.603 ; 10.202 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 10.136 ; 9.814  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 10.973 ; 10.698 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 10.998 ; 10.729 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 8.972  ; 8.910  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 10.068 ; 9.800  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.851 ; 11.388 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 8.558  ; 8.472  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.246 ; 10.803 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 12.065 ; 11.536 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 12.556 ; 12.123 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 8.063  ; 7.610  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 6.835  ; 6.646  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 7.169  ; 7.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.608  ; 5.477  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 8.063  ; 7.610  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.418  ; 5.217  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.979  ; 5.716  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.370 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.659  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.642  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 11.775 ; 11.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.002  ; 8.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.775 ; 11.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 9.131  ; 9.069  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.041  ; 9.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 9.596  ; 9.428  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 10.416 ; 10.848 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.898  ; 8.797  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 6.938  ; 6.439  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 4.862  ; 4.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.631  ; 3.517  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.434  ; 4.277  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.022  ; 3.845  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 3.974  ; 3.830  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 3.892  ; 3.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 3.947  ; 3.802  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 3.936  ; 3.799  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.678  ; 3.565  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.698  ; 6.242  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.561  ; 4.366  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.535  ; 4.367  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.036  ; 5.558  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.647  ; 5.442  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.667  ; 4.499  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.771  ; 6.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 4.841  ; 4.701  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.988  ; 3.805  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.278  ; 4.077  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.938  ; 6.439  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 11.149 ; 10.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 10.749 ; 10.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 10.630 ; 10.398 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 8.483  ; 8.376  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 10.513 ; 10.371 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 8.806  ; 8.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 8.346  ; 8.182  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 10.387 ; 10.183 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 10.307 ; 9.947  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 8.377  ; 8.131  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 9.110  ; 9.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 9.030  ; 8.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 10.306 ; 10.104 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 10.895 ; 10.615 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 11.149 ; 10.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 8.913  ; 8.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 9.854  ; 9.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 11.246 ; 11.618 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 7.522  ; 7.140  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.159  ; 4.997  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 6.879  ; 6.649  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.037  ; 4.969  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.727  ; 4.651  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.562  ; 6.283  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.361  ; 5.180  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.522  ; 7.140  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.719  ; 5.549  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.920  ; 4.798  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 8.404  ; 8.160  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.338  ; 5.269  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.268  ; 6.156  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.569  ; 5.446  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.677  ; 5.620  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 8.404  ; 8.160  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 8.038  ; 7.696  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.798  ; 5.659  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.531  ; 6.381  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.832  ; 5.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 7.974  ; 7.616  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 6.877  ; 6.597  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.616  ; 6.370  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.841  ; 6.550  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.917  ; 6.636  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 5.665  ; 5.567  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.316  ; 5.192  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.957  ; 5.765  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 7.974  ; 7.616  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 6.989  ; 6.797  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 7.922  ; 7.672  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.527  ; 7.270  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.607  ; 7.601  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 10.460 ; 10.170 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 7.607  ; 7.601  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.814 ; 11.402 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.445  ; 8.484  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 8.567  ; 8.568  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 8.137  ; 8.179  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 12.525 ; 12.264 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.296 ; 11.953 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 8.090  ; 8.140  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 6.649  ; 7.161  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.621  ; 4.509  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.023  ; 5.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.591  ; 5.435  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.621  ; 4.509  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.605  ; 5.432  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 4.676  ; 4.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.904  ; 4.757  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 5.333  ; 5.137  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 6.972  ; 6.618  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.056  ; 5.864  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.593  ; 5.433  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 6.190  ; 6.010  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 4.978  ; 4.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.914  ; 3.800  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 3.914  ; 3.800  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.263  ; 5.109  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.015  ; 4.781  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.224  ; 5.046  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.136  ; 5.053  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.039  ; 5.887  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 6.891  ; 6.682  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 9.066  ; 8.639  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 7.022  ; 6.877  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 7.826  ; 7.538  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 7.228  ; 7.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 6.876  ; 6.661  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 7.083  ; 6.851  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 7.131  ; 6.896  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.416  ; 7.095  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 7.044  ; 6.767  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 9.472  ; 9.034  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 6.039  ; 5.887  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 6.895  ; 6.695  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 7.121  ; 6.921  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 10.023 ; 9.549  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 7.525  ; 7.247  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.362  ; 7.063  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 11.460 ; 10.862 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 12.472 ; 11.695 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 6.963  ; 6.802  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 7.180  ; 7.002  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 8.147  ; 7.697  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 7.890  ; 7.523  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 8.857  ; 8.487  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 8.986  ; 8.639  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 7.439  ; 7.205  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 7.948  ; 7.695  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 9.740  ; 9.277  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 6.560  ; 6.391  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 9.368  ; 8.882  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 10.303 ; 9.743  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 10.395 ; 9.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 4.981  ; 4.851  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 6.160  ; 5.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 6.479  ; 6.318  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 4.981  ; 4.851  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.333  ; 6.895  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 4.798  ; 4.600  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.338  ; 5.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.870 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.160  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.142  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 7.647  ; 7.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 7.715  ; 7.578  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 10.333 ; 10.131 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.054  ; 8.037  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 7.771  ; 7.518  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 8.193  ; 7.896  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 8.872  ; 9.263  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 7.647  ; 7.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.082  ; 2.969  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 4.265  ; 4.156  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.082  ; 2.969  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.854  ; 3.700  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 3.457  ; 3.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 3.413  ; 3.270  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 3.333  ; 3.188  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 3.388  ; 3.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 3.378  ; 3.240  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.128  ; 3.015  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.097  ; 5.642  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 3.978  ; 3.787  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 3.953  ; 3.787  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.463  ; 4.987  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.021  ; 4.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.079  ; 3.914  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.169  ; 5.634  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 4.245  ; 4.106  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.424  ; 3.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 3.703  ; 3.506  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.328  ; 5.831  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.271  ; 5.127  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 7.676  ; 7.319  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 6.736  ; 6.436  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 5.337  ; 5.161  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 7.146  ; 6.906  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.271  ; 5.168  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 5.273  ; 5.137  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 7.030  ; 6.754  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 6.943  ; 6.586  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 5.435  ; 5.127  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.448  ; 5.377  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.059  ; 5.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.879  ; 6.782  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 7.398  ; 7.175  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.742  ; 7.465  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 5.796  ; 5.685  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.475  ; 6.389  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 7.522  ; 7.770  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.136  ; 4.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 4.551  ; 4.391  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 6.202  ; 5.977  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.433  ; 4.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.136  ; 4.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 5.898  ; 5.625  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 4.744  ; 4.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 6.818  ; 6.447  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.087  ; 4.921  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.319  ; 4.198  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.720  ; 4.651  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 4.720  ; 4.651  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 5.613  ; 5.502  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.943  ; 4.821  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.045  ; 4.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 7.665  ; 7.427  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.314  ; 6.982  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.162  ; 5.025  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.868  ; 5.720  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.194  ; 5.019  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.699  ; 4.577  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 6.198  ; 5.925  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 5.947  ; 5.707  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.164  ; 5.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.236  ; 5.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 5.035  ; 4.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 4.699  ; 4.577  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.315  ; 5.127  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 7.251  ; 6.903  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 6.307  ; 6.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.749 ;    ;    ; 8.143 ;
; SW[1]      ; LEDR[1]     ; 7.559 ;    ;    ; 7.939 ;
; SW[2]      ; LEDR[2]     ; 7.659 ;    ;    ; 7.964 ;
; SW[3]      ; LEDR[3]     ; 7.589 ;    ;    ; 7.865 ;
; SW[4]      ; LEDR[4]     ; 7.507 ;    ;    ; 7.863 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.699 ;    ;    ; 8.102 ;
; SW[8]      ; LEDR[8]     ; 7.926 ;    ;    ; 8.317 ;
; SW[9]      ; LEDR[9]     ; 8.737 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.298 ;    ;    ; 8.704 ;
; SW[11]     ; LEDR[11]    ; 8.256 ;    ;    ; 8.647 ;
; SW[12]     ; LEDR[12]    ; 8.219 ;    ;    ; 8.591 ;
; SW[13]     ; LEDR[13]    ; 7.937 ;    ;    ; 8.345 ;
; SW[14]     ; LEDR[14]    ; 7.933 ;    ;    ; 8.343 ;
; SW[15]     ; LEDR[15]    ; 9.427 ;    ;    ; 9.885 ;
; SW[16]     ; LEDR[16]    ; 7.961 ;    ;    ; 8.377 ;
; SW[17]     ; LEDR[17]    ; 7.923 ;    ;    ; 8.323 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.469 ;    ;    ; 7.849 ;
; SW[1]      ; LEDR[1]     ; 7.285 ;    ;    ; 7.650 ;
; SW[2]      ; LEDR[2]     ; 7.381 ;    ;    ; 7.675 ;
; SW[3]      ; LEDR[3]     ; 7.313 ;    ;    ; 7.579 ;
; SW[4]      ; LEDR[4]     ; 7.234 ;    ;    ; 7.577 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.419 ;    ;    ; 7.807 ;
; SW[8]      ; LEDR[8]     ; 7.636 ;    ;    ; 8.012 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 7.992 ;    ;    ; 8.384 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.918 ;    ;    ; 8.276 ;
; SW[13]     ; LEDR[13]    ; 7.646 ;    ;    ; 8.039 ;
; SW[14]     ; LEDR[14]    ; 7.642 ;    ;    ; 8.036 ;
; SW[15]     ; LEDR[15]    ; 9.123 ;    ;    ; 9.567 ;
; SW[16]     ; LEDR[16]    ; 7.669 ;    ;    ; 8.069 ;
; SW[17]     ; LEDR[17]    ; 7.632 ;    ;    ; 8.017 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.652  ; 3.522  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.365  ; 4.200  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.389  ; 4.224  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.444  ; 4.279  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.086  ; 3.921  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.444  ; 4.279  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.415  ; 4.250  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.415  ; 4.250  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.115  ; 4.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.057  ; 3.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.057  ; 3.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.406  ; 4.241  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.026  ; 3.861  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.406  ; 4.241  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.048  ; 3.883  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.652  ; 3.522  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.057  ; 3.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.412  ; 5.247  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.725  ; 5.560  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.420  ; 5.255  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.703  ; 5.538  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.703  ; 5.538  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.048  ; 5.883  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.412  ; 5.247  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.761  ; 5.596  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.057  ; 3.892  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.139  ; 4.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.139  ; 4.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.139  ; 4.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.115  ; 4.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.753  ; 4.588  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.115  ; 4.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.731  ; 4.566  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 11.503 ; 11.358 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 11.959 ; 11.814 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 11.503 ; 11.358 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 11.542 ; 11.397 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 11.542 ; 11.397 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.175 ; 12.030 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 11.962 ; 11.817 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 11.962 ; 11.817 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 11.701 ; 11.556 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 12.354 ; 12.189 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 12.360 ; 12.195 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.018 ; 11.853 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 11.711 ; 11.546 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.028 ; 11.863 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 11.906 ; 11.761 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.175 ; 12.030 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 11.906 ; 11.761 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.120 ; 2.990 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.808 ; 3.643 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.831 ; 3.666 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.884 ; 3.719 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.540 ; 3.375 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.884 ; 3.719 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.856 ; 3.691 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.856 ; 3.691 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.528 ; 4.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.847 ; 3.682 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.483 ; 3.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.847 ; 3.682 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.504 ; 3.339 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.120 ; 2.990 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.813 ; 4.648 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.114 ; 4.949 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.821 ; 4.656 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.092 ; 4.927 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.092 ; 4.927 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.423 ; 5.258 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.813 ; 4.648 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.149 ; 4.984 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.551 ; 4.386 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.551 ; 4.386 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.551 ; 4.386 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.528 ; 4.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.180 ; 4.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.528 ; 4.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.160 ; 3.995 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 7.643 ; 7.498 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 8.081 ; 7.936 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.643 ; 7.498 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.681 ; 7.536 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.681 ; 7.536 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 8.288 ; 8.143 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 8.084 ; 7.939 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 8.084 ; 7.939 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.834 ; 7.689 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 8.498 ; 8.333 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 8.504 ; 8.339 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 8.175 ; 8.010 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.881 ; 7.716 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 8.185 ; 8.020 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 8.031 ; 7.886 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 8.288 ; 8.143 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 8.031 ; 7.886 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.502     ; 3.632     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.159     ; 4.324     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.196     ; 4.361     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.258     ; 4.423     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.903     ; 4.068     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.258     ; 4.423     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.223     ; 4.388     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.223     ; 4.388     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.907     ; 5.072     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.214     ; 4.379     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.837     ; 4.002     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.214     ; 4.379     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.862     ; 4.027     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.502     ; 3.632     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.198     ; 5.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.507     ; 5.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.204     ; 5.369     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.483     ; 5.648     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.483     ; 5.648     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.817     ; 5.982     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.198     ; 5.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.543     ; 5.708     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.872     ; 4.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.940     ; 5.105     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.940     ; 5.105     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.940     ; 5.105     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.907     ; 5.072     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.554     ; 4.719     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.907     ; 5.072     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.531     ; 4.696     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 11.115    ; 11.260    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 11.493    ; 11.638    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 11.115    ; 11.260    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 11.159    ; 11.304    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 11.159    ; 11.304    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 11.683    ; 11.828    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 11.510    ; 11.655    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 11.510    ; 11.655    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 11.275    ; 11.420    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 11.871    ; 12.036    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 11.878    ; 12.043    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 11.546    ; 11.711    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 11.256    ; 11.421    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 11.556    ; 11.721    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 11.445    ; 11.590    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 11.683    ; 11.828    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 11.445    ; 11.590    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.970     ; 3.100     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.604     ; 3.769     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.639     ; 3.804     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.699     ; 3.864     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.358     ; 3.523     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.699     ; 3.864     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.666     ; 3.831     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.666     ; 3.831     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.322     ; 4.487     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.328     ; 3.493     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.328     ; 3.493     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.656     ; 3.821     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.295     ; 3.460     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.656     ; 3.821     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.318     ; 3.483     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.970     ; 3.100     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.328     ; 3.493     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.601     ; 4.766     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.898     ; 5.063     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.607     ; 4.772     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.874     ; 5.039     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.874     ; 5.039     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.195     ; 5.360     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.601     ; 4.766     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.932     ; 5.097     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.328     ; 3.493     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.353     ; 4.518     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.353     ; 4.518     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.353     ; 4.518     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.322     ; 4.487     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.983     ; 4.148     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.322     ; 4.487     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.961     ; 4.126     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 7.378     ; 7.523     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.742     ; 7.887     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 7.378     ; 7.523     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.421     ; 7.566     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.421     ; 7.566     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.924     ; 8.069     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.758     ; 7.903     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.758     ; 7.903     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.532     ; 7.677     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 8.141     ; 8.306     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 8.148     ; 8.313     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 7.829     ; 7.994     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.551     ; 7.716     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 7.838     ; 8.003     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.696     ; 7.841     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.924     ; 8.069     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.696     ; 7.841     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.989 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 2.595  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.263  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 15.013 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 17.117 ; 0.000         ;
; CLOCK2_50                                 ; 17.393 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.120 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.141 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.152 ; 0.000         ;
; CLOCK2_50                                 ; 0.181 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.183 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 3.303  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 6.298  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 16.297 ; 0.000         ;
; CLOCK2_50                                 ; 17.255 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 38.428 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 0.663 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.728 ; 0.000         ;
; D5M_PIXLCLK                               ; 1.652 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 2.695 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.699 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; D5M_PIXLCLK                               ; 4.132   ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.757   ; 0.000         ;
; CLOCK2_50                                 ; 9.272   ; 0.000         ;
; CLOCK_50                                  ; 9.400   ; 0.000         ;
; CLOCK3_50                                 ; 16.000  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.760  ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.779  ; 0.000         ;
; clk_vga                                   ; 156.000 ; 0.000         ;
+-------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.595 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.964      ;
; 2.659 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.900      ;
; 2.660 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.786      ;
; 2.663 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.896      ;
; 2.698 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.748      ;
; 2.727 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.832      ;
; 2.728 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.625     ; 1.676      ;
; 2.728 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.718      ;
; 2.729 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.623     ; 1.677      ;
; 2.730 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.622     ; 1.677      ;
; 2.731 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.603      ;
; 2.731 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.603      ;
; 2.731 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.603      ;
; 2.731 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.603      ;
; 2.731 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.828      ;
; 2.766 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.680      ;
; 2.795 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.764      ;
; 2.796 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.650      ;
; 2.799 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.760      ;
; 2.832 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.529     ; 1.668      ;
; 2.833 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.527     ; 1.669      ;
; 2.834 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.526     ; 1.669      ;
; 2.834 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.612      ;
; 2.835 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.595      ;
; 2.835 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.595      ;
; 2.835 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.595      ;
; 2.835 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.595      ;
; 2.846 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.698     ; 1.485      ;
; 2.847 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.696     ; 1.486      ;
; 2.848 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.486      ;
; 2.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.412      ;
; 2.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.412      ;
; 2.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.412      ;
; 2.849 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.412      ;
; 2.863 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.696      ;
; 2.864 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.582      ;
; 2.865 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.625     ; 1.539      ;
; 2.866 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.623     ; 1.540      ;
; 2.867 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.622     ; 1.540      ;
; 2.867 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.692      ;
; 2.868 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.466      ;
; 2.868 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.466      ;
; 2.868 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.466      ;
; 2.868 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.641     ; 1.466      ;
; 2.902 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.544      ;
; 2.931 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.600     ; 1.498      ;
; 2.931 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.448     ; 1.628      ;
; 2.932 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.598     ; 1.499      ;
; 2.932 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.514      ;
; 2.933 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.597     ; 1.499      ;
; 2.934 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.425      ;
; 2.934 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.425      ;
; 2.934 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.425      ;
; 2.934 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.425      ;
; 2.969 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.529     ; 1.531      ;
; 2.970 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.527     ; 1.532      ;
; 2.970 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.561     ; 1.476      ;
; 2.971 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.526     ; 1.532      ;
; 2.972 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.458      ;
; 2.972 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.458      ;
; 2.972 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.458      ;
; 2.972 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.545     ; 1.458      ;
; 2.983 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.698     ; 1.348      ;
; 2.984 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.696     ; 1.349      ;
; 2.985 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.349      ;
; 2.986 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.275      ;
; 2.986 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.275      ;
; 2.986 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.275      ;
; 2.986 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.714     ; 1.275      ;
; 2.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.530     ; 1.509      ;
; 2.991 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.528     ; 1.510      ;
; 2.992 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.527     ; 1.510      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.546     ; 1.436      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.546     ; 1.436      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.546     ; 1.436      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.546     ; 1.436      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.560     ; 1.431      ;
; 3.019 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.744     ; 1.244      ;
; 3.068 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.600     ; 1.361      ;
; 3.069 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.598     ; 1.362      ;
; 3.070 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.597     ; 1.362      ;
; 3.071 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.288      ;
; 3.071 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.288      ;
; 3.071 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.288      ;
; 3.071 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.616     ; 1.288      ;
; 3.095 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.648     ; 1.286      ;
; 3.096 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.646     ; 1.287      ;
; 3.097 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.645     ; 1.287      ;
; 3.098 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.664     ; 1.213      ;
; 3.098 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.664     ; 1.213      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.263 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.881      ;
; 5.277 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.787     ; 2.873      ;
; 5.401 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.792     ; 2.744      ;
; 5.401 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.792     ; 2.744      ;
; 5.401 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.792     ; 2.744      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.455 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.613     ; 2.869      ;
; 5.472 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.667      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.619      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.619      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.619      ;
; 5.537 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.602      ;
; 5.539 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.601      ;
; 5.539 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.601      ;
; 5.539 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.797     ; 2.601      ;
; 5.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.596      ;
; 5.605 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.534      ;
; 5.605 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.798     ; 2.534      ;
; 5.797 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 4.133      ;
; 5.811 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 4.125      ;
; 5.905 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 4.011      ;
; 5.920 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.996      ;
; 5.920 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.996      ;
; 5.933 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.976      ;
; 5.933 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.976      ;
; 5.933 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.976      ;
; 5.933 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.976      ;
; 5.933 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.976      ;
; 5.967 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.963      ;
; 5.973 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.957      ;
; 5.974 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; 0.108      ; 4.121      ;
; 5.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.953      ;
; 5.981 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.955      ;
; 5.987 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.949      ;
; 5.991 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.077     ; 3.919      ;
; 5.991 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.945      ;
; 6.022 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.908      ;
; 6.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.881      ;
; 6.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.900      ;
; 6.037 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.893      ;
; 6.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.872      ;
; 6.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.886      ;
; 6.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.866      ;
; 6.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.885      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mLENGTH[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.077     ; 3.854      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.874      ;
; 6.058 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.878      ;
; 6.061 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.848      ;
; 6.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.075 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.848      ;
; 6.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.062     ; 3.848      ;
; 6.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.062     ; 3.848      ;
; 6.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.062     ; 3.848      ;
; 6.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.062     ; 3.848      ;
; 6.077 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.062     ; 3.848      ;
; 6.079 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.830      ;
; 6.085 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.831      ;
; 6.089 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.058     ; 3.840      ;
; 6.090 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.826      ;
; 6.090 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.826      ;
; 6.092 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.838      ;
; 6.094 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.064     ; 3.829      ;
; 6.096 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.820      ;
; 6.096 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.820      ;
; 6.098 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.079     ; 3.810      ;
; 6.100 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.816      ;
; 6.100 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.816      ;
; 6.100 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.084     ; 3.803      ;
; 6.101 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.065     ; 3.821      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.806      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.806      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.806      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.806      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.806      ;
; 6.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.051     ; 3.830      ;
; 6.108 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.058     ; 3.821      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.800      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.800      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.800      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.800      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.800      ;
; 6.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.796      ;
; 6.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.796      ;
; 6.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.796      ;
; 6.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.796      ;
; 6.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.796      ;
; 6.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.802      ;
; 6.115 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.059     ; 3.813      ;
; 6.124 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.077     ; 3.786      ;
; 6.124 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.077     ; 3.786      ;
; 6.124 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.057     ; 3.806      ;
; 6.126 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.790      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.013 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.637      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.096 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.555      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.100 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.550      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.112 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.538      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.195 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.456      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.451      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.213 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.437      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.430      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.296 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.355      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.201     ; 4.348      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.300 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.350      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.202     ; 4.343      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.279      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.413 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.197     ; 4.237      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.447 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.199     ; 4.201      ;
; 15.454 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.197      ;
; 15.454 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.197      ;
; 15.454 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.196     ; 4.197      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                             ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 17.117 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.453      ;
; 17.118 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.452      ;
; 17.119 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.451      ;
; 17.122 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.448      ;
; 17.124 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.446      ;
; 17.125 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.445      ;
; 17.128 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.442      ;
; 17.129 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.277     ; 2.441      ;
; 17.292 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.292     ; 2.263      ;
; 17.307 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.292     ; 2.248      ;
; 18.769 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.812      ;
; 18.774 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.807      ;
; 18.794 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.787      ;
; 18.809 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.772      ;
; 18.813 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.768      ;
; 18.821 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.760      ;
; 18.833 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.748      ;
; 18.850 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                              ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 0.731      ;
; 37.636 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 2.267      ;
; 37.636 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]    ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 2.267      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.981 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.948      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.935      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.935      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 37.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.973      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.021 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.910      ;
; 38.055 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.883      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.080 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.849      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.836      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.836      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.093 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.020     ; 1.874      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.110 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.060     ; 1.817      ;
; 38.116 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.813      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.811      ;
; 38.122 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.830      ;
; 38.126 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                               ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.826      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
; 38.150 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                     ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                           ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.058     ; 1.779      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.528      ;
; 17.393 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.528      ;
; 17.396 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.525      ;
; 17.396 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.525      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.508      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.508      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.508      ;
; 17.411 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.508      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.520      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.505      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.505      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.505      ;
; 17.414 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.505      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.417 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.517      ;
; 17.458 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.463      ;
; 17.458 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.463      ;
; 17.476 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.443      ;
; 17.476 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.443      ;
; 17.476 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.443      ;
; 17.476 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.443      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.479 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.455      ;
; 17.530 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.391      ;
; 17.530 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.391      ;
; 17.548 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.371      ;
; 17.548 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.371      ;
; 17.548 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.371      ;
; 17.548 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.371      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.551 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 2.383      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.576 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.345      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.582 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.339      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
; 17.586 ; Reset_Delay:u2|Cont[5]          ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.359      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.259      ; 0.483      ;
; 0.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.259      ; 0.485      ;
; 0.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.259      ; 0.485      ;
; 0.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.259      ; 0.485      ;
; 0.172 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.451      ;
; 0.173 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.247      ; 0.504      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.221      ; 0.479      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.460      ;
; 0.199 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.247      ; 0.530      ;
; 0.199 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.483      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.336      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.091      ; 0.382      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.316      ;
; 0.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.316      ;
; 0.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.323      ;
; 0.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.251      ; 0.548      ;
; 0.214 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.493      ;
; 0.216 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.324      ;
; 0.219 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.091      ; 0.394      ;
; 0.219 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.247      ; 0.550      ;
; 0.222 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.091      ; 0.397      ;
; 0.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.332      ;
; 0.246 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.340      ;
; 0.248 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.342      ;
; 0.258 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 0.618      ;
; 0.258 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.116      ; 0.458      ;
; 0.259 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.382      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.259      ; 0.624      ;
; 0.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.372      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 0.625      ;
; 0.269 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.377      ;
; 0.270 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.198      ; 0.552      ;
; 0.270 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.393      ;
; 0.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 0.325      ;
; 0.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.262      ; 0.640      ;
; 0.275 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.381      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.247      ; 0.611      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.386      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.388      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.035      ; 0.401      ;
; 0.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.391      ;
; 0.286 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 0.327      ;
; 0.286 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 0.327      ;
; 0.292 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.091      ; 0.467      ;
; 0.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 0.621      ;
; 0.302 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.091      ; 0.477      ;
; 0.307 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.207      ; 0.618      ;
; 0.308 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.440      ;
; 0.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.438      ;
; 0.313 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.092      ; 0.509      ;
; 0.314 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.196      ; 0.614      ;
; 0.314 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.421      ;
; 0.315 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.094      ; 0.513      ;
; 0.315 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.422      ;
; 0.316 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.141 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.145 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.147 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.149 ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.154 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.159 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.181      ; 0.444      ;
; 0.161 ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.233      ; 0.498      ;
; 0.163 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.233      ; 0.500      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.233      ; 0.517      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.227      ; 0.512      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.183 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.198 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.203 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.497      ;
; 0.203 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.497      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.491      ;
; 0.206 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.329      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.494      ;
; 0.208 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.332      ;
; 0.209 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.190      ; 0.503      ;
; 0.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.192      ; 0.506      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.335      ;
; 0.215 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.341      ;
; 0.216 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.216 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.241      ; 0.541      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.152 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.437      ;
; 0.159 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.444      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.450      ;
; 0.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.454      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.459      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.181      ; 0.461      ;
; 0.179 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.317      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.321      ;
; 0.197 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.488      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.496      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.499      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.501      ;
; 0.213 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.338      ;
; 0.220 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.511      ;
; 0.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.372      ;
; 0.252 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.379      ;
; 0.257 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.385      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.383      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.387      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.394      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.393      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[6]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.403      ;
; 0.275 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[3]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.402      ;
; 0.276 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[4]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.403      ;
; 0.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[7]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.405      ;
; 0.278 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[5]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.405      ;
; 0.278 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; sram_controller:sram_controller1|blue_pre_r[1]                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.405      ;
; 0.287 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[5]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[2]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.415      ;
; 0.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|writedata_r[6]                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.418      ;
; 0.297 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; sram_controller:sram_controller1|state_r.STORE_STAGE2                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.302 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.304 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.435      ;
; 0.307 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.435      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.325      ;
; 0.262 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.386      ;
; 0.266 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.390      ;
; 0.291 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.414      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.308 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.431      ;
; 0.389 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.515      ;
; 0.411 ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.537      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.558      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.567      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.567      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.183 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.201 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.203 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.206 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.329      ;
; 0.209 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.332      ;
; 0.210 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.334      ;
; 0.215 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.339      ;
; 0.216 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.340      ;
; 0.218 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.342      ;
; 0.250 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.373      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.255 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
; 0.258 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.259 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.382      ;
; 0.263 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.390      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.393      ;
; 0.271 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.275 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.277 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.400      ;
; 0.282 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.406      ;
; 0.289 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.412      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.421      ;
; 0.301 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.306 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.310 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.433      ;
; 0.310 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.433      ;
; 0.311 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.434      ;
; 0.311 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.434      ;
; 0.311 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.436      ;
; 0.314 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.437      ;
; 0.314 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.437      ;
; 0.316 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.439      ;
; 0.316 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.441      ;
; 0.318 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.441      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.303 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.122      ; 1.796      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.410 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.230      ; 1.797      ;
; 3.444 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.263      ; 1.796      ;
; 3.444 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.263      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.596 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.415      ; 1.796      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 3.606 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.426      ; 1.797      ;
; 7.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.394     ; 2.190      ;
; 7.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.394     ; 2.190      ;
; 7.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.394     ; 2.190      ;
; 7.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.394     ; 2.190      ;
; 7.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.394     ; 2.190      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.460 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.337     ; 2.180      ;
; 7.585 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.598     ; 1.794      ;
; 7.588 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.596     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.605 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.793      ;
; 7.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.792      ;
; 7.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.792      ;
; 7.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.792      ;
; 7.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.792      ;
; 7.606 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.579     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.624 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.561     ; 1.792      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.625 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.334     ; 2.018      ;
; 7.636 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.456     ; 1.885      ;
; 7.659 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.313     ; 2.005      ;
; 7.659 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.313     ; 2.005      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.510     ; 1.793      ;
; 7.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.514     ; 1.788      ;
; 7.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.514     ; 1.788      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 1.982      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.977      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.625     ; 2.000      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.629     ; 1.995      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.376 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.770     ; 1.791      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
; 6.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.774     ; 1.786      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.976      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.965      ;
; 16.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.632     ; 1.994      ;
; 16.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.643     ; 1.983      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.785     ; 1.775      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.777     ; 1.783      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.377 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.778     ; 1.782      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.774     ; 1.785      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 1.770      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 1.770      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.378 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.784     ; 1.775      ;
; 16.384 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.764     ; 1.789      ;
; 16.384 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.764     ; 1.789      ;
; 16.384 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.764     ; 1.789      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.255 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.686      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.258 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.683      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.320 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.621      ;
; 17.366 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.066      ; 2.687      ;
; 17.369 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.066      ; 2.684      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.392 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.549      ;
; 17.431 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.066      ; 2.622      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.438      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.066      ; 2.550      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
; 17.503 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.050     ; 2.434      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.428 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.037     ; 1.522      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.457 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.042     ; 1.488      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.464 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.033     ; 1.490      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.469 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.035     ; 1.483      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.479 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.044     ; 1.464      ;
; 38.576 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.341      ;
; 38.576 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.341      ;
; 38.576 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.341      ;
; 38.576 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.341      ;
; 38.588 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.369      ;
; 38.588 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.369      ;
; 38.588 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.030     ; 1.369      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.018     ; 1.366      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.603 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.026     ; 1.358      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.641 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.024     ; 1.322      ;
; 38.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.017      ;
; 38.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.017      ;
; 38.914 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.017      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
; 38.936 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.054     ; 0.997      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.663 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.938      ;
; 0.673 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.948      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.818 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.937      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.035      ; 0.947      ;
; 1.057 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.330      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.212 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.329      ;
; 1.216 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.489      ;
; 1.282 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.555      ;
; 1.305 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.578      ;
; 1.340 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.613      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.371 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.488      ;
; 1.372 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.645      ;
; 1.383 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.656      ;
; 1.383 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.656      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.437 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.554      ;
; 1.454 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 1.727      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
; 1.460 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.577      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.728 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 0.834      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 0.850      ;
; 0.755 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 0.860      ;
; 0.755 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 0.860      ;
; 0.755 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 0.860      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.016 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.017 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 1.033 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.166      ;
; 1.033 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.166      ;
; 1.033 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.166      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.037 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 1.055 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.146      ;
; 1.055 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.146      ;
; 1.055 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.146      ;
; 1.055 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.146      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.134 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.252      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.141 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.271      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.143 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.263      ;
; 1.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.163     ; 1.603      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.622      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.638      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 1.644      ;
; 1.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.203     ; 1.641      ;
; 1.748 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.146     ; 1.716      ;
; 1.748 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.146     ; 1.716      ;
; 1.748 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.146     ; 1.716      ;
; 1.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.247     ; 1.643      ;
; 1.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.247     ; 1.643      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 1.698      ;
; 1.780 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 1.698      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.811 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.218     ; 1.707      ;
; 1.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.643      ;
; 1.817 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.643      ;
; 1.823 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.592      ;
; 1.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.297     ; 1.642      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.345     ; 1.643      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.375     ; 1.642      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.396     ; 1.640      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
; 1.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.400     ; 1.638      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.258     ; 1.621      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.258     ; 1.621      ;
; 2.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.258     ; 1.621      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.264     ; 1.625      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.722 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.274     ; 1.632      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.901 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.640      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.902 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.639      ;
; 2.903 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.465     ; 1.622      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.462     ; 1.626      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.904 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.632      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.905 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.645      ;
; 2.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.458     ; 1.632      ;
; 2.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.458     ; 1.632      ;
; 2.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.458     ; 1.632      ;
; 2.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.458     ; 1.632      ;
; 2.906 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.458     ; 1.632      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.456     ; 1.635      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.457     ; 1.635      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.459     ; 1.633      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.459     ; 1.633      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.459     ; 1.633      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.467     ; 1.625      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.468     ; 1.624      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.699 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.259     ; 1.624      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.253     ; 1.636      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.253     ; 1.636      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.253     ; 1.636      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.253     ; 1.636      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.253     ; 1.636      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.705 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.632      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.256     ; 1.634      ;
; 2.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.256     ; 1.634      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.272     ; 1.624      ;
; 2.716 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.276     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.447     ; 1.638      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.447     ; 1.638      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.447     ; 1.638      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.464     ; 1.621      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.462     ; 1.624      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.635      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.454     ; 1.637      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
; 2.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.452     ; 1.639      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                        ;
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                        ;
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                         ;
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                         ;
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                         ;
; 4.132 ; 4.348        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                             ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                            ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                         ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                               ;
; 4.162 ; 4.378        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                            ;
; 4.162 ; 4.378        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                            ;
; 4.162 ; 4.392        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                          ;
; 4.162 ; 4.392        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.162 ; 4.392        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.163 ; 4.393        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                  ;
; 4.163 ; 4.393        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                  ;
; 4.163 ; 4.393        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                   ;
; 4.163 ; 4.393        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                   ;
; 4.163 ; 4.393        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                          ;
; 4.164 ; 4.394        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                           ;
; 4.164 ; 4.394        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.165 ; 4.395        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                          ;
; 4.165 ; 4.395        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                         ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                   ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                   ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                  ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                          ;
; 4.166 ; 4.396        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                         ;
; 4.167 ; 4.397        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                           ;
; 4.167 ; 4.397        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                          ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                              ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                              ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                              ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                              ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                              ;
; 4.170 ; 4.354        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                        ;
; 4.172 ; 4.402        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                          ;
; 4.173 ; 4.403        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                  ;
; 4.173 ; 4.403        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                  ;
; 4.173 ; 4.403        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                   ;
; 4.173 ; 4.403        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                   ;
; 4.173 ; 4.403        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                          ;
; 4.174 ; 4.404        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                           ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                                                   ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                                                    ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                ;
; 4.174 ; 4.358        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDVAL                                                                                                                                                                    ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                               ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                              ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                              ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                              ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                             ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                              ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                              ;
; 4.177 ; 4.361        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                        ;
; 4.182 ; 4.412        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.182 ; 4.412        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                            ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                           ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                           ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                           ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                           ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                           ;
; 4.183 ; 4.399        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[0]                                                                                                          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[1]                                                                                                          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[2]                                                                                                          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[3]                                                                                                          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|box_r[4]                                                                                                          ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[0]                                                                                                        ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|point_r[1]                                                                                                        ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_vga'                                  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; Slack   ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+---------+--------------+----------------+-----------+---------+------------+---------+
; 156.000 ; 160.000      ; 4.000          ; Port Rate ; clk_vga ; Rise       ; VGA_CLK ;
+---------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 2.103 ; 2.914 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 2.103 ; 2.914 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 1.484 ; 2.353 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 1.484 ; 2.353 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 2.352 ; 3.227 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 1.471 ; 2.301 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.367 ; 2.145 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 1.517 ; 2.355 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.354 ; 2.125 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 1.494 ; 2.336 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 1.616 ; 2.462 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 1.514 ; 2.326 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.145 ; 1.902 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 1.335 ; 2.105 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.135 ; 1.884 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.335 ; 2.107 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.352 ; 3.227 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 1.347 ; 2.120 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.090 ; 1.842 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 1.413 ; 2.089 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 1.161 ; 2.089 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 0.751 ; 1.607 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 1.413 ; 1.998 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 2.884 ; 3.723 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 2.449 ; 3.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 2.570 ; 3.370 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 2.354 ; 3.114 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 2.548 ; 3.330 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 2.555 ; 3.351 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 2.771 ; 3.582 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 2.615 ; 3.425 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 2.805 ; 3.661 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 2.571 ; 3.366 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 2.759 ; 3.595 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 2.537 ; 3.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 2.808 ; 3.650 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 2.731 ; 3.543 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 2.788 ; 3.641 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 2.813 ; 3.658 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 2.746 ; 3.585 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 2.884 ; 3.723 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 2.819 ; 3.670 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 2.686 ; 3.513 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 2.716 ; 3.558 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 1.981 ; 2.700 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 2.547 ; 3.351 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 2.801 ; 3.614 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 2.675 ; 3.496 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 2.551 ; 3.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 2.715 ; 3.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 4.462 ; 5.606 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 4.462 ; 5.606 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 3.319 ; 4.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 3.319 ; 4.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 2.789 ; 3.622 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 2.698 ; 3.542 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 2.678 ; 3.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 2.577 ; 3.395 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 2.692 ; 3.531 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 2.688 ; 3.535 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 2.645 ; 3.452 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 2.700 ; 3.537 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 2.452 ; 3.245 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 2.583 ; 3.380 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 2.789 ; 3.622 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 2.746 ; 3.567 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 2.653 ; 3.449 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 2.465 ; 3.241 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 2.689 ; 3.520 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 2.511 ; 3.319 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 2.625 ; 3.452 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.053 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.053 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.854 ; -1.652 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.854 ; -1.652 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.930 ; -1.664 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.254 ; -2.066 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.154 ; -1.916 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.297 ; -2.116 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.141 ; -1.896 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.275 ; -2.099 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.397 ; -2.231 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.299 ; -2.100 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.940 ; -1.683 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.122 ; -1.877 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.930 ; -1.664 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.122 ; -1.878 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.098 ; -2.952 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.142 ; -1.905 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.886 ; -1.623 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.470 ; -1.302 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -0.893 ; -1.801 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.470 ; -1.302 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.088 ; -1.670 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.575 ; -2.283 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.034 ; -2.784 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -2.144 ; -2.929 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -1.937 ; -2.683 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.124 ; -2.892 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.131 ; -2.912 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.342 ; -3.144 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.188 ; -2.982 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.370 ; -3.209 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.147 ; -2.927 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.327 ; -3.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.117 ; -2.883 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.374 ; -3.199 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.301 ; -3.098 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.341 ; -3.183 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.378 ; -3.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.313 ; -3.135 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.445 ; -3.267 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.383 ; -3.217 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.254 ; -3.065 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.283 ; -3.108 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -1.575 ; -2.283 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -2.122 ; -2.911 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.373 ; -3.176 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.245 ; -3.049 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.127 ; -2.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.286 ; -3.100 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -3.461 ; -4.498 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -3.461 ; -4.498 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.810 ; -3.707 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.810 ; -3.707 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.032 ; -2.804 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.240 ; -3.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.220 ; -3.054 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.152 ; -2.952 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.235 ; -3.052 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.230 ; -3.055 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.191 ; -2.971 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.245 ; -3.052 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.032 ; -2.807 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.157 ; -2.938 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.354 ; -3.169 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.278 ; -3.070 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.223 ; -3.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.042 ; -2.804 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.224 ; -3.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.088 ; -2.879 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.198 ; -3.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.676  ; 4.815  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.509  ; 4.486  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.679  ; 8.243  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 6.484  ; 6.856  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.908  ; 5.141  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 7.229  ; 7.695  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.422  ; 5.744  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 5.466  ; 5.781  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 5.245  ; 5.529  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 7.679  ; 8.243  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 7.499  ; 8.040  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.201  ; 5.493  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.705  ; 4.758  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.064  ; 4.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.613  ; 3.815  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 3.433  ; 3.635  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.854  ; 3.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.450  ; 3.649  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.917  ; 3.052  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 3.038  ; 3.180  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.224  ; 3.415  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 4.064  ; 4.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.652  ; 3.889  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 3.429  ; 3.619  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.702  ; 3.969  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 3.132  ; 3.324  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.226  ; 3.404  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.439  ; 2.522  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.226  ; 3.404  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.058  ; 3.183  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 3.223  ; 3.373  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.191  ; 3.371  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 8.046  ; 8.592  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 5.031  ; 5.249  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 6.171  ; 6.529  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 5.180  ; 5.378  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 5.456  ; 5.723  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 5.246  ; 5.505  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 5.025  ; 5.246  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 5.157  ; 5.395  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 5.156  ; 5.406  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 5.510  ; 5.715  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 5.248  ; 5.420  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 6.414  ; 6.830  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 4.804  ; 5.025  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 5.262  ; 5.551  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 5.241  ; 5.512  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 6.696  ; 7.175  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 5.454  ; 5.731  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 5.444  ; 5.685  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 7.647  ; 8.178  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 8.046  ; 8.592  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 5.237  ; 5.507  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 5.361  ; 5.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 5.912  ; 6.167  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 5.668  ; 5.893  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 6.106  ; 6.473  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 6.126  ; 6.495  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 5.084  ; 5.347  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 5.656  ; 5.909  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 6.574  ; 6.900  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 4.873  ; 5.086  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 6.206  ; 6.564  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 6.643  ; 6.967  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 6.926  ; 7.385  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 4.253  ; 4.548  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.704  ; 3.961  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.910  ; 4.187  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 3.092  ; 3.243  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 4.253  ; 4.548  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.955  ; 3.077  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 3.240  ; 3.381  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.494 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.527 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.534  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.502  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.514  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 6.855  ; 7.041  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 5.086  ; 5.183  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 6.855  ; 7.041  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 5.132  ; 5.333  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.176  ; 5.275  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 5.452  ; 5.379  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 6.560  ; 6.624  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 5.047  ; 5.209  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.342  ; 4.240  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 2.688  ; 2.797  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.057  ; 2.048  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.487  ; 2.530  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.243  ; 2.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.256  ; 2.262  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.189  ; 2.196  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.238  ; 2.242  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.241  ; 2.248  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.095  ; 2.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.191  ; 4.095  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.567  ; 2.609  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.566  ; 2.618  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.856  ; 3.688  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 3.189  ; 3.309  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.620  ; 2.685  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.258  ; 4.091  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.712  ; 2.801  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.217  ; 2.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.367  ; 2.389  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 4.342  ; 4.240  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 6.199  ; 6.491  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.973  ; 6.296  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 5.940  ; 6.161  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 4.782  ; 4.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 5.913  ; 6.155  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 4.953  ; 5.104  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 4.688  ; 4.816  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 5.843  ; 6.052  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.683  ; 5.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 4.727  ; 4.821  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.146  ; 5.330  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 5.102  ; 5.319  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 5.782  ; 6.056  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.057  ; 6.308  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 6.199  ; 6.491  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 4.980  ; 5.137  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 5.500  ; 5.749  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 6.637  ; 6.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.077  ; 4.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 2.870  ; 2.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.855  ; 4.064  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 2.835  ; 2.967  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.672  ; 2.766  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.637  ; 3.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.976  ; 3.085  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 4.077  ; 4.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.156  ; 3.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.734  ; 2.843  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.482  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.631  ; 4.993  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 2.987  ; 3.142  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.461  ; 3.688  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 3.095  ; 3.264  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 3.149  ; 3.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.631  ; 4.993  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.416  ; 4.704  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.217  ; 3.396  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.616  ; 3.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 3.237  ; 3.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.334  ; 4.627  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.796  ; 4.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.651  ; 3.852  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.782  ; 3.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.806  ; 4.026  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.169  ; 3.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.976  ; 3.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 3.283  ; 3.449  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 4.334  ; 4.627  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 3.877  ; 4.135  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.513  ; 4.644  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.354  ; 4.333  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.748  ; 4.972  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 6.261  ; 6.618  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.748  ; 4.972  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.978  ; 7.426  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.244  ; 5.554  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 5.285  ; 5.588  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 5.074  ; 5.347  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 7.409  ; 7.951  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 7.238  ; 7.757  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.029  ; 5.310  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.332  ; 4.394  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.508  ; 2.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.240  ; 3.432  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 3.068  ; 3.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.508  ; 2.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.085  ; 3.274  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.572  ; 2.700  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.688  ; 2.822  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 2.864  ; 3.046  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 3.670  ; 3.948  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.278  ; 3.503  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 3.064  ; 3.244  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.322  ; 3.577  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.779  ; 2.961  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.110  ; 2.188  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.110  ; 2.188  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 2.869  ; 3.038  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 2.707  ; 2.824  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 2.865  ; 3.007  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 2.835  ; 3.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.336  ; 3.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 3.758  ; 4.000  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.889  ; 5.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 3.863  ; 4.144  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.284  ; 4.582  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.971  ; 4.249  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 3.782  ; 4.025  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.886  ; 4.143  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 3.903  ; 4.173  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 4.001  ; 4.278  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 3.842  ; 4.095  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 5.085  ; 5.505  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.336  ; 3.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 3.771  ; 4.038  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 3.898  ; 4.180  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.338  ; 5.818  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.101  ; 4.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.015  ; 4.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 6.132  ; 6.658  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 6.620  ; 7.171  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 3.837  ; 4.111  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 3.934  ; 4.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 4.384  ; 4.655  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 4.240  ; 4.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 4.764  ; 5.136  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 4.854  ; 5.245  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 4.055  ; 4.352  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 4.314  ; 4.640  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.227  ; 5.647  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 3.614  ; 3.845  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 5.017  ; 5.407  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 5.502  ; 5.934  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.583  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 2.741  ; 2.884  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.329  ; 3.573  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.526  ; 3.790  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.741  ; 2.884  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.851  ; 4.132  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.608  ; 2.723  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.883  ; 3.016  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 4.131  ; 4.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.160  ; 4.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.958  ; 6.098  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 4.402  ; 4.541  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 4.233  ; 4.402  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 4.540  ; 4.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.675  ; 5.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.131  ; 4.323  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.740  ; 1.729  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 2.347  ; 2.448  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 1.740  ; 1.729  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.155  ; 2.194  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 1.919  ; 1.916  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 1.935  ; 1.939  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 1.869  ; 1.873  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 1.919  ; 1.920  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 1.922  ; 1.926  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 1.778  ; 1.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 3.849  ; 3.747  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.237  ; 2.274  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.236  ; 2.283  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.530  ; 3.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.834  ; 2.946  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.286  ; 2.346  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.915  ; 3.742  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.371  ; 2.454  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 1.894  ; 1.888  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.039  ; 2.057  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.995  ; 3.887  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.922  ; 3.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 4.209  ; 4.448  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.676  ; 3.912  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 2.990  ; 3.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 3.911  ; 4.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.922  ; 3.070  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 2.925  ; 3.060  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.881  ; 4.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 3.765  ; 3.977  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.022  ; 3.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.048  ; 3.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.412  ; 3.533  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.811  ; 4.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.053  ; 4.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 4.241  ; 4.542  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.204  ; 3.399  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 3.584  ; 3.845  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 4.569  ; 4.231  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.333  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 2.522  ; 2.631  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.469  ; 3.667  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 2.489  ; 2.614  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.333  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.260  ; 3.432  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.624  ; 2.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.679  ; 3.922  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 2.796  ; 2.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.390  ; 2.493  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.633  ; 2.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 2.633  ; 2.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.088  ; 3.304  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 2.738  ; 2.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.789  ; 2.973  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.213  ; 4.559  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.007  ; 4.282  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 2.853  ; 3.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.238  ; 3.461  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.873  ; 3.025  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.624  ; 2.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.410  ; 3.606  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.271  ; 3.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.398  ; 3.591  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.420  ; 3.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 2.808  ; 2.970  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.624  ; 2.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 2.917  ; 3.075  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.926  ; 4.205  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 3.489  ; 3.734  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.540 ;    ;    ; 5.448 ;
; SW[1]      ; LEDR[1]     ; 4.387 ;    ;    ; 5.283 ;
; SW[2]      ; LEDR[2]     ; 4.414 ;    ;    ; 5.295 ;
; SW[3]      ; LEDR[3]     ; 4.364 ;    ;    ; 5.233 ;
; SW[4]      ; LEDR[4]     ; 4.351 ;    ;    ; 5.233 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.488 ;    ;    ; 5.402 ;
; SW[8]      ; LEDR[8]     ; 4.585 ;    ;    ; 5.514 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.259 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.731 ;
; SW[12]     ; LEDR[12]    ; 4.740 ;    ;    ; 5.692 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.535 ;
; SW[14]     ; LEDR[14]    ; 4.590 ;    ;    ; 5.532 ;
; SW[15]     ; LEDR[15]    ; 5.674 ;    ;    ; 6.698 ;
; SW[16]     ; LEDR[16]    ; 4.601 ;    ;    ; 5.550 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;    ;    ; 5.279 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.547 ;
; SW[12]     ; LEDR[12]    ; 4.572 ;    ;    ; 5.510 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.505 ;    ;    ; 6.513 ;
; SW[16]     ; LEDR[16]    ; 4.438 ;    ;    ; 5.373 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.020 ; 1.955 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.445 ; 2.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.454 ; 2.361 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.491 ; 2.398 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.292 ; 2.199 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.491 ; 2.398 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.843 ; 2.750 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.278 ; 2.185 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.278 ; 2.185 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.469 ; 2.376 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.256 ; 2.163 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.469 ; 2.376 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.270 ; 2.177 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.020 ; 1.955 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.278 ; 2.185 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.057 ; 2.964 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.237 ; 3.144 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.058 ; 2.965 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.216 ; 3.123 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.216 ; 3.123 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.412 ; 3.319 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.057 ; 2.964 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.251 ; 3.158 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.278 ; 2.185 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.870 ; 2.777 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.870 ; 2.777 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.870 ; 2.777 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.843 ; 2.750 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.664 ; 2.571 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.843 ; 2.750 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.644 ; 2.551 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.306 ; 6.232 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.520 ; 6.446 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.306 ; 6.232 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.338 ; 6.264 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.338 ; 6.264 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.627 ; 6.553 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.536 ; 6.462 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.536 ; 6.462 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.386 ; 6.312 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.769 ; 6.676 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.775 ; 6.682 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.586 ; 6.493 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.425 ; 6.332 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.582 ; 6.489 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.494 ; 6.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.627 ; 6.553 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.494 ; 6.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.714 ; 1.649 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.125 ; 2.032 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.134 ; 2.041 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.169 ; 2.076 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.978 ; 1.885 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.169 ; 2.076 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.156 ; 2.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.156 ; 2.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.507 ; 2.414 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.965 ; 1.872 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.965 ; 1.872 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.148 ; 2.055 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 1.944 ; 1.851 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.148 ; 2.055 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.957 ; 1.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 1.714 ; 1.649 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.965 ; 1.872 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.712 ; 2.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.885 ; 2.792 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.713 ; 2.620 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.865 ; 2.772 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.865 ; 2.772 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.053 ; 2.960 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.712 ; 2.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.899 ; 2.806 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.965 ; 1.872 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.533 ; 2.440 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.533 ; 2.440 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.533 ; 2.440 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.507 ; 2.414 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.335 ; 2.242 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.507 ; 2.414 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.316 ; 2.223 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.193 ; 4.119 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.398 ; 4.324 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.193 ; 4.119 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.224 ; 4.150 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.224 ; 4.150 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.501 ; 4.427 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.414 ; 4.340 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.414 ; 4.340 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.270 ; 4.196 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.648 ; 4.555 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.654 ; 4.561 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.472 ; 4.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.317 ; 4.224 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.468 ; 4.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.374 ; 4.300 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.501 ; 4.427 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.374 ; 4.300 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.010     ; 2.075     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.449     ; 2.542     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.472     ; 2.565     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.518     ; 2.611     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.289     ; 2.382     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.518     ; 2.611     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.499     ; 2.592     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.499     ; 2.592     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.925     ; 3.018     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.270     ; 2.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.270     ; 2.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.489     ; 2.582     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.242     ; 2.335     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.489     ; 2.582     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.261     ; 2.354     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.010     ; 2.075     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.270     ; 2.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.157     ; 3.250     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.359     ; 3.452     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.156     ; 3.249     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.335     ; 3.428     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.335     ; 3.428     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.554     ; 3.647     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.157     ; 3.250     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.377     ; 3.470     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.270     ; 2.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.957     ; 3.050     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.957     ; 3.050     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.957     ; 3.050     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.925     ; 3.018     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.712     ; 2.805     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.925     ; 3.018     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.690     ; 2.783     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.580     ; 6.654     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.810     ; 6.884     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.580     ; 6.654     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.623     ; 6.697     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.623     ; 6.697     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.929     ; 7.003     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.838     ; 6.912     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.838     ; 6.912     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.669     ; 6.743     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.079     ; 7.172     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.086     ; 7.179     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.869     ; 6.962     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.688     ; 6.781     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.866     ; 6.959     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.777     ; 6.851     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.929     ; 7.003     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.777     ; 6.851     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.702     ; 1.767     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.125     ; 2.218     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.147     ; 2.240     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.192     ; 2.285     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.972     ; 2.065     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.192     ; 2.285     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.173     ; 2.266     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.173     ; 2.266     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.164     ; 2.257     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 1.926     ; 2.019     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.164     ; 2.257     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.944     ; 2.037     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 1.702     ; 1.767     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.804     ; 2.897     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.998     ; 3.091     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.804     ; 2.897     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.975     ; 3.068     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.975     ; 3.068     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.186     ; 3.279     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.804     ; 2.897     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.016     ; 3.109     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.953     ; 2.046     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.612     ; 2.705     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.612     ; 2.705     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.612     ; 2.705     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.378     ; 2.471     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.582     ; 2.675     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.356     ; 2.449     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.513     ; 4.587     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.735     ; 4.809     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.513     ; 4.587     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.555     ; 4.629     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.555     ; 4.629     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.849     ; 4.923     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.761     ; 4.835     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.761     ; 4.835     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.599     ; 4.673     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.002     ; 5.095     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.008     ; 5.101     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.800     ; 4.893     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.626     ; 4.719     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.797     ; 4.890     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.703     ; 4.777     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.849     ; 4.923     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.703     ; 4.777     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.323 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 1.225  ; 0.120 ; 1.078    ; 0.663   ; 4.132               ;
;  CLOCK2_50                                 ; 14.886 ; 0.181 ; 14.586   ; 0.663   ; 9.272               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  D5M_PIXLCLK                               ; 1.383  ; 0.120 ; 1.078    ; 1.652   ; 4.132               ;
;  clk_vga                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 155.790             ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 14.894 ; 0.183 ; 37.031   ; 0.728   ; 19.705              ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.225  ; 0.141 ; 3.160    ; 2.699   ; 4.683               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 10.233 ; 0.152 ; 13.161   ; 2.695   ; 19.682              ;
; Design-wide TNS                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  D5M_PIXLCLK                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_vga                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 4.160 ; 4.695 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 4.160 ; 4.695 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.993 ; 3.494 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.993 ; 3.494 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 4.736 ; 4.925 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.747 ; 3.217 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.593 ; 2.956 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.803 ; 3.301 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.555 ; 2.918 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.786 ; 3.272 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 3.031 ; 3.557 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.852 ; 3.335 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.101 ; 2.508 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.524 ; 2.887 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.084 ; 2.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.531 ; 2.900 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 4.736 ; 4.925 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.482 ; 2.931 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.028 ; 2.433 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.606 ; 3.968 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.357 ; 3.869 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.495 ; 3.000 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.606 ; 3.968 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.493 ; 5.935 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.673 ; 5.094 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.853 ; 5.313 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.462 ; 4.874 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.842 ; 5.245 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.838 ; 5.276 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.295 ; 5.753 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.932 ; 5.407 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 5.352 ; 5.845 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.837 ; 5.279 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.258 ; 5.730 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.819 ; 5.211 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 5.301 ; 5.788 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.158 ; 5.596 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.309 ; 5.822 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.325 ; 5.830 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.244 ; 5.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.493 ; 5.935 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.358 ; 5.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.139 ; 5.602 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.210 ; 5.694 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 3.769 ; 4.190 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.847 ; 5.304 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.345 ; 5.793 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.126 ; 5.559 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.845 ; 5.289 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.170 ; 5.643 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.637 ; 9.392 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.637 ; 9.392 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.432 ; 6.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 6.432 ; 6.991 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.366 ; 5.860 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.137 ; 5.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.126 ; 5.691 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.893 ; 5.384 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 5.160 ; 5.662 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.151 ; 5.696 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.082 ; 5.534 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.171 ; 5.684 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.715 ; 5.162 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.931 ; 5.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 5.366 ; 5.860 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 5.289 ; 5.740 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 5.083 ; 5.517 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.721 ; 5.166 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.139 ; 5.661 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.785 ; 5.276 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.009 ; 5.526 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.053 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.053 ; -1.893 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.854 ; -1.652 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.854 ; -1.652 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.930 ; -1.662 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.254 ; -2.066 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.154 ; -1.916 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.297 ; -2.116 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.141 ; -1.896 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.275 ; -2.099 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.397 ; -2.231 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.299 ; -2.100 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.940 ; -1.683 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.122 ; -1.877 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.930 ; -1.662 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.122 ; -1.878 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.098 ; -2.952 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.142 ; -1.905 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.886 ; -1.620 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.470 ; -1.302 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -0.893 ; -1.801 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.470 ; -1.302 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.088 ; -1.670 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.575 ; -2.283 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.034 ; -2.784 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -2.144 ; -2.929 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -1.937 ; -2.683 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.124 ; -2.892 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.131 ; -2.912 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.342 ; -3.144 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.188 ; -2.982 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.370 ; -3.209 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.147 ; -2.927 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.327 ; -3.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.117 ; -2.883 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.374 ; -3.199 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.301 ; -3.098 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.341 ; -3.183 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.378 ; -3.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.313 ; -3.135 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.445 ; -3.267 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.383 ; -3.217 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.254 ; -3.065 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.283 ; -3.108 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -1.575 ; -2.283 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -2.122 ; -2.911 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.373 ; -3.176 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.245 ; -3.049 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.127 ; -2.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.286 ; -3.100 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -3.461 ; -4.498 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -3.461 ; -4.498 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.810 ; -3.707 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.810 ; -3.707 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.032 ; -2.804 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.240 ; -3.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.220 ; -3.054 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.152 ; -2.952 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.235 ; -3.052 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.230 ; -3.055 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.191 ; -2.971 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.245 ; -3.052 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.032 ; -2.807 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.157 ; -2.938 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.354 ; -3.169 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.278 ; -3.070 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.223 ; -3.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.042 ; -2.804 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.224 ; -3.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.088 ; -2.879 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.198 ; -3.007 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.995  ; 8.868  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.567  ; 8.341  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 14.131 ; 14.154 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 11.853 ; 11.723 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.687  ; 8.778  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 13.304 ; 13.159 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.605  ; 9.801  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 9.741  ; 9.904  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 9.263  ; 9.449  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 14.131 ; 14.154 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 13.877 ; 13.789 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 9.212  ; 9.415  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 8.174  ; 8.506  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 8.180  ; 8.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 7.190  ; 7.078  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.743  ; 6.756  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.619  ; 5.609  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.757  ; 6.735  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.724  ; 5.711  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.966  ; 5.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 6.402  ; 6.342  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 8.180  ; 8.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 7.249  ; 7.260  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.743  ; 6.760  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.349  ; 7.367  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.063  ; 6.184  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.369  ; 6.380  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.824  ; 4.795  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.369  ; 6.380  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.077  ; 6.012  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.330  ; 6.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 6.245  ; 6.312  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 15.860 ; 15.630 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.688  ; 9.745  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.983 ; 11.954 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.903  ; 9.934  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.473 ; 10.469 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 10.057 ; 10.116 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.598  ; 9.684  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.875  ; 9.951  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.887  ; 9.957  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.671 ; 10.564 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 10.066 ; 9.984  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 12.503 ; 12.499 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 9.157  ; 9.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 10.127 ; 10.261 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.048 ; 10.167 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 13.075 ; 13.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 10.488 ; 10.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.511 ; 10.501 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 14.988 ; 14.886 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 15.860 ; 15.630 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 10.027 ; 10.165 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 10.309 ; 10.427 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 11.491 ; 11.379 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 10.971 ; 10.884 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 11.869 ; 11.902 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 11.906 ; 11.943 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.773  ; 9.917  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 10.927 ; 10.913 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 12.811 ; 12.650 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.329  ; 9.435  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 12.148 ; 12.017 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 12.995 ; 12.813 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 13.537 ; 13.497 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 8.566  ; 8.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 7.359  ; 7.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 7.713  ; 7.792  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 6.050  ; 6.084  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 8.566  ; 8.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.840  ; 5.790  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.434  ; 6.348  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.898 ; 12.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.801  ; 9.718  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 12.898 ; 12.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 9.943  ; 9.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.788  ; 9.793  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 10.438 ; 10.274 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 11.506 ; 11.781 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 9.557  ; 9.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.591  ; 7.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 5.231  ; 5.219  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.924  ; 3.831  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.774  ; 4.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.336  ; 4.197  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.326  ; 4.248  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.194  ; 4.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.297  ; 4.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.284  ; 4.217  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.970  ; 3.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.330  ; 7.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.945  ; 4.842  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.908  ; 4.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.618  ; 6.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 6.116  ; 6.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.063  ; 4.996  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.420  ; 6.986  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.209  ; 5.146  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.297  ; 4.152  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.616  ; 4.461  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.591  ; 7.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 11.989 ; 11.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.589 ; 11.523 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 11.509 ; 11.373 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 9.211  ; 9.209  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.409 ; 11.336 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 9.524  ; 9.525  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 8.981  ; 8.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.245 ; 11.117 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.070 ; 10.880 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 9.124  ; 8.956  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 9.879  ; 9.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 9.819  ; 9.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.150 ; 11.189 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.787 ; 11.709 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 11.989 ; 11.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 9.573  ; 9.493  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 10.599 ; 10.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 12.333 ; 12.536 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 8.041  ; 7.861  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.531  ; 5.486  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 7.397  ; 7.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.415  ; 5.452  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.091  ; 5.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.045  ; 6.883  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.766  ; 5.681  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 8.041  ; 7.861  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 6.144  ; 6.102  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.295  ; 5.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 9.023  ; 8.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.734  ; 5.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.735  ; 6.777  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.975  ; 5.982  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 6.114  ; 6.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 9.023  ; 8.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 8.608  ; 8.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.232  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 7.012  ; 7.017  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 6.289  ; 6.199  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.548  ; 8.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.385  ; 7.240  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.099  ; 6.992  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.335  ; 7.183  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 7.428  ; 7.280  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 6.092  ; 6.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.720  ; 5.691  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 6.383  ; 6.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 8.548  ; 8.387  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 7.519  ; 7.469  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.513  ; 4.644  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.354  ; 4.333  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.748  ; 4.972  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 6.261  ; 6.618  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.748  ; 4.972  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.978  ; 7.426  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.244  ; 5.554  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 5.285  ; 5.588  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 5.074  ; 5.347  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 7.409  ; 7.951  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 7.238  ; 7.757  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 5.029  ; 5.310  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.332  ; 4.394  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.508  ; 2.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.240  ; 3.432  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 3.068  ; 3.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.508  ; 2.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.085  ; 3.274  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.572  ; 2.700  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.688  ; 2.822  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 2.864  ; 3.046  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 3.670  ; 3.948  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.278  ; 3.503  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 3.064  ; 3.244  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.322  ; 3.577  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.779  ; 2.961  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.110  ; 2.188  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.110  ; 2.188  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 2.869  ; 3.038  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 2.707  ; 2.824  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 2.865  ; 3.007  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 2.835  ; 3.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.336  ; 3.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 3.758  ; 4.000  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.889  ; 5.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 3.863  ; 4.144  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.284  ; 4.582  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.971  ; 4.249  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 3.782  ; 4.025  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.886  ; 4.143  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 3.903  ; 4.173  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 4.001  ; 4.278  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 3.842  ; 4.095  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 5.085  ; 5.505  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.336  ; 3.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 3.771  ; 4.038  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 3.898  ; 4.180  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.338  ; 5.818  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.101  ; 4.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.015  ; 4.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 6.132  ; 6.658  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 6.620  ; 7.171  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 3.837  ; 4.111  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 3.934  ; 4.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 4.384  ; 4.655  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 4.240  ; 4.541  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 4.764  ; 5.136  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 4.854  ; 5.245  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 4.055  ; 4.352  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 4.314  ; 4.640  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.227  ; 5.647  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 3.614  ; 3.845  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 5.017  ; 5.407  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 5.502  ; 5.934  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.583  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 2.741  ; 2.884  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.329  ; 3.573  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.526  ; 3.790  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.741  ; 2.884  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.851  ; 4.132  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.608  ; 2.723  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.883  ; 3.016  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 4.131  ; 4.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.160  ; 4.310  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.958  ; 6.098  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 4.402  ; 4.541  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 4.233  ; 4.402  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 4.540  ; 4.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.675  ; 5.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.131  ; 4.323  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.740  ; 1.729  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 2.347  ; 2.448  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 1.740  ; 1.729  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.155  ; 2.194  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 1.919  ; 1.916  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 1.935  ; 1.939  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 1.869  ; 1.873  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 1.919  ; 1.920  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 1.922  ; 1.926  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 1.778  ; 1.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 3.849  ; 3.747  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.237  ; 2.274  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.236  ; 2.283  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.530  ; 3.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.834  ; 2.946  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.286  ; 2.346  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.915  ; 3.742  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.371  ; 2.454  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 1.894  ; 1.888  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.039  ; 2.057  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.995  ; 3.887  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.922  ; 3.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 4.209  ; 4.448  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.676  ; 3.912  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 2.990  ; 3.059  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 3.911  ; 4.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.922  ; 3.070  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 2.925  ; 3.060  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.881  ; 4.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 3.765  ; 3.977  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.022  ; 3.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.048  ; 3.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.412  ; 3.533  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.811  ; 4.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.053  ; 4.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 4.241  ; 4.542  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.204  ; 3.399  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 3.584  ; 3.845  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 4.569  ; 4.231  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.333  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 2.522  ; 2.631  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.469  ; 3.667  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 2.489  ; 2.614  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.333  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.260  ; 3.432  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.624  ; 2.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.679  ; 3.922  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 2.796  ; 2.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.390  ; 2.493  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.633  ; 2.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 2.633  ; 2.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.088  ; 3.304  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 2.738  ; 2.898  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.789  ; 2.973  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.213  ; 4.559  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.007  ; 4.282  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 2.853  ; 3.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.238  ; 3.461  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.873  ; 3.025  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.624  ; 2.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.410  ; 3.606  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.271  ; 3.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.398  ; 3.591  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.420  ; 3.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 2.808  ; 2.970  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.624  ; 2.748  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 2.917  ; 3.075  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.926  ; 4.205  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 3.489  ; 3.734  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.645  ;    ;    ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.444  ;    ;    ; 8.977  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.384  ;    ;    ; 8.894  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.831  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.762  ;
; SW[12]     ; LEDR[12]    ; 9.145  ;    ;    ; 9.702  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.537 ;    ;    ; 11.217 ;
; SW[16]     ; LEDR[16]    ; 8.877  ;    ;    ; 9.468  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;    ;    ; 5.279 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.547 ;
; SW[12]     ; LEDR[12]    ; 4.572 ;    ;    ; 5.510 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.505 ;    ;    ; 6.513 ;
; SW[16]     ; LEDR[16]    ; 4.438 ;    ;    ; 5.373 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1332     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22206    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 176      ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 24       ; 20863    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1332     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22206    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 176      ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 24       ; 20863    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 113      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 56       ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 113      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 56       ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 79    ; 79   ;
; Unconstrained Input Port Paths  ; 432   ; 432  ;
; Unconstrained Output Ports      ; 160   ; 160  ;
; Unconstrained Output Port Paths ; 802   ; 802  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun May 26 22:14:17 2024
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[0]} {u6|sdram_pll_altpll_component|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[1]} {u6|sdram_pll_altpll_component|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[2]} {u6|sdram_pll_altpll_component|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[3]} {u6|sdram_pll_altpll_component|pll1|clk[3]}
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[0]} {my_qsys|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.225               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     1.383               0.000 D5M_PIXLCLK 
    Info (332119):    10.233               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.886               0.000 CLOCK2_50 
    Info (332119):    14.894               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.351               0.000 D5M_PIXLCLK 
    Info (332119):     0.364               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.404               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 1.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.078               0.000 D5M_PIXLCLK 
    Info (332119):     3.160               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    13.161               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.586               0.000 CLOCK2_50 
    Info (332119):    37.031               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.489               0.000 CLOCK2_50 
    Info (332119):     1.512               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     3.021               0.000 D5M_PIXLCLK 
    Info (332119):     5.024               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     5.045               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.593               0.000 D5M_PIXLCLK 
    Info (332119):     4.689               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.690               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.705               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   155.790               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.507 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.812               0.000 D5M_PIXLCLK 
    Info (332119):     2.086               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    11.080               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    15.290               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    15.373               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 D5M_PIXLCLK 
    Info (332119):     0.338               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.340               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.356               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 D5M_PIXLCLK 
    Info (332119):     3.938               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    13.938               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    15.150               0.000 CLOCK2_50 
    Info (332119):    37.257               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.317               0.000 CLOCK2_50 
    Info (332119):     1.380               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     2.649               0.000 D5M_PIXLCLK 
    Info (332119):     4.411               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     4.432               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.632               0.000 D5M_PIXLCLK 
    Info (332119):     4.683               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.658               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.682               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.709               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   155.790               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.989 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.595               0.000 D5M_PIXLCLK 
    Info (332119):     5.263               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    15.013               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    17.117               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.393               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 D5M_PIXLCLK 
    Info (332119):     0.141               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.152               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.183               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.303               0.000 D5M_PIXLCLK 
    Info (332119):     6.298               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    16.297               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    17.255               0.000 CLOCK2_50 
    Info (332119):    38.428               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.663               0.000 CLOCK2_50 
    Info (332119):     0.728               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.652               0.000 D5M_PIXLCLK 
    Info (332119):     2.695               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     2.699               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.132               0.000 D5M_PIXLCLK 
    Info (332119):     4.757               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.760               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.779               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):   156.000               0.000 clk_vga 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.323 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4985 megabytes
    Info: Processing ended: Sun May 26 22:14:25 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


