#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May  1 18:30:59 2025
# Process ID         : 30072
# Current directory  : E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1
# Command line       : vivado.exe -log design_1_object_detect_nnbw_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_object_detect_nnbw_0_0.tcl
# Log file           : E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/design_1_object_detect_nnbw_0_0.vds
# Journal file       : E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1\vivado.jou
# Running On         : FT-6K64K74
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Xeon(R) w5-3433
# CPU Frequency      : 1992 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 136633 MB
# Swap memory        : 8589 MB
# Total Virtual      : 145223 MB
# Available Virtual  : 113177 MB
#-----------------------------------------------------------
source design_1_object_detect_nnbw_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/New folder/object_detect_nnbw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_object_detect_nnbw_0_0
Command: synth_design -top design_1_object_detect_nnbw_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.500 ; gain = 468.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_object_detect_nnbw_0_0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ip/design_1_object_detect_nnbw_0_0/synth/design_1_object_detect_nnbw_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_local_input_RAM_AUTO_1R1W' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_local_input_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_local_input_RAM_AUTO_1R1W' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_local_input_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_flow_control_loop_pipe_sequential_init' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_flow_control_loop_pipe_sequential_init' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_w1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_b1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_16_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_18_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_20_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_22_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_23_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_24_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_25_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_26_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_27_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_28_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_29_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_30_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.dat' is read successfully [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_w2_31_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_sparsemux_9_2_16_1_1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-226] default block is never used [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_sparsemux_9_2_16_1_1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_4' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_sparsemux_9_2_16_1_1_x' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1_x.v:9]
INFO: [Synth 8-226] default block is never used [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1_x.v:55]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_sparsemux_9_2_16_1_1_x' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_sparsemux_9_2_16_1_1_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_object_detect_nnbw_Pipeline_4' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_control_s_axi' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_control_s_axi.v:224]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_control_s_axi' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_store' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_mem' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_mem' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized2' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized2' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized3' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized2' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized2' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized3' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_store' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_load' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized4' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized3' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized3' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized4' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized5' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_mem__parameterized0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_mem__parameterized0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized5' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_load' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_write' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_burst_converter' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized0' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_burst_converter' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized6' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized4' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized4' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized6' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_throttle' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized1' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized1' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized7' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized5' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized5' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized7' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized8' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized6' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_srl__parameterized6' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_fifo__parameterized8' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_throttle' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized2' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized2' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_write' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'object_detect_nnbw_gmem_m_axi_read' [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi_read' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw_gmem_m_axi' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_gmem_m_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'object_detect_nnbw' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_object_detect_nnbw_0_0' (0#1) [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ip/design_1_object_detect_nnbw_0_0/synth/design_1_object_detect_nnbw_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_control_s_axi.v:299]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module object_detect_nnbw_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module object_detect_nnbw_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module object_detect_nnbw_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module object_detect_nnbw_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module object_detect_nnbw_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module object_detect_nnbw_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module object_detect_nnbw_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module object_detect_nnbw_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module object_detect_nnbw_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module object_detect_nnbw_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_AWREADY in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_ARREADY in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RVALID in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[15] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[14] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[13] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[12] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[11] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[10] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[9] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[8] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[7] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[6] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[5] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[4] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[3] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[2] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[1] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RDATA[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[9] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[7] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[6] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[5] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[4] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[3] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[2] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[1] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RUSER[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[1] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RRESP[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BVALID in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[1] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BRESP[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BID[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_BUSER[0] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[62] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[61] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[60] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[59] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[58] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[57] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[56] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[55] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[54] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[53] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[52] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[51] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[50] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[49] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[48] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[47] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[46] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[45] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[44] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[43] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[42] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[41] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[40] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[39] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[38] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[37] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[36] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[35] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[34] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[33] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[32] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[31] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[30] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[29] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[28] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[27] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[26] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[25] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[24] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[23] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[22] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[21] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[20] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[19] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[18] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[17] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[16] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[15] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[14] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[13] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln70[12] in module object_detect_nnbw_object_detect_nnbw_Pipeline_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.832 ; gain = 661.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.832 ; gain = 661.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.832 ; gain = 661.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1236.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ip/design_1_object_detect_nnbw_0_0/constraints/object_detect_nnbw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ip/design_1_object_detect_nnbw_0_0/constraints/object_detect_nnbw_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1326.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1327.910 ; gain = 1.578
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.910 ; gain = 752.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.910 ; gain = 752.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1327.910 ; gain = 752.699
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index135_load_reg_135_reg' and it is trimmed from '11' to '10' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_1.v:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter26_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2171]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter25_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2170]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter24_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2169]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter23_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2168]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter22_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2167]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter21_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2166]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter20_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2165]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter19_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2164]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter18_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2163]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter17_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2162]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter16_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2161]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter15_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2160]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter14_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2159]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter13_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2158]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter12_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2157]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter11_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2156]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter10_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2155]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter9_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2155]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter8_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2178]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter7_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2177]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter6_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2176]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter5_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2175]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter4_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2174]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter3_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2173]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter2_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2172]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_pp0_iter1_reg_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2224]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_2192_reg' and it is trimmed from '3' to '2' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2223]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'object_detect_nnbw_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'object_detect_nnbw_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'object_detect_nnbw_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'object_detect_nnbw_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'object_detect_nnbw_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'object_detect_nnbw_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'object_detect_nnbw_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1327.910 ; gain = 752.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 23    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 8     
	               63 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 13    
	               26 Bit    Registers := 32    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 34    
	               16 Bit    Registers := 116   
	               15 Bit    Registers := 6     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 281   
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              558 Bit	(31 X 18 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	  33 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 101   
	   5 Input   16 Bit        Muxes := 27    
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 81    
	   3 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 187   
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
DSP Report: Generating DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_56_cast_reg_2028_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2217]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_54_cast_reg_2033_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2216]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_53_cast_reg_2038_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2215]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_52_cast_reg_2043_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2214]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_50_cast_reg_2048_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2213]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/sext_ln60_48_cast_reg_2053_reg' and it is trimmed from '26' to '16' bits. [e:/Vivado/project_Maxi/project_Maxi.gen/sources_1/bd/design_1/ipshared/e560/hdl/verilog/object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3.v:2212]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/m is absorbed into DSP grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-7082] The signal store_unit_0/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module object_detect_nnbw.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module object_detect_nnbw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1344.781 ; gain = 769.570
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_16s_16s_26ns_26_4_1_U5/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 3238 3238 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U49/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2566 2566 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U53/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 2566 2566 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15ns_26ns_26_4_1_U66/object_detect_nnbw_mac_muladd_16s_15ns_26ns_26_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 2566 2566 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U43/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U44/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U45/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U46/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U47/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U48/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U50/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U51/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U52/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U55/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U56/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U57/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U58/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U59/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U60/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U61/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U62/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U63/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U64/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U65/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U67/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U68/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U69/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U70/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U72/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U73/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_16s_26ns_26_4_1_U74/object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 2461 2461 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U54/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2229 2229 : Used 1 time 0
 Sort Area is  grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/mac_muladd_16s_15s_26ns_26_4_1_U71/object_detect_nnbw_mac_muladd_16s_15s_26ns_26_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 2229 2229 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------+-------------+---------------+----------------+
|Module Name                                                                    | RTL Object  | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------+-------------+---------------+----------------+
|object_detect_nnbw_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2 | w1_U/q0_reg | 32768x7       | Block RAM      | 
+-------------------------------------------------------------------------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | local_input_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0 | (C+(A2*B2)')'   | 25     | 17     | 26     | -      | 26     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 16     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 18     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 16     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 17     | 17     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1480.012 ; gain = 904.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1547.629 ; gain = 972.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | local_input_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/local_input_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/w1_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1547.641 ; gain = 972.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1711.059 ; gain = 1135.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1711.059 ; gain = 1135.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1711.059 ; gain = 1135.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1711.059 ; gain = 1135.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1718.457 ; gain = 1143.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1718.457 ; gain = 1143.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/icmp_ln38_reg_8191_pp0_iter3_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/icmp_ln42_1_reg_8248_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/icmp_ln42_reg_8195_pp0_iter5_reg_reg[0]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333/ap_loop_exit_ready_pp0_iter5_reg_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/trunc_ln54_reg_2227_pp0_iter34_reg_reg[1]                 | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|object_detect_nnbw | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374/ap_loop_exit_ready_pp0_iter34_reg_reg                     | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+-------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|object_detect_nnbw_mac_muladd_16s_16s_26ns_26_4_1_DSP48_0 | (C+(A'*B')')'   | 30     | 18     | 26     | -      | 26     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 15     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 15     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 15     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 15     | 18     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 15     | 18     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|object_detect_nnbw                                        | (C+(A''*B'')')' | 30     | 15     | 26     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   131|
|2     |DSP48E1  |    33|
|4     |LUT1     |   101|
|5     |LUT2     |   265|
|6     |LUT3     |  1110|
|7     |LUT4     |   571|
|8     |LUT5     |   255|
|9     |LUT6     |   899|
|10    |RAMB18E1 |     3|
|13    |RAMB36E1 |     7|
|20    |SRL16E   |   309|
|21    |SRLC32E  |     2|
|22    |FDRE     |  3951|
|23    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1718.457 ; gain = 1143.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1718.457 ; gain = 1052.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1718.457 ; gain = 1143.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1727.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1731.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: da7acec7
INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1731.234 ; gain = 1386.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1731.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/design_1_object_detect_nnbw_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_object_detect_nnbw_0_0, cache-ID = 63577cbc24712c30
INFO: [Coretcl 2-1174] Renamed 122 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1731.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/project_Maxi/project_Maxi.runs/design_1_object_detect_nnbw_0_0_synth_1/design_1_object_detect_nnbw_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_object_detect_nnbw_0_0_utilization_synth.rpt -pb design_1_object_detect_nnbw_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  1 18:32:23 2025...
