<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_w_w_d_g___type_def" xml:lang="en-US">
<title>WWDG_TypeDef Struct Reference</title>
<indexterm><primary>WWDG_TypeDef</primary></indexterm>
<para>

<para>Window WATCHDOG. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_w_w_d_g___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_w_w_d_g___type_def_1ac011ddcfe531f8e16787ea851c1f3667">CFR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_w_w_d_g___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Window WATCHDOG. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00772">772</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_w_w_d_g___type_def_1ac011ddcfe531f8e16787ea851c1f3667"/><section>
    <title>CFR</title>
<indexterm><primary>CFR</primary><secondary>WWDG_TypeDef</secondary></indexterm>
<indexterm><primary>WWDG_TypeDef</primary><secondary>CFR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CFR</computeroutput></para>
<para>WWDG Configuration register, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00775">775</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_w_w_d_g___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>WWDG_TypeDef</secondary></indexterm>
<indexterm><primary>WWDG_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>WWDG Control register, Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00774">774</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_w_w_d_g___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>WWDG_TypeDef</secondary></indexterm>
<indexterm><primary>WWDG_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>WWDG Status register, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00776">776</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
