

================================================================
== Vitis HLS Report for 'nms'
================================================================
* Date:           Tue Dec 12 20:50:20 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.414 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   525850|   525850| 1.315 ms | 1.315 ms |  525850|  525850|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                             |     1536|     1536|         2|          1|          1|    1536|    yes   |
        |- Loop 2                             |        9|        9|         1|          1|          1|       9|    yes   |
        |- VITIS_LOOP_195_1_VITIS_LOOP_196_2  |   524295|   524295|        10|          2|          1|  262144|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 2, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 7 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 22 [1/1] (1.15ns)   --->   "%line_buf = alloca i64" [../src/gsn.cpp:188->../src/gsn.cpp:267]   --->   Operation 22 'alloca' 'line_buf' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.91ns)   --->   "%out_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %out_r" [../src/gsn.cpp:187]   --->   Operation 25 'read' 'out_1' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%br_ln188 = br void %memset.loop38.i" [../src/gsn.cpp:188->../src/gsn.cpp:267]   --->   Operation 27 'br' 'br_ln188' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %empty_61, void %memset.loop38.split.i"   --->   Operation 28 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%exitcond5710_i = icmp_eq  i11 %empty, i11"   --->   Operation 30 'icmp' 'exitcond5710_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.73ns)   --->   "%empty_61 = add i11 %empty, i11"   --->   Operation 32 'add' 'empty_61' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5710_i, void %memset.loop38.split.i, void %memset.loop.i.preheader"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_62 = trunc i11 %empty"   --->   Operation 34 'trunc' 'empty_62' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32"   --->   Operation 35 'partselect' 'tmp' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp, i4"   --->   Operation 36 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_63 = or i6 %tmp_9, i6"   --->   Operation 37 'or' 'empty_63' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%empty_64 = icmp_ugt  i6 %tmp_9, i6 %empty_63"   --->   Operation 38 'icmp' 'empty_64' <Predicate = (!exitcond5710_i)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%empty_65 = select i1 %empty_64, i6 %tmp_9, i6 %empty_63"   --->   Operation 39 'select' 'empty_65' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.70ns) (out node of the LUT)   --->   "%empty_67 = sub i6, i6 %empty_65"   --->   Operation 40 'sub' 'empty_67' <Predicate = (!exitcond5710_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast141_i = zext i9 %empty_62"   --->   Operation 41 'zext' 'p_cast141_i' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i48 %line_buf, i64, i64 %p_cast141_i"   --->   Operation 42 'getelementptr' 'line_buf_addr' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_66 = select i1 %empty_64, i6 %empty_63, i6 %tmp_9"   --->   Operation 43 'select' 'empty_66' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_68 = zext i6 %empty_66"   --->   Operation 44 'zext' 'empty_68' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_69 = zext i6 %empty_67"   --->   Operation 45 'zext' 'empty_69' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_70 = select i1 %empty_64, i48, i48"   --->   Operation 46 'select' 'empty_70' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_71 = shl i48, i48 %empty_68"   --->   Operation 47 'shl' 'empty_71' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_72 = lshr i48, i48 %empty_69"   --->   Operation 48 'lshr' 'empty_72' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%p_demorgan = and i48 %empty_71, i48 %empty_72"   --->   Operation 49 'and' 'p_demorgan' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.62ns) (out node of the LUT)   --->   "%empty_73 = and i48 %empty_70, i48 %p_demorgan"   --->   Operation 50 'and' 'empty_73' <Predicate = (!exitcond5710_i)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf"   --->   Operation 51 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp, i1"   --->   Operation 52 'bitconcatenate' 'tmp_16' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_74 = zext i3 %tmp_16"   --->   Operation 53 'zext' 'empty_74' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.52ns)   --->   "%mask = shl i6, i6 %empty_74"   --->   Operation 54 'shl' 'mask' <Predicate = (!exitcond5710_i)> <Delay = 0.52> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr, i48 %empty_73, i6 %mask"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond5710_i)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop38.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond5710_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%window_buf_1_2_0 = alloca i32"   --->   Operation 57 'alloca' 'window_buf_1_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%window_buf_0_1_0 = alloca i32"   --->   Operation 58 'alloca' 'window_buf_0_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%window_buf_0_2_0 = alloca i32"   --->   Operation 59 'alloca' 'window_buf_0_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%window_buf_1_1_0 = alloca i32"   --->   Operation 60 'alloca' 'window_buf_1_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%window_buf_2_1_0 = alloca i32"   --->   Operation 61 'alloca' 'window_buf_2_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%window_buf_2_2_0 = alloca i32"   --->   Operation 62 'alloca' 'window_buf_2_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.60ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 2.41>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_75 = phi i4 %empty_82, void %memset.loop.split48.i, i4, void %memset.loop.i.preheader"   --->   Operation 64 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %idx_urem, void %memset.loop.split48.i, i4, void %memset.loop.i.preheader"   --->   Operation 65 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%window_buf_1_2_0_load = load i16 %window_buf_1_2_0"   --->   Operation 66 'load' 'window_buf_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%window_buf_0_1_0_load = load i16 %window_buf_0_1_0"   --->   Operation 67 'load' 'window_buf_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%window_buf_0_2_0_load = load i16 %window_buf_0_2_0"   --->   Operation 68 'load' 'window_buf_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%window_buf_1_1_0_load = load i16 %window_buf_1_1_0"   --->   Operation 69 'load' 'window_buf_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%window_buf_2_1_0_load = load i16 %window_buf_2_1_0"   --->   Operation 70 'load' 'window_buf_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%window_buf_2_2_0_load = load i16 %window_buf_2_2_0"   --->   Operation 71 'load' 'window_buf_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_76 = trunc i16 %window_buf_0_1_0_load"   --->   Operation 72 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_77 = trunc i16 %window_buf_0_2_0_load"   --->   Operation 73 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_78 = trunc i16 %window_buf_1_1_0_load"   --->   Operation 74 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_79 = trunc i16 %window_buf_2_1_0_load"   --->   Operation 75 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_80 = trunc i16 %window_buf_2_2_0_load"   --->   Operation 76 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.65ns)   --->   "%exitcond569_i = icmp_eq  i4 %empty_75, i4"   --->   Operation 78 'icmp' 'exitcond569_i' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 79 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.70ns)   --->   "%empty_82 = add i4, i4 %empty_75"   --->   Operation 80 'add' 'empty_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond569_i, void %memset.loop.split.i, void %split.i.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_75, i1"   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i5 %tmp_s"   --->   Operation 83 'zext' 'tmp_10_cast' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.27ns)   --->   "%mul = mul i11, i11 %tmp_10_cast"   --->   Operation 84 'mul' 'mul' <Predicate = (!exitcond569_i)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_t_i = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32, i32"   --->   Operation 85 'partselect' 'p_t_i' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_83 = trunc i4 %phi_urem"   --->   Operation 86 'trunc' 'empty_83' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %p_t_i, void %branch2.i, i2, void %branch0.i, i2, void %branch1.i"   --->   Operation 87 'switch' 'switch_ln0' <Predicate = (!exitcond569_i)> <Delay = 0.49>
ST_5 : Operation 88 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch8.i, i2, void %memset.loop.split48.i, i2, void %branch7.i"   --->   Operation 88 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i == 1)> <Delay = 0.49>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_1_0, i16 %window_buf_1_1_0_load"   --->   Operation 89 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_2_0, i16 %window_buf_1_2_0_load"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch5.i, i2, void %memset.loop.split48.i, i2, void %branch4.i"   --->   Operation 93 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i == 0)> <Delay = 0.49>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_1_0, i16 %window_buf_0_1_0_load"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_2_0, i16 %window_buf_0_2_0_load"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch11.i, i2, void %memset.loop.split48.i, i2, void %branch10.i"   --->   Operation 98 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1)> <Delay = 0.49>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_1_0, i16 %window_buf_2_1_0_load"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_2_0, i16 %window_buf_2_2_0_load"   --->   Operation 101 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.70ns)   --->   "%next_urem = add i4 %phi_urem, i4"   --->   Operation 103 'add' 'next_urem' <Predicate = (!exitcond569_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "%empty_84 = icmp_ult  i4 %next_urem, i4"   --->   Operation 104 'icmp' 'empty_84' <Predicate = (!exitcond569_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.35ns)   --->   "%idx_urem = select i1 %empty_84, i4 %next_urem, i4"   --->   Operation 105 'select' 'idx_urem' <Predicate = (!exitcond569_i)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond569_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.82>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_1" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 107 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.82ns)   --->   "%gmem1_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P, i8 %gmem1_addr, i32" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 108 'writereq' 'gmem1_addr_1_wr_req' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [1/1] (0.60ns)   --->   "%br_ln195 = br void" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 109 'br' 'br_ln195' <Predicate = true> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19, void %split.i.preheader, i19 %add_ln195, void %bb65._crit_edge.i" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 110 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%yi = phi i10, void %split.i.preheader, i10 %select_ln195_1, void %bb65._crit_edge.i" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 111 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%window_buf_2_1 = phi i8 %empty_80, void %split.i.preheader, i8 %window_buf_2_2_cast, void %bb65._crit_edge.i" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 112 'phi' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%window_buf_1_1_3 = phi i8 %empty_78, void %split.i.preheader, i8 %value_nms, void %bb65._crit_edge.i"   --->   Operation 113 'phi' 'window_buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%window_buf_0_1 = phi i8 %empty_77, void %split.i.preheader, i8 %trunc_ln219_1, void %bb65._crit_edge.i" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 114 'phi' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%xi = phi i10, void %split.i.preheader, i10 %add_ln196, void %bb65._crit_edge.i" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 115 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 116 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.58ns)   --->   "%icmp = icmp_eq  i8 %tmp_17, i8" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 117 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.60ns)   --->   "%cmp100_not_i = icmp_ugt  i10 %yi, i10" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 118 'icmp' 'cmp100_not_i' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln254_1 = or i1 %icmp, i1 %cmp100_not_i" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 119 'or' 'or_ln254_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.71ns)   --->   "%icmp_ln195 = icmp_eq  i19 %indvar_flatten, i19" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 120 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %split.i, void %.exit" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 121 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.60ns)   --->   "%icmp_ln196 = icmp_eq  i10 %xi, i10" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 122 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln195 = select i1 %icmp_ln196, i10, i10 %xi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 123 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.72ns)   --->   "%add_ln195_1 = add i10, i10 %yi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 124 'add' 'add_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.30ns)   --->   "%select_ln195_1 = select i1 %icmp_ln196, i10 %add_ln195_1, i10 %yi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 125 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i10 %select_ln195_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 126 'trunc' 'trunc_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln195_1, i9" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 127 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln195_1, i32, i32" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 128 'partselect' 'tmp_18' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.58ns)   --->   "%icmp59 = icmp_eq  i8 %tmp_18, i8" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 129 'icmp' 'icmp59' <Predicate = (!icmp_ln195)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.60ns)   --->   "%cmp100_not_i_mid1 = icmp_ugt  i10 %add_ln195_1, i10" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 130 'icmp' 'cmp100_not_i_mid1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_2)   --->   "%or_ln254_3 = or i1 %icmp59, i1 %cmp100_not_i_mid1" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 131 'or' 'or_ln254_3' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln195_2 = select i1 %icmp_ln196, i1 %or_ln254_3, i1 %or_ln254_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 132 'select' 'select_ln195_2' <Predicate = (!icmp_ln195)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 133 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 134 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.79ns)   --->   "%add_ln209 = add i18 %zext_ln196_1, i18 %p_mid2" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 135 'add' 'add_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 136 [1/1] (0.80ns)   --->   "%add_ln195 = add i19, i19 %indvar_flatten" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 136 'add' 'add_ln195' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 137 'zext' 'zext_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%line_buf_addr_2 = getelementptr i48 %line_buf, i64, i64 %zext_ln196" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 138 'getelementptr' 'line_buf_addr_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_2" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 139 'load' 'line_buf_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i18 %add_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 140 'zext' 'zext_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i8 %data_0, i64, i64 %zext_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 141 'getelementptr' 'data_0_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i8 %data_1, i64, i64 %zext_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 142 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.15ns)   --->   "%data_0_load = load i18 %data_0_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 143 'load' 'data_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 144 [2/2] (1.15ns)   --->   "%data_1_load = load i18 %data_1_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 144 'load' 'data_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln195, i32, i32" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 145 'partselect' 'tmp_21' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.58ns)   --->   "%icmp_ln254 = icmp_eq  i8 %tmp_21, i8" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 146 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.60ns)   --->   "%icmp_ln254_1 = icmp_ugt  i10 %select_ln195, i10" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 147 'icmp' 'icmp_ln254_1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.72ns)   --->   "%add_ln196 = add i10 %select_ln195, i10" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 148 'add' 'add_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.15>
ST_9 : Operation 149 [1/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_2" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 149 'load' 'line_buf_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %line_buf_load, i32, i32" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 150 'partselect' 'tmp_19' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (1.15ns)   --->   "%data_0_load = load i18 %data_0_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 151 'load' 'data_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 152 [1/2] (1.15ns)   --->   "%data_1_load = load i18 %data_1_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 152 'load' 'data_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 10 <SV = 8> <Delay = 1.15>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i32 %tmp_19" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 153 'zext' 'zext_ln206' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.15ns)   --->   "%store_ln206 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr_2, i48 %zext_ln206, i6, i48 %line_buf_load" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 154 'store' 'store_ln206' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>

State 11 <SV = 9> <Delay = 1.15>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i9 %trunc_ln196" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 155 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%line_buf_addr_3 = getelementptr i48 %line_buf, i64, i64 %zext_ln209_1" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 156 'getelementptr' 'line_buf_addr_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i32, i8 %data_1_load, i8 %data_0_load, i32" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 157 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.15ns)   --->   "%store_ln209 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr_3, i48 %tmp_20, i6, void %store_ln206" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 158 'store' 'store_ln209' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>

State 12 <SV = 10> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.15>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%window_buf_2_1_3 = phi i8 %empty_79, void %split.i.preheader, i8 %window_buf_2_1, void %bb65._crit_edge.i"   --->   Operation 159 'phi' 'window_buf_2_1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%window_buf_1_1 = phi i16 %window_buf_1_2_0_load, void %split.i.preheader, i16 %window_buf_1_2, void %bb65._crit_edge.i"   --->   Operation 160 'phi' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%window_buf_0_1_3 = phi i8 %empty_76, void %split.i.preheader, i8 %window_buf_0_1, void %bb65._crit_edge.i"   --->   Operation 161 'phi' 'window_buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%value_nms = trunc i16 %window_buf_1_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 162 'trunc' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%grad_nms = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %window_buf_1_1, i32, i32" [../src/gsn.cpp:214->../src/gsn.cpp:267]   --->   Operation 163 'partselect' 'grad_nms' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_13 : Operation 164 [2/2] (1.15ns)   --->   "%line_buf_load_1 = load i9 %line_buf_addr_2, void %store_ln209" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 164 'load' 'line_buf_load_1' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_13 : Operation 165 [1/1] (0.65ns)   --->   "%switch_ln225 = switch i8 %grad_nms, void %bb65._crit_edge.i, i8, void %bb58.i, i8, void %bb60.i, i8, void %bb62.i, i8, void %bb64.i" [../src/gsn.cpp:225->../src/gsn.cpp:267]   --->   Operation 165 'switch' 'switch_ln225' <Predicate = (!icmp_ln195)> <Delay = 0.65>
ST_13 : Operation 166 [1/1] (0.58ns)   --->   "%icmp_ln247 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1_3" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 166 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.58ns)   --->   "%icmp_ln241 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1" [../src/gsn.cpp:241->../src/gsn.cpp:267]   --->   Operation 167 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.58ns)   --->   "%icmp_ln233 = icmp_ult  i8 %value_nms, i8 %window_buf_0_1_3" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 168 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.58ns)   --->   "%icmp_ln226 = icmp_ult  i8 %value_nms, i8 %window_buf_1_1_3" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 169 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 1.73>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_195_1_VITIS_LOOP_196_2_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 171 'speclooptripcount' 'empty_85' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_8" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 172 'specpipeline' 'specpipeline_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln196 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 173 'specloopname' 'specloopname_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln206 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 174 'specbramwithbyteenable' 'specbramwithbyteenable_ln206' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln209 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 175 'specbramwithbyteenable' 'specbramwithbyteenable_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 176 [1/2] (1.15ns)   --->   "%line_buf_load_1 = load i9 %line_buf_addr_2, void %store_ln209" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 176 'load' 'line_buf_load_1' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i48 %line_buf_load_1" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 177 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = trunc i48 %line_buf_load_1" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 178 'trunc' 'trunc_ln219_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln219_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 179 'partselect' 'trunc_ln219_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%window_buf_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 180 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln219_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 181 'partselect' 'trunc_ln219_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%window_buf_2_2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 182 'partselect' 'window_buf_2_2_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.58ns)   --->   "%icmp_ln248 = icmp_ult  i8 %value_nms, i8 %trunc_ln219" [../src/gsn.cpp:248->../src/gsn.cpp:267]   --->   Operation 183 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.58ns)   --->   "%icmp_ln240 = icmp_ult  i8 %value_nms, i8 %trunc_ln219" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 184 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.58ns)   --->   "%icmp_ln234 = icmp_ult  i8 %value_nms, i8 %trunc_ln219_4" [../src/gsn.cpp:234->../src/gsn.cpp:267]   --->   Operation 185 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.58ns)   --->   "%icmp_ln227 = icmp_ult  i8 %value_nms, i8 %trunc_ln219_2" [../src/gsn.cpp:227->../src/gsn.cpp:267]   --->   Operation 186 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.25>
ST_15 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %icmp_ln247, i1 %icmp_ln248" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 187 'or' 'or_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %or_ln247, i8, i8 %value_nms" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 188 'select' 'select_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.64ns)   --->   "%br_ln247 = br void %bb65._crit_edge.i" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 189 'br' 'br_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.64>
ST_15 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln240)   --->   "%or_ln240 = or i1 %icmp_ln240, i1 %icmp_ln241" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 190 'or' 'or_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln240 = select i1 %or_ln240, i8, i8 %value_nms" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 191 'select' 'select_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.64ns)   --->   "%br_ln240 = br void %bb65._crit_edge.i" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 192 'br' 'br_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.64>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln233)   --->   "%or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln234" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 193 'or' 'or_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln233 = select i1 %or_ln233, i8, i8 %value_nms" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 194 'select' 'select_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.64ns)   --->   "%br_ln233 = br void %bb65._crit_edge.i" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 195 'br' 'br_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.64>
ST_15 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln226 = or i1 %icmp_ln226, i1 %icmp_ln227" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 196 'or' 'or_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %or_ln226, i8, i8 %value_nms" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 197 'select' 'select_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.64ns)   --->   "%br_ln226 = br void %bb65._crit_edge.i" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 198 'br' 'br_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.64>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%value_nms_1 = phi i8 %value_nms, void %split.i, i8 %select_ln226, void %bb58.i, i8 %select_ln233, void %bb60.i, i8 %select_ln240, void %bb62.i, i8 %select_ln247, void %bb64.i"   --->   Operation 199 'phi' 'value_nms_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln254 = or i1 %icmp_ln254_1, i1 %icmp_ln254" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 200 'or' 'or_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln254_2 = or i1 %select_ln195_2, i1 %or_ln254" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 201 'or' 'or_ln254_2' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_2 = select i1 %or_ln254_2, i8, i8 %value_nms_1" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 202 'select' 'value_nms_2' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 14> <Delay = 1.82>
ST_16 : Operation 203 [1/1] (1.82ns)   --->   "%write_ln259 = write void @_ssdm_op_Write.m_axi.i8P, i8 %gmem1_addr, i8 %value_nms_2, i1, i1 %gmem1_addr_1_wr_req" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 203 'write' 'write_ln259' <Predicate = (!icmp_ln195)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 1.82>
ST_17 : Operation 205 [5/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 205 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 1.82>
ST_18 : Operation 206 [4/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 206 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 1.82>
ST_19 : Operation 207 [3/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 207 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 1.82>
ST_20 : Operation 208 [2/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 208 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 1.82>
ST_21 : Operation 209 [1/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 209 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [../src/gsn.cpp:267]   --->   Operation 210 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_buf                     (alloca                ) [ 0011111111111111100000]
specinterface_ln0            (specinterface         ) [ 0000000000000000000000]
specinterface_ln0            (specinterface         ) [ 0000000000000000000000]
out_1                        (read                  ) [ 0011111000000000000000]
specinterface_ln0            (specinterface         ) [ 0000000000000000000000]
br_ln188                     (br                    ) [ 0111000000000000000000]
empty                        (phi                   ) [ 0010000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 0000000000000000000000]
exitcond5710_i               (icmp                  ) [ 0011000000000000000000]
empty_60                     (speclooptripcount     ) [ 0000000000000000000000]
empty_61                     (add                   ) [ 0111000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
empty_62                     (trunc                 ) [ 0011000000000000000000]
tmp                          (partselect            ) [ 0011000000000000000000]
tmp_9                        (bitconcatenate        ) [ 0011000000000000000000]
empty_63                     (or                    ) [ 0011000000000000000000]
empty_64                     (icmp                  ) [ 0011000000000000000000]
empty_65                     (select                ) [ 0000000000000000000000]
empty_67                     (sub                   ) [ 0011000000000000000000]
p_cast141_i                  (zext                  ) [ 0000000000000000000000]
line_buf_addr                (getelementptr         ) [ 0000000000000000000000]
empty_66                     (select                ) [ 0000000000000000000000]
empty_68                     (zext                  ) [ 0000000000000000000000]
empty_69                     (zext                  ) [ 0000000000000000000000]
empty_70                     (select                ) [ 0000000000000000000000]
empty_71                     (shl                   ) [ 0000000000000000000000]
empty_72                     (lshr                  ) [ 0000000000000000000000]
p_demorgan                   (and                   ) [ 0000000000000000000000]
empty_73                     (and                   ) [ 0000000000000000000000]
specbramwithbyteenable_ln0   (specbramwithbyteenable) [ 0000000000000000000000]
tmp_16                       (bitconcatenate        ) [ 0000000000000000000000]
empty_74                     (zext                  ) [ 0000000000000000000000]
mask                         (shl                   ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0111000000000000000000]
window_buf_1_2_0             (alloca                ) [ 0000010000000000000000]
window_buf_0_1_0             (alloca                ) [ 0000010000000000000000]
window_buf_0_2_0             (alloca                ) [ 0000010000000000000000]
window_buf_1_1_0             (alloca                ) [ 0000010000000000000000]
window_buf_2_1_0             (alloca                ) [ 0000010000000000000000]
window_buf_2_2_0             (alloca                ) [ 0000010000000000000000]
br_ln0                       (br                    ) [ 0000110000000000000000]
empty_75                     (phi                   ) [ 0000010000000000000000]
phi_urem                     (phi                   ) [ 0000010000000000000000]
window_buf_1_2_0_load        (load                  ) [ 0000001111111111100000]
window_buf_0_1_0_load        (load                  ) [ 0000000000000000000000]
window_buf_0_2_0_load        (load                  ) [ 0000000000000000000000]
window_buf_1_1_0_load        (load                  ) [ 0000000000000000000000]
window_buf_2_1_0_load        (load                  ) [ 0000000000000000000000]
window_buf_2_2_0_load        (load                  ) [ 0000000000000000000000]
empty_76                     (trunc                 ) [ 0000001111111111100000]
empty_77                     (trunc                 ) [ 0000001111111111100000]
empty_78                     (trunc                 ) [ 0000001111111111100000]
empty_79                     (trunc                 ) [ 0000001111111111100000]
empty_80                     (trunc                 ) [ 0000001111111111100000]
specpipeline_ln0             (specpipeline          ) [ 0000000000000000000000]
exitcond569_i                (icmp                  ) [ 0000010000000000000000]
empty_81                     (speclooptripcount     ) [ 0000000000000000000000]
empty_82                     (add                   ) [ 0000110000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
tmp_s                        (bitconcatenate        ) [ 0000000000000000000000]
tmp_10_cast                  (zext                  ) [ 0000000000000000000000]
mul                          (mul                   ) [ 0000000000000000000000]
p_t_i                        (partselect            ) [ 0000010000000000000000]
empty_83                     (trunc                 ) [ 0000010000000000000000]
switch_ln0                   (switch                ) [ 0000000000000000000000]
switch_ln0                   (switch                ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
switch_ln0                   (switch                ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
switch_ln0                   (switch                ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
store_ln0                    (store                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000000000000000000000]
next_urem                    (add                   ) [ 0000000000000000000000]
empty_84                     (icmp                  ) [ 0000000000000000000000]
idx_urem                     (select                ) [ 0000110000000000000000]
br_ln0                       (br                    ) [ 0000110000000000000000]
gmem1_addr                   (getelementptr         ) [ 0000000111111111111111]
gmem1_addr_1_wr_req          (writereq              ) [ 0000000000000000000000]
br_ln195                     (br                    ) [ 0000001111111111100000]
indvar_flatten               (phi                   ) [ 0000000110000000000000]
yi                           (phi                   ) [ 0000000100000000000000]
window_buf_2_1               (phi                   ) [ 0000001111111101100000]
window_buf_1_1_3             (phi                   ) [ 0000000111111100000000]
window_buf_0_1               (phi                   ) [ 0000001111111101100000]
xi                           (phi                   ) [ 0000000100000000000000]
tmp_17                       (partselect            ) [ 0000000000000000000000]
icmp                         (icmp                  ) [ 0000000000000000000000]
cmp100_not_i                 (icmp                  ) [ 0000000000000000000000]
or_ln254_1                   (or                    ) [ 0000000000000000000000]
icmp_ln195                   (icmp                  ) [ 0000000111111111100000]
br_ln195                     (br                    ) [ 0000000000000000000000]
icmp_ln196                   (icmp                  ) [ 0000000000000000000000]
select_ln195                 (select                ) [ 0000000010000000000000]
add_ln195_1                  (add                   ) [ 0000000000000000000000]
select_ln195_1               (select                ) [ 0000001111111111100000]
trunc_ln195_1                (trunc                 ) [ 0000000000000000000000]
p_mid2                       (bitconcatenate        ) [ 0000000000000000000000]
tmp_18                       (partselect            ) [ 0000000000000000000000]
icmp59                       (icmp                  ) [ 0000000000000000000000]
cmp100_not_i_mid1            (icmp                  ) [ 0000000000000000000000]
or_ln254_3                   (or                    ) [ 0000000000000000000000]
select_ln195_2               (select                ) [ 0000000111111111000000]
trunc_ln196                  (trunc                 ) [ 0000000111110000000000]
zext_ln196_1                 (zext                  ) [ 0000000000000000000000]
add_ln209                    (add                   ) [ 0000000010000000000000]
add_ln195                    (add                   ) [ 0000001111111111100000]
zext_ln196                   (zext                  ) [ 0000000000000000000000]
line_buf_addr_2              (getelementptr         ) [ 0000000111111110000000]
zext_ln209                   (zext                  ) [ 0000000000000000000000]
data_0_addr                  (getelementptr         ) [ 0000000101000000000000]
data_1_addr                  (getelementptr         ) [ 0000000101000000000000]
tmp_21                       (partselect            ) [ 0000000000000000000000]
icmp_ln254                   (icmp                  ) [ 0000000111111111000000]
icmp_ln254_1                 (icmp                  ) [ 0000000111111111000000]
add_ln196                    (add                   ) [ 0000001111111111100000]
line_buf_load                (load                  ) [ 0000000000000000000000]
tmp_19                       (partselect            ) [ 0000000010100000000000]
data_0_load                  (load                  ) [ 0000000110110000000000]
data_1_load                  (load                  ) [ 0000000110110000000000]
zext_ln206                   (zext                  ) [ 0000000000000000000000]
store_ln206                  (store                 ) [ 0000000000000000000000]
zext_ln209_1                 (zext                  ) [ 0000000000000000000000]
line_buf_addr_3              (getelementptr         ) [ 0000000000000000000000]
tmp_20                       (bitconcatenate        ) [ 0000000000000000000000]
store_ln209                  (store                 ) [ 0000000000000000000000]
window_buf_2_1_3             (phi                   ) [ 0000000111111100000000]
window_buf_1_1               (phi                   ) [ 0000000111111100000000]
window_buf_0_1_3             (phi                   ) [ 0000000111111100000000]
value_nms                    (trunc                 ) [ 0000001111111111100000]
grad_nms                     (partselect            ) [ 0000000111111111100000]
switch_ln225                 (switch                ) [ 0000000111111111100000]
icmp_ln247                   (icmp                  ) [ 0000000110000011000000]
icmp_ln241                   (icmp                  ) [ 0000000110000011000000]
icmp_ln233                   (icmp                  ) [ 0000000110000011000000]
icmp_ln226                   (icmp                  ) [ 0000000110000011000000]
specloopname_ln0             (specloopname          ) [ 0000000000000000000000]
empty_85                     (speclooptripcount     ) [ 0000000000000000000000]
specpipeline_ln196           (specpipeline          ) [ 0000000000000000000000]
specloopname_ln196           (specloopname          ) [ 0000000000000000000000]
specbramwithbyteenable_ln206 (specbramwithbyteenable) [ 0000000000000000000000]
specbramwithbyteenable_ln209 (specbramwithbyteenable) [ 0000000000000000000000]
line_buf_load_1              (load                  ) [ 0000000000000000000000]
trunc_ln219                  (trunc                 ) [ 0000000000000000000000]
trunc_ln219_1                (trunc                 ) [ 0000001110000001100000]
trunc_ln219_2                (partselect            ) [ 0000000000000000000000]
window_buf_1_2               (partselect            ) [ 0000001111111101100000]
trunc_ln219_4                (partselect            ) [ 0000000000000000000000]
window_buf_2_2_cast          (partselect            ) [ 0000001110000001100000]
icmp_ln248                   (icmp                  ) [ 0000000100000001000000]
icmp_ln240                   (icmp                  ) [ 0000000100000001000000]
icmp_ln234                   (icmp                  ) [ 0000000100000001000000]
icmp_ln227                   (icmp                  ) [ 0000000100000001000000]
or_ln247                     (or                    ) [ 0000000000000000000000]
select_ln247                 (select                ) [ 0000000000000000000000]
br_ln247                     (br                    ) [ 0000000000000000000000]
or_ln240                     (or                    ) [ 0000000000000000000000]
select_ln240                 (select                ) [ 0000000000000000000000]
br_ln240                     (br                    ) [ 0000000000000000000000]
or_ln233                     (or                    ) [ 0000000000000000000000]
select_ln233                 (select                ) [ 0000000000000000000000]
br_ln233                     (br                    ) [ 0000000000000000000000]
or_ln226                     (or                    ) [ 0000000000000000000000]
select_ln226                 (select                ) [ 0000000000000000000000]
br_ln226                     (br                    ) [ 0000000000000000000000]
value_nms_1                  (phi                   ) [ 0000000110000011000000]
or_ln254                     (or                    ) [ 0000000000000000000000]
or_ln254_2                   (or                    ) [ 0000000000000000000000]
value_nms_2                  (select                ) [ 0000000010000000100000]
write_ln259                  (write                 ) [ 0000000000000000000000]
br_ln0                       (br                    ) [ 0000001111111111100000]
gmem1_addr_1_wr_resp         (writeresp             ) [ 0000000000000000000000]
ret_ln267                    (ret                   ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i48"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i8.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_195_1_VITIS_LOOP_196_2_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="line_buf_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="window_buf_1_2_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_2_0/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="window_buf_0_1_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_0/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="window_buf_0_2_0_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_2_0/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="window_buf_1_1_0_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1_0/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="window_buf_2_1_0_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_0/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="window_buf_2_2_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_2_0/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_writeresp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="20" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_1_wr_req/6 gmem1_addr_1_wr_resp/17 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln259_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="10"/>
<pin id="218" dir="0" index="2" bw="8" slack="1"/>
<pin id="219" dir="0" index="3" bw="1" slack="0"/>
<pin id="220" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln259/16 "/>
</bind>
</comp>

<comp id="224" class="1004" name="line_buf_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="48" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="4" bw="9" slack="2"/>
<pin id="269" dir="0" index="5" bw="48" slack="0"/>
<pin id="270" dir="0" index="6" bw="6" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="48" slack="0"/>
<pin id="271" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/3 line_buf_load/8 store_ln206/10 store_ln209/11 line_buf_load_1/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="line_buf_addr_2_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr_2/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="data_0_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="18" slack="0"/>
<pin id="246" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="data_1_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="18" slack="0"/>
<pin id="253" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_load/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="line_buf_addr_3_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr_3/11 "/>
</bind>
</comp>

<comp id="278" class="1005" name="empty_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="empty_75_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_75 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_75_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_75/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="phi_urem_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="phi_urem_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="indvar_flatten_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="1"/>
<pin id="313" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="indvar_flatten_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="19" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="yi_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="1"/>
<pin id="325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="yi_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi/7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="window_buf_2_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="6"/>
<pin id="336" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="window_buf_2_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="window_buf_2_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="8" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_2_1/7 "/>
</bind>
</comp>

<comp id="344" class="1005" name="window_buf_1_1_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="6"/>
<pin id="346" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="window_buf_1_1_3 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="window_buf_1_1_3_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="8" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_1_1_3/7 "/>
</bind>
</comp>

<comp id="354" class="1005" name="window_buf_0_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="6"/>
<pin id="356" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="window_buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="window_buf_0_1_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="8" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_0_1/7 "/>
</bind>
</comp>

<comp id="364" class="1005" name="xi_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="xi_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="10" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi/7 "/>
</bind>
</comp>

<comp id="375" class="1005" name="window_buf_2_1_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="377" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_buf_2_1_3 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="window_buf_2_1_3_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="8"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="8" slack="6"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_2_1_3/13 "/>
</bind>
</comp>

<comp id="385" class="1005" name="window_buf_1_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="387" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_buf_1_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="window_buf_1_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="8"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="16" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_1_1/13 "/>
</bind>
</comp>

<comp id="394" class="1005" name="window_buf_0_1_3_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="396" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_buf_0_1_3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="window_buf_0_1_3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="8"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="8" slack="6"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_buf_0_1_3/13 "/>
</bind>
</comp>

<comp id="404" class="1005" name="value_nms_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="406" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="value_nms_1 (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="value_nms_1_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="4" bw="8" slack="0"/>
<pin id="413" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="8" slack="0"/>
<pin id="415" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="8" bw="8" slack="0"/>
<pin id="417" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="value_nms_1/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/14 icmp_ln240/14 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond5710_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5710_i/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_61_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_62_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="5" slack="0"/>
<pin id="444" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_9_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="empty_63_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_64_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_64/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_65_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="empty_67_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_67/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_cast141_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast141_i/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="empty_66_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="6" slack="1"/>
<pin id="490" dir="0" index="2" bw="6" slack="1"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_66/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="empty_68_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_68/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="empty_69_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_69/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="empty_70_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_70/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="empty_71_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="0"/>
<pin id="509" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_71/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="empty_72_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_72/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_demorgan_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="48" slack="0"/>
<pin id="520" dir="0" index="1" bw="48" slack="0"/>
<pin id="521" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="empty_73_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_73/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_16_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="1"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="empty_74_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mask_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="window_buf_1_2_0_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="1"/>
<pin id="551" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_2_0_load/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="window_buf_0_1_0_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_0_load/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="window_buf_0_2_0_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_2_0_load/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="window_buf_1_1_0_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_0_load/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="window_buf_2_1_0_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_0_load/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="window_buf_2_2_0_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_2_0_load/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="empty_76_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="empty_77_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="empty_78_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="empty_79_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="empty_80_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_80/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="exitcond569_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond569_i/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_82_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_82/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_s_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_10_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="mul_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_t_i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="11" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="0" index="3" bw="5" slack="0"/>
<pin id="622" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_t_i/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="empty_83_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln0_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="1"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln0_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="1"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln0_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="1"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln0_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="16" slack="1"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln0_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="1"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln0_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="1"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="next_urem_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="empty_84_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_84/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="idx_urem_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="gmem1_addr_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="4"/>
<pin id="684" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_17_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="10" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="0" index="3" bw="5" slack="0"/>
<pin id="692" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="cmp100_not_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp100_not_i/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln254_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254_1/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln195_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="19" slack="0"/>
<pin id="717" dir="0" index="1" bw="19" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln196_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="10" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln195_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="10" slack="0"/>
<pin id="731" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln195_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="10" slack="0"/>
<pin id="738" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_1/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln195_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="10" slack="0"/>
<pin id="744" dir="0" index="2" bw="10" slack="0"/>
<pin id="745" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195_1/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln195_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195_1/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_mid2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="18" slack="0"/>
<pin id="755" dir="0" index="1" bw="9" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_18_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="10" slack="0"/>
<pin id="764" dir="0" index="2" bw="3" slack="0"/>
<pin id="765" dir="0" index="3" bw="5" slack="0"/>
<pin id="766" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp59_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp59/7 "/>
</bind>
</comp>

<comp id="777" class="1004" name="cmp100_not_i_mid1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp100_not_i_mid1/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln254_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254_3/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln195_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195_2/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln196_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="10" slack="0"/>
<pin id="799" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln196_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln209_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="0" index="1" bw="18" slack="0"/>
<pin id="808" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln195_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="19" slack="1"/>
<pin id="814" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln196_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln209_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_21_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="10" slack="1"/>
<pin id="829" dir="0" index="2" bw="3" slack="0"/>
<pin id="830" dir="0" index="3" bw="5" slack="0"/>
<pin id="831" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="icmp_ln254_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln254_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="1"/>
<pin id="843" dir="0" index="1" bw="10" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254_1/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln196_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="1"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/8 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_19_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="48" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="0" index="3" bw="7" slack="0"/>
<pin id="856" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln206_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln209_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="4"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_20_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="48" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="2"/>
<pin id="872" dir="0" index="2" bw="8" slack="2"/>
<pin id="873" dir="0" index="3" bw="1" slack="0"/>
<pin id="874" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="value_nms_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="value_nms/13 "/>
</bind>
</comp>

<comp id="882" class="1004" name="grad_nms_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="0" index="2" bw="5" slack="0"/>
<pin id="886" dir="0" index="3" bw="5" slack="0"/>
<pin id="887" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="grad_nms/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="icmp_ln247_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/13 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln241_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="6"/>
<pin id="901" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln233_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="icmp_ln226_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="6"/>
<pin id="913" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln219_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="48" slack="0"/>
<pin id="918" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln219/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln219_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="48" slack="0"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln219_1/14 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln219_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="48" slack="0"/>
<pin id="928" dir="0" index="2" bw="6" slack="0"/>
<pin id="929" dir="0" index="3" bw="6" slack="0"/>
<pin id="930" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln219_2/14 "/>
</bind>
</comp>

<comp id="935" class="1004" name="window_buf_1_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="0" index="1" bw="48" slack="0"/>
<pin id="938" dir="0" index="2" bw="6" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln219_4_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="0" index="1" bw="48" slack="0"/>
<pin id="948" dir="0" index="2" bw="7" slack="0"/>
<pin id="949" dir="0" index="3" bw="7" slack="0"/>
<pin id="950" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln219_4/14 "/>
</bind>
</comp>

<comp id="955" class="1004" name="window_buf_2_2_cast_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="48" slack="0"/>
<pin id="958" dir="0" index="2" bw="7" slack="0"/>
<pin id="959" dir="0" index="3" bw="7" slack="0"/>
<pin id="960" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_2_2_cast/14 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln234_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/14 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln227_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/14 "/>
</bind>
</comp>

<comp id="975" class="1004" name="or_ln247_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="2"/>
<pin id="977" dir="0" index="1" bw="1" slack="1"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247/15 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln247_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="0" index="2" bw="8" slack="2"/>
<pin id="983" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/15 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_ln240_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="0" index="1" bw="1" slack="2"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln240/15 "/>
</bind>
</comp>

<comp id="991" class="1004" name="select_ln240_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="8" slack="2"/>
<pin id="995" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln240/15 "/>
</bind>
</comp>

<comp id="999" class="1004" name="or_ln233_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="2"/>
<pin id="1001" dir="0" index="1" bw="1" slack="1"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln233/15 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="select_ln233_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="0" index="2" bw="8" slack="2"/>
<pin id="1007" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln233/15 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="or_ln226_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="2"/>
<pin id="1013" dir="0" index="1" bw="1" slack="1"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln226/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="select_ln226_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="0" index="2" bw="8" slack="2"/>
<pin id="1019" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln226/15 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="or_ln254_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="7"/>
<pin id="1025" dir="0" index="1" bw="1" slack="7"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254/15 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="or_ln254_2_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="8"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254_2/15 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="value_nms_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="0" index="2" bw="8" slack="0"/>
<pin id="1036" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_nms_2/15 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="out_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="4"/>
<pin id="1042" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="out_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="exitcond5710_i_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5710_i "/>
</bind>
</comp>

<comp id="1049" class="1005" name="empty_61_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="11" slack="0"/>
<pin id="1051" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="empty_62_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="9" slack="1"/>
<pin id="1056" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="2" slack="1"/>
<pin id="1061" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_9_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="1"/>
<pin id="1066" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="empty_63_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="6" slack="1"/>
<pin id="1071" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="empty_64_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="empty_67_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="6" slack="1"/>
<pin id="1082" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="window_buf_1_2_0_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="1"/>
<pin id="1087" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_2_0 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="window_buf_0_1_0_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="1"/>
<pin id="1093" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_1_0 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="window_buf_0_2_0_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_2_0 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="window_buf_1_1_0_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_1_0 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="window_buf_2_1_0_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="16" slack="1"/>
<pin id="1111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_1_0 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="window_buf_2_2_0_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="1"/>
<pin id="1117" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_2_0 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="window_buf_1_2_0_load_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="8"/>
<pin id="1123" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="window_buf_1_2_0_load "/>
</bind>
</comp>

<comp id="1126" class="1005" name="empty_76_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="8"/>
<pin id="1128" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="empty_77_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="2"/>
<pin id="1133" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="empty_78_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="2"/>
<pin id="1138" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="empty_79_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="8"/>
<pin id="1143" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="empty_80_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="2"/>
<pin id="1148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="empty_82_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="4" slack="0"/>
<pin id="1156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="idx_urem_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="4" slack="0"/>
<pin id="1167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1170" class="1005" name="gmem1_addr_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="8"/>
<pin id="1172" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="icmp_ln195_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="select_ln195_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="1"/>
<pin id="1182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln195 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="select_ln195_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln195_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="select_ln195_2_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="8"/>
<pin id="1195" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="select_ln195_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="trunc_ln196_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="4"/>
<pin id="1200" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln196 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="add_ln209_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="18" slack="1"/>
<pin id="1205" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="add_ln195_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="19" slack="1"/>
<pin id="1210" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln195 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="line_buf_addr_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="9" slack="1"/>
<pin id="1215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr_2 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="data_0_addr_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="18" slack="1"/>
<pin id="1222" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_0_addr "/>
</bind>
</comp>

<comp id="1225" class="1005" name="data_1_addr_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="18" slack="1"/>
<pin id="1227" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="1230" class="1005" name="icmp_ln254_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="7"/>
<pin id="1232" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln254 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="icmp_ln254_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="7"/>
<pin id="1237" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln254_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="add_ln196_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="10" slack="1"/>
<pin id="1242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln196 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_19_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="1"/>
<pin id="1247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="data_0_load_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="2"/>
<pin id="1252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_0_load "/>
</bind>
</comp>

<comp id="1255" class="1005" name="data_1_load_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="2"/>
<pin id="1257" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="data_1_load "/>
</bind>
</comp>

<comp id="1260" class="1005" name="value_nms_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="value_nms "/>
</bind>
</comp>

<comp id="1273" class="1005" name="grad_nms_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="grad_nms "/>
</bind>
</comp>

<comp id="1277" class="1005" name="icmp_ln247_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="2"/>
<pin id="1279" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln247 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="icmp_ln241_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="2"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="icmp_ln233_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="2"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln233 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="icmp_ln226_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="2"/>
<pin id="1294" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln226 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="trunc_ln219_1_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln219_1 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="window_buf_1_2_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="16" slack="1"/>
<pin id="1304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_2 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="window_buf_2_2_cast_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_2_cast "/>
</bind>
</comp>

<comp id="1312" class="1005" name="icmp_ln248_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln248 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="icmp_ln240_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="icmp_ln234_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="icmp_ln227_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="value_nms_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="value_nms_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="168" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="170" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="223"><net_src comp="172" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="242" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="249" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="102" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="337" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="353"><net_src comp="347" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="363"><net_src comp="357" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="367"><net_src comp="102" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="384"><net_src comp="334" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="403"><net_src comp="354" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="427"><net_src comp="282" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="282" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="282" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="282" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="454"><net_src comp="52" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="439" pin="4"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="449" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="449" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="469" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="495"><net_src comp="487" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="492" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="496" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="499" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="542" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="570"><net_src comp="552" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="555" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="558" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="561" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="564" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="293" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="76" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="80" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="293" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="82" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="293" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="70" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="84" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="48" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="630"><net_src comp="304" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="92" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="92" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="92" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="304" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="94" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="661" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="681" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="693"><net_src comp="104" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="327" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="24" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="48" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="701"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="106" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="327" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="108" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="697" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="315" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="110" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="368" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="112" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="102" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="368" pin="4"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="114" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="327" pin="4"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="721" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="327" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="116" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="118" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="767"><net_src comp="104" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="735" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="24" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="48" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="775"><net_src comp="761" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="106" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="735" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="108" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="771" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="721" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="709" pin="2"/><net_sink comp="789" pin=2"/></net>

<net id="800"><net_src comp="727" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="727" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="753" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="120" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="311" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="817" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="824"><net_src comp="821" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="832"><net_src comp="104" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="24" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="834"><net_src comp="48" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="839"><net_src comp="826" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="106" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="108" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="114" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="122" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="230" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="18" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="124" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="230" pin=5"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="875"><net_src comp="126" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="14" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="877"><net_src comp="869" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="881"><net_src comp="388" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="888"><net_src comp="130" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="388" pin="4"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="86" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="132" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="896"><net_src comp="878" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="378" pin="4"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="878" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="334" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="878" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="397" pin="4"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="878" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="344" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="230" pin="7"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="924"><net_src comp="230" pin="7"/><net_sink comp="921" pin=0"/></net>

<net id="931"><net_src comp="148" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="230" pin="7"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="150" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="152" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="941"><net_src comp="154" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="230" pin="7"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="18" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="156" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="951"><net_src comp="148" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="230" pin="7"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="158" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="160" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="961"><net_src comp="162" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="230" pin="7"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="164" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="964"><net_src comp="166" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="969"><net_src comp="945" pin="4"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="925" pin="4"/><net_sink comp="970" pin=1"/></net>

<net id="984"><net_src comp="975" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="106" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="979" pin="3"/><net_sink comp="407" pin=8"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="106" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="991" pin="3"/><net_sink comp="407" pin=6"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="106" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="1003" pin="3"/><net_sink comp="407" pin=4"/></net>

<net id="1020"><net_src comp="1011" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="106" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="1015" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="1031"><net_src comp="1023" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="106" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="407" pin="10"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="202" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1048"><net_src comp="423" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="429" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1057"><net_src comp="435" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1062"><net_src comp="439" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1067"><net_src comp="449" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1072"><net_src comp="457" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1077"><net_src comp="463" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1083"><net_src comp="477" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1088"><net_src comp="178" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1094"><net_src comp="182" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1100"><net_src comp="186" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1106"><net_src comp="190" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1112"><net_src comp="194" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1118"><net_src comp="198" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1124"><net_src comp="549" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1129"><net_src comp="567" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1134"><net_src comp="571" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1139"><net_src comp="575" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1144"><net_src comp="579" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1149"><net_src comp="583" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1157"><net_src comp="593" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1168"><net_src comp="673" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1173"><net_src comp="681" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1179"><net_src comp="715" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="727" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1191"><net_src comp="741" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1196"><net_src comp="789" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1201"><net_src comp="797" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1206"><net_src comp="805" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1211"><net_src comp="811" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1216"><net_src comp="235" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="1219"><net_src comp="1213" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1223"><net_src comp="242" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1228"><net_src comp="249" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1233"><net_src comp="835" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1238"><net_src comp="841" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1243"><net_src comp="846" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1248"><net_src comp="851" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1253"><net_src comp="256" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="1258"><net_src comp="262" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1263"><net_src comp="878" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="1269"><net_src comp="1260" pin="1"/><net_sink comp="991" pin=2"/></net>

<net id="1270"><net_src comp="1260" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1271"><net_src comp="1260" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1272"><net_src comp="1260" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1276"><net_src comp="882" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="892" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1285"><net_src comp="898" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1290"><net_src comp="904" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1295"><net_src comp="910" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1300"><net_src comp="921" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1305"><net_src comp="935" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1310"><net_src comp="955" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1315"><net_src comp="419" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1320"><net_src comp="419" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1325"><net_src comp="965" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1330"><net_src comp="970" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1335"><net_src comp="1032" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 16 17 18 19 20 21 }
 - Input state : 
	Port: nms : data_0 | {8 9 }
	Port: nms : data_1 | {8 9 }
	Port: nms : out_r | {1 }
  - Chain level:
	State 1
	State 2
		exitcond5710_i : 1
		empty_61 : 1
		br_ln0 : 2
		empty_62 : 1
		tmp : 1
		tmp_9 : 2
		empty_63 : 3
		empty_64 : 3
		empty_65 : 4
		empty_67 : 5
	State 3
		line_buf_addr : 1
		empty_68 : 1
		empty_71 : 2
		empty_72 : 1
		p_demorgan : 3
		empty_73 : 3
		empty_74 : 1
		mask : 2
		store_ln0 : 3
	State 4
	State 5
		empty_76 : 1
		empty_77 : 1
		empty_78 : 1
		empty_79 : 1
		empty_80 : 1
		exitcond569_i : 1
		empty_82 : 1
		br_ln0 : 2
		tmp_s : 1
		tmp_10_cast : 2
		mul : 3
		p_t_i : 4
		empty_83 : 1
		switch_ln0 : 5
		switch_ln0 : 2
		switch_ln0 : 2
		switch_ln0 : 2
		next_urem : 1
		empty_84 : 2
		idx_urem : 3
	State 6
		gmem1_addr_1_wr_req : 1
	State 7
		tmp_17 : 1
		icmp : 2
		cmp100_not_i : 1
		or_ln254_1 : 3
		icmp_ln195 : 1
		br_ln195 : 2
		icmp_ln196 : 1
		select_ln195 : 2
		add_ln195_1 : 1
		select_ln195_1 : 2
		trunc_ln195_1 : 3
		p_mid2 : 4
		tmp_18 : 2
		icmp59 : 3
		cmp100_not_i_mid1 : 2
		or_ln254_3 : 4
		select_ln195_2 : 4
		trunc_ln196 : 3
		zext_ln196_1 : 3
		add_ln209 : 5
	State 8
		line_buf_addr_2 : 1
		line_buf_load : 2
		data_0_addr : 1
		data_1_addr : 1
		data_0_load : 2
		data_1_load : 2
		icmp_ln254 : 1
	State 9
		tmp_19 : 1
	State 10
		store_ln206 : 1
	State 11
		line_buf_addr_3 : 1
		store_ln209 : 2
	State 12
	State 13
		value_nms : 1
		grad_nms : 1
		switch_ln225 : 2
		icmp_ln247 : 2
		icmp_ln241 : 2
		icmp_ln233 : 2
		icmp_ln226 : 2
	State 14
		trunc_ln219 : 1
		trunc_ln219_1 : 1
		trunc_ln219_2 : 1
		window_buf_1_2 : 1
		trunc_ln219_4 : 1
		window_buf_2_2_cast : 1
		icmp_ln248 : 2
		icmp_ln240 : 2
		icmp_ln234 : 2
		icmp_ln227 : 2
	State 15
		value_nms_1 : 1
		value_nms_2 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_419         |    0    |    0    |    11   |
|          |    exitcond5710_i_fu_423   |    0    |    0    |    13   |
|          |       empty_64_fu_463      |    0    |    0    |    11   |
|          |    exitcond569_i_fu_587    |    0    |    0    |    9    |
|          |       empty_84_fu_667      |    0    |    0    |    9    |
|          |         icmp_fu_697        |    0    |    0    |    11   |
|          |     cmp100_not_i_fu_703    |    0    |    0    |    13   |
|          |      icmp_ln195_fu_715     |    0    |    0    |    20   |
|          |      icmp_ln196_fu_721     |    0    |    0    |    13   |
|   icmp   |        icmp59_fu_771       |    0    |    0    |    11   |
|          |  cmp100_not_i_mid1_fu_777  |    0    |    0    |    13   |
|          |      icmp_ln254_fu_835     |    0    |    0    |    11   |
|          |     icmp_ln254_1_fu_841    |    0    |    0    |    13   |
|          |      icmp_ln247_fu_892     |    0    |    0    |    11   |
|          |      icmp_ln241_fu_898     |    0    |    0    |    11   |
|          |      icmp_ln233_fu_904     |    0    |    0    |    11   |
|          |      icmp_ln226_fu_910     |    0    |    0    |    11   |
|          |      icmp_ln234_fu_965     |    0    |    0    |    11   |
|          |      icmp_ln227_fu_970     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       empty_61_fu_429      |    0    |    0    |    18   |
|          |       empty_82_fu_593      |    0    |    0    |    12   |
|          |      next_urem_fu_661      |    0    |    0    |    12   |
|    add   |     add_ln195_1_fu_735     |    0    |    0    |    17   |
|          |      add_ln209_fu_805      |    0    |    0    |    25   |
|          |      add_ln195_fu_811      |    0    |    0    |    26   |
|          |      add_ln196_fu_846      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |       empty_65_fu_469      |    0    |    0    |    6    |
|          |       empty_66_fu_487      |    0    |    0    |    6    |
|          |       empty_70_fu_499      |    0    |    0    |    2    |
|          |       idx_urem_fu_673      |    0    |    0    |    4    |
|          |     select_ln195_fu_727    |    0    |    0    |    10   |
|  select  |    select_ln195_1_fu_741   |    0    |    0    |    10   |
|          |    select_ln195_2_fu_789   |    0    |    0    |    2    |
|          |     select_ln247_fu_979    |    0    |    0    |    8    |
|          |     select_ln240_fu_991    |    0    |    0    |    8    |
|          |    select_ln233_fu_1003    |    0    |    0    |    8    |
|          |    select_ln226_fu_1015    |    0    |    0    |    8    |
|          |     value_nms_2_fu_1032    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    and   |      p_demorgan_fu_518     |    0    |    0    |    48   |
|          |       empty_73_fu_524      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         mul_fu_611         |    0    |    0    |    33   |
|----------|----------------------------|---------|---------|---------|
|    shl   |       empty_71_fu_506      |    0    |    0    |    13   |
|          |         mask_fu_542        |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|          |       empty_63_fu_457      |    0    |    0    |    0    |
|          |      or_ln254_1_fu_709     |    0    |    0    |    2    |
|          |      or_ln254_3_fu_783     |    0    |    0    |    2    |
|          |       or_ln247_fu_975      |    0    |    0    |    2    |
|    or    |       or_ln240_fu_987      |    0    |    0    |    2    |
|          |       or_ln233_fu_999      |    0    |    0    |    2    |
|          |      or_ln226_fu_1011      |    0    |    0    |    2    |
|          |      or_ln254_fu_1023      |    0    |    0    |    2    |
|          |     or_ln254_2_fu_1027     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    sub   |       empty_67_fu_477      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   lshr   |       empty_72_fu_512      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   read   |      out_1_read_fu_202     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_208    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln259_write_fu_215  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       empty_62_fu_435      |    0    |    0    |    0    |
|          |       empty_76_fu_567      |    0    |    0    |    0    |
|          |       empty_77_fu_571      |    0    |    0    |    0    |
|          |       empty_78_fu_575      |    0    |    0    |    0    |
|          |       empty_79_fu_579      |    0    |    0    |    0    |
|   trunc  |       empty_80_fu_583      |    0    |    0    |    0    |
|          |       empty_83_fu_627      |    0    |    0    |    0    |
|          |    trunc_ln195_1_fu_749    |    0    |    0    |    0    |
|          |     trunc_ln196_fu_797     |    0    |    0    |    0    |
|          |      value_nms_fu_878      |    0    |    0    |    0    |
|          |     trunc_ln219_fu_916     |    0    |    0    |    0    |
|          |    trunc_ln219_1_fu_921    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_439         |    0    |    0    |    0    |
|          |        p_t_i_fu_617        |    0    |    0    |    0    |
|          |        tmp_17_fu_687       |    0    |    0    |    0    |
|          |        tmp_18_fu_761       |    0    |    0    |    0    |
|          |        tmp_21_fu_826       |    0    |    0    |    0    |
|partselect|        tmp_19_fu_851       |    0    |    0    |    0    |
|          |       grad_nms_fu_882      |    0    |    0    |    0    |
|          |    trunc_ln219_2_fu_925    |    0    |    0    |    0    |
|          |    window_buf_1_2_fu_935   |    0    |    0    |    0    |
|          |    trunc_ln219_4_fu_945    |    0    |    0    |    0    |
|          | window_buf_2_2_cast_fu_955 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_449        |    0    |    0    |    0    |
|          |        tmp_16_fu_531       |    0    |    0    |    0    |
|bitconcatenate|        tmp_s_fu_599        |    0    |    0    |    0    |
|          |        p_mid2_fu_753       |    0    |    0    |    0    |
|          |        tmp_20_fu_869       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_cast141_i_fu_483     |    0    |    0    |    0    |
|          |       empty_68_fu_492      |    0    |    0    |    0    |
|          |       empty_69_fu_496      |    0    |    0    |    0    |
|          |       empty_74_fu_538      |    0    |    0    |    0    |
|   zext   |     tmp_10_cast_fu_607     |    0    |    0    |    0    |
|          |     zext_ln196_1_fu_801    |    0    |    0    |    0    |
|          |      zext_ln196_fu_817     |    0    |    0    |    0    |
|          |      zext_ln209_fu_821     |    0    |    0    |    0    |
|          |      zext_ln206_fu_861     |    0    |    0    |    0    |
|          |     zext_ln209_1_fu_865    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   578   |
|----------|----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|line_buf|    3   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln195_reg_1208      |   19   |
|      add_ln196_reg_1240      |   10   |
|      add_ln209_reg_1203      |   18   |
|     data_0_addr_reg_1220     |   18   |
|     data_0_load_reg_1250     |    8   |
|     data_1_addr_reg_1225     |   18   |
|     data_1_load_reg_1255     |    8   |
|       empty_61_reg_1049      |   11   |
|       empty_62_reg_1054      |    9   |
|       empty_63_reg_1069      |    6   |
|       empty_64_reg_1074      |    1   |
|       empty_67_reg_1080      |    6   |
|       empty_75_reg_289       |    4   |
|       empty_76_reg_1126      |    8   |
|       empty_77_reg_1131      |    8   |
|       empty_78_reg_1136      |    8   |
|       empty_79_reg_1141      |    8   |
|       empty_80_reg_1146      |    8   |
|       empty_82_reg_1154      |    4   |
|         empty_reg_278        |   11   |
|    exitcond5710_i_reg_1045   |    1   |
|      gmem1_addr_reg_1170     |    8   |
|       grad_nms_reg_1273      |    8   |
|      icmp_ln195_reg_1176     |    1   |
|      icmp_ln226_reg_1292     |    1   |
|      icmp_ln227_reg_1327     |    1   |
|      icmp_ln233_reg_1287     |    1   |
|      icmp_ln234_reg_1322     |    1   |
|      icmp_ln240_reg_1317     |    1   |
|      icmp_ln241_reg_1282     |    1   |
|      icmp_ln247_reg_1277     |    1   |
|      icmp_ln248_reg_1312     |    1   |
|     icmp_ln254_1_reg_1235    |    1   |
|      icmp_ln254_reg_1230     |    1   |
|       idx_urem_reg_1165      |    4   |
|    indvar_flatten_reg_311    |   19   |
|   line_buf_addr_2_reg_1213   |    9   |
|        out_1_reg_1040        |   64   |
|       phi_urem_reg_300       |    4   |
|    select_ln195_1_reg_1188   |   10   |
|    select_ln195_2_reg_1193   |    1   |
|     select_ln195_reg_1180    |   10   |
|        tmp_19_reg_1245       |   32   |
|        tmp_9_reg_1064        |    6   |
|         tmp_reg_1059         |    2   |
|     trunc_ln196_reg_1198     |    9   |
|    trunc_ln219_1_reg_1297    |    8   |
|      value_nms_1_reg_404     |    8   |
|     value_nms_2_reg_1332     |    8   |
|      value_nms_reg_1260      |    8   |
|   window_buf_0_1_0_reg_1091  |   16   |
|   window_buf_0_1_3_reg_394   |    8   |
|    window_buf_0_1_reg_354    |    8   |
|   window_buf_0_2_0_reg_1097  |   16   |
|   window_buf_1_1_0_reg_1103  |   16   |
|   window_buf_1_1_3_reg_344   |    8   |
|    window_buf_1_1_reg_385    |   16   |
|window_buf_1_2_0_load_reg_1121|   16   |
|   window_buf_1_2_0_reg_1085  |   16   |
|    window_buf_1_2_reg_1302   |   16   |
|   window_buf_2_1_0_reg_1109  |   16   |
|   window_buf_2_1_3_reg_375   |    8   |
|    window_buf_2_1_reg_334    |    8   |
|   window_buf_2_2_0_reg_1115  |   16   |
| window_buf_2_2_cast_reg_1307 |    8   |
|          xi_reg_364          |   10   |
|          yi_reg_323          |   10   |
+------------------------------+--------+
|             Total            |   633  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_208  |  p0  |   2  |   1  |    2   |
|  grp_writeresp_fu_208  |  p1  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_230   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_230   |  p1  |   2  |  48  |   96   ||    9    |
|    grp_access_fu_230   |  p2  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_256   |  p0  |   2  |  18  |   36   ||    9    |
|    grp_access_fu_262   |  p0  |   2  |  18  |   36   ||    9    |
| indvar_flatten_reg_311 |  p0  |   2  |  19  |   38   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   254  ||  4.824  ||    63   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   578  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |    -   |   633  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |    4   |   633  |   641  |
+-----------+--------+--------+--------+--------+--------+
