module PC_COUNTER
(
  input logic [63:0] PCNext,
  input logic clk,
  input logic reset,
  output logic [63:0] PC
);
  
  always_ff @(posedge clk or posedge reset)
    if (reset)
      PC_out <= 64'd0;
    else
      PC <= PCNext;

endmodule 