{"buggy_code": ["/*\n * Copyright 2006-2007 Advanced Micro Devices, Inc.  \n *\n * Permission is hereby granted, free of charge, to any person obtaining a\n * copy of this software and associated documentation files (the \"Software\"),\n * to deal in the Software without restriction, including without limitation\n * the rights to use, copy, modify, merge, publish, distribute, sublicense,\n * and/or sell copies of the Software, and to permit persons to whom the\n * Software is furnished to do so, subject to the following conditions:\n *\n * The above copyright notice and this permission notice shall be included in\n * all copies or substantial portions of the Software.\n *\n * THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\n * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\n * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL\n * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR\n * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,\n * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\n * OTHER DEALINGS IN THE SOFTWARE.\n */\n\n\n/****************************************************************************/\t\n/*Portion I: Definitions  shared between VBIOS and Driver                   */\n/****************************************************************************/\n\n\n#ifndef _ATOMBIOS_H\n#define _ATOMBIOS_H\n\n#define ATOM_VERSION_MAJOR                   0x00020000\n#define ATOM_VERSION_MINOR                   0x00000002\n\n#define ATOM_HEADER_VERSION (ATOM_VERSION_MAJOR | ATOM_VERSION_MINOR)\n\n/* Endianness should be specified before inclusion,\n * default to little endian\n */\n#ifndef ATOM_BIG_ENDIAN\n#error Endian not specified\n#endif\n\n#ifdef _H2INC\n  #ifndef ULONG \n    typedef unsigned long ULONG;\n  #endif\n\n  #ifndef UCHAR\n    typedef unsigned char UCHAR;\n  #endif\n\n  #ifndef USHORT \n    typedef unsigned short USHORT;\n  #endif\n#endif\n      \n#define ATOM_DAC_A            0 \n#define ATOM_DAC_B            1\n#define ATOM_EXT_DAC          2\n\n#define ATOM_CRTC1            0\n#define ATOM_CRTC2            1\n#define ATOM_CRTC3            2\n#define ATOM_CRTC4            3\n#define ATOM_CRTC5            4\n#define ATOM_CRTC6            5\n#define ATOM_CRTC_INVALID     0xFF\n\n#define ATOM_DIGA             0\n#define ATOM_DIGB             1\n\n#define ATOM_PPLL1            0\n#define ATOM_PPLL2            1\n#define ATOM_DCPLL            2\n#define ATOM_PPLL_INVALID     0xFF\n\n#define ATOM_SCALER1          0\n#define ATOM_SCALER2          1\n\n#define ATOM_SCALER_DISABLE   0   \n#define ATOM_SCALER_CENTER    1   \n#define ATOM_SCALER_EXPANSION 2   \n#define ATOM_SCALER_MULTI_EX  3   \n\n#define ATOM_DISABLE          0\n#define ATOM_ENABLE           1\n#define ATOM_LCD_BLOFF                          (ATOM_DISABLE+2)\n#define ATOM_LCD_BLON                           (ATOM_ENABLE+2)\n#define ATOM_LCD_BL_BRIGHTNESS_CONTROL          (ATOM_ENABLE+3)\n#define ATOM_LCD_SELFTEST_START\t\t\t\t\t\t\t\t\t(ATOM_DISABLE+5)\n#define ATOM_LCD_SELFTEST_STOP\t\t\t\t\t\t\t\t\t(ATOM_ENABLE+5)\n#define ATOM_ENCODER_INIT\t\t\t                  (ATOM_DISABLE+7)\n#define ATOM_GET_STATUS                         (ATOM_DISABLE+8)\n\n#define ATOM_BLANKING         1\n#define ATOM_BLANKING_OFF     0\n\n#define ATOM_CURSOR1          0\n#define ATOM_CURSOR2          1\n\n#define ATOM_ICON1            0\n#define ATOM_ICON2            1\n\n#define ATOM_CRT1             0\n#define ATOM_CRT2             1\n\n#define ATOM_TV_NTSC          1\n#define ATOM_TV_NTSCJ         2\n#define ATOM_TV_PAL           3\n#define ATOM_TV_PALM          4\n#define ATOM_TV_PALCN         5\n#define ATOM_TV_PALN          6\n#define ATOM_TV_PAL60         7\n#define ATOM_TV_SECAM         8\n#define ATOM_TV_CV            16\n\n#define ATOM_DAC1_PS2         1\n#define ATOM_DAC1_CV          2\n#define ATOM_DAC1_NTSC        3\n#define ATOM_DAC1_PAL         4\n\n#define ATOM_DAC2_PS2         ATOM_DAC1_PS2\n#define ATOM_DAC2_CV          ATOM_DAC1_CV\n#define ATOM_DAC2_NTSC        ATOM_DAC1_NTSC\n#define ATOM_DAC2_PAL         ATOM_DAC1_PAL\n \n#define ATOM_PM_ON            0\n#define ATOM_PM_STANDBY       1\n#define ATOM_PM_SUSPEND       2\n#define ATOM_PM_OFF           3\n\n/* Bit0:{=0:single, =1:dual},\n   Bit1 {=0:666RGB, =1:888RGB},\n   Bit2:3:{Grey level}\n   Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}*/\n\n#define ATOM_PANEL_MISC_DUAL               0x00000001\n#define ATOM_PANEL_MISC_888RGB             0x00000002\n#define ATOM_PANEL_MISC_GREY_LEVEL         0x0000000C\n#define ATOM_PANEL_MISC_FPDI               0x00000010\n#define ATOM_PANEL_MISC_GREY_LEVEL_SHIFT   2\n#define ATOM_PANEL_MISC_SPATIAL            0x00000020\n#define ATOM_PANEL_MISC_TEMPORAL           0x00000040\n#define ATOM_PANEL_MISC_API_ENABLED        0x00000080\n\n\n#define MEMTYPE_DDR1              \"DDR1\"\n#define MEMTYPE_DDR2              \"DDR2\"\n#define MEMTYPE_DDR3              \"DDR3\"\n#define MEMTYPE_DDR4              \"DDR4\"\n\n#define ASIC_BUS_TYPE_PCI         \"PCI\"\n#define ASIC_BUS_TYPE_AGP         \"AGP\"\n#define ASIC_BUS_TYPE_PCIE        \"PCI_EXPRESS\"\n\n/* Maximum size of that FireGL flag string */\n\n#define ATOM_FIREGL_FLAG_STRING     \"FGL\"             //Flag used to enable FireGL Support\n#define ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING  3        //sizeof( ATOM_FIREGL_FLAG_STRING )\n\n#define ATOM_FAKE_DESKTOP_STRING    \"DSK\"             //Flag used to enable mobile ASIC on Desktop\n#define ATOM_MAX_SIZE_OF_FAKE_DESKTOP_STRING  ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING \n\n#define ATOM_M54T_FLAG_STRING       \"M54T\"            //Flag used to enable M54T Support\n#define ATOM_MAX_SIZE_OF_M54T_FLAG_STRING    4        //sizeof( ATOM_M54T_FLAG_STRING )\n\n#define HW_ASSISTED_I2C_STATUS_FAILURE          2\n#define HW_ASSISTED_I2C_STATUS_SUCCESS          1\n\n#pragma pack(1)                                       /* BIOS data must use byte aligment */\n\n/*  Define offset to location of ROM header. */\n\n#define OFFSET_TO_POINTER_TO_ATOM_ROM_HEADER\t\t0x00000048L\n#define OFFSET_TO_ATOM_ROM_IMAGE_SIZE\t\t\t\t    0x00000002L\n\n#define OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE    0x94\n#define MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE   20    /* including the terminator 0x0! */\n#define\tOFFSET_TO_GET_ATOMBIOS_STRINGS_NUMBER\t\t0x002f\n#define\tOFFSET_TO_GET_ATOMBIOS_STRINGS_START\t\t0x006e\n\n/* Common header for all ROM Data tables.\n  Every table pointed  _ATOM_MASTER_DATA_TABLE has this common header. \n  And the pointer actually points to this header. */\n\ntypedef struct _ATOM_COMMON_TABLE_HEADER\n{\n  USHORT usStructureSize;\n  UCHAR  ucTableFormatRevision;   /*Change it when the Parser is not backward compatible */\n  UCHAR  ucTableContentRevision;  /*Change it only when the table needs to change but the firmware */\n                                  /*Image can't be updated, while Driver needs to carry the new table! */\n}ATOM_COMMON_TABLE_HEADER;\n\ntypedef struct _ATOM_ROM_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER\t\tsHeader;\n  UCHAR\t uaFirmWareSignature[4];    /*Signature to distinguish between Atombios and non-atombios, \n                                      atombios should init it as \"ATOM\", don't change the position */\n  USHORT usBiosRuntimeSegmentAddress;\n  USHORT usProtectedModeInfoOffset;\n  USHORT usConfigFilenameOffset;\n  USHORT usCRC_BlockOffset;\n  USHORT usBIOS_BootupMessageOffset;\n  USHORT usInt10Offset;\n  USHORT usPciBusDevInitCode;\n  USHORT usIoBaseAddress;\n  USHORT usSubsystemVendorID;\n  USHORT usSubsystemID;\n  USHORT usPCI_InfoOffset; \n  USHORT usMasterCommandTableOffset; /*Offset for SW to get all command table offsets, Don't change the position */\n  USHORT usMasterDataTableOffset;   /*Offset for SW to get all data table offsets, Don't change the position */\n  UCHAR  ucExtendedFunctionCode;\n  UCHAR  ucReserved;\n}ATOM_ROM_HEADER;\n\n/*==============================Command Table Portion==================================== */\n\n#ifdef\tUEFI_BUILD\n\t#define\tUTEMP\tUSHORT\n\t#define\tUSHORT\tvoid*\n#endif\n\ntypedef struct _ATOM_MASTER_LIST_OF_COMMAND_TABLES{\n  USHORT ASIC_Init;                              //Function Table, used by various SW components,latest version 1.1\n  USHORT GetDisplaySurfaceSize;                  //Atomic Table,  Used by Bios when enabling HW ICON\n  USHORT ASIC_RegistersInit;                     //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT VRAM_BlockVenderDetection;              //Atomic Table,  used only by Bios\n  USHORT DIGxEncoderControl;\t\t\t\t\t\t\t\t\t\t //Only used by Bios\n  USHORT MemoryControllerInit;                   //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT EnableCRTCMemReq;                       //Function Table,directly used by various SW components,latest version 2.1\n  USHORT MemoryParamAdjust; \t\t\t\t\t\t\t\t\t\t //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock if needed\n  USHORT DVOEncoderControl;                      //Function Table,directly used by various SW components,latest version 1.2\n  USHORT GPIOPinControl;\t\t\t\t\t\t\t\t\t\t\t\t //Atomic Table,  only used by Bios\n  USHORT SetEngineClock;                         //Function Table,directly used by various SW components,latest version 1.1\n  USHORT SetMemoryClock;                         //Function Table,directly used by various SW components,latest version 1.1\n  USHORT SetPixelClock;                          //Function Table,directly used by various SW components,latest version 1.2  \n  USHORT DynamicClockGating;                     //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT ResetMemoryDLL;                         //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT ResetMemoryDevice;                      //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT MemoryPLLInit;\n  USHORT AdjustDisplayPll;\t\t\t\t\t\t\t\t\t\t\t\t//only used by Bios\n  USHORT AdjustMemoryController;                 //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock                \n  USHORT EnableASIC_StaticPwrMgt;                //Atomic Table,  only used by Bios\n  USHORT ASIC_StaticPwrMgtStatusChange;          //Obsolete ,     only used by Bios   \n  USHORT DAC_LoadDetection;                      //Atomic Table,  directly used by various SW components,latest version 1.2  \n  USHORT LVTMAEncoderControl;                    //Atomic Table,directly used by various SW components,latest version 1.3\n  USHORT LCD1OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT DAC1EncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1  \n  USHORT DAC2EncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT DVOOutputControl;                       //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT CV1OutputControl;                       //Atomic Table,  Atomic Table,  Obsolete from Ry6xx, use DAC2 Output instead \n  USHORT GetConditionalGoldenSetting;            //only used by Bios\n  USHORT TVEncoderControl;                       //Function Table,directly used by various SW components,latest version 1.1\n  USHORT TMDSAEncoderControl;                    //Atomic Table,  directly used by various SW components,latest version 1.3\n  USHORT LVDSEncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.3\n  USHORT TV1OutputControl;                       //Atomic Table,  Obsolete from Ry6xx, use DAC2 Output instead\n  USHORT EnableScaler;                           //Atomic Table,  used only by Bios\n  USHORT BlankCRTC;                              //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableCRTC;                             //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT GetPixelClock;                          //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableVGA_Render;                       //Function Table,directly used by various SW components,latest version 1.1\n  USHORT GetSCLKOverMCLKRatio;                   //Atomic Table,  only used by Bios\n  USHORT SetCRTC_Timing;                         //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetCRTC_OverScan;                       //Atomic Table,  used by various SW components,latest version 1.1 \n  USHORT SetCRTC_Replication;                    //Atomic Table,  used only by Bios\n  USHORT SelectCRTC_Source;                      //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableGraphSurfaces;                    //Atomic Table,  used only by Bios\n  USHORT UpdateCRTC_DoubleBufferRegisters;\n  USHORT LUT_AutoFill;                           //Atomic Table,  only used by Bios\n  USHORT EnableHW_IconCursor;                    //Atomic Table,  only used by Bios\n  USHORT GetMemoryClock;                         //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT GetEngineClock;                         //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT SetCRTC_UsingDTDTiming;                 //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT ExternalEncoderControl;                 //Atomic Table,  directly used by various SW components,latest version 2.1\n  USHORT LVTMAOutputControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT VRAM_BlockDetectionByStrap;             //Atomic Table,  used only by Bios\n  USHORT MemoryCleanUp;                          //Atomic Table,  only used by Bios    \n  USHORT ProcessI2cChannelTransaction;           //Function Table,only used by Bios\n  USHORT WriteOneByteToHWAssistedI2C;            //Function Table,indirectly used by various SW components \n  USHORT ReadHWAssistedI2CStatus;                //Atomic Table,  indirectly used by various SW components\n  USHORT SpeedFanControl;                        //Function Table,indirectly used by various SW components,called from ASIC_Init\n  USHORT PowerConnectorDetection;                //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT MC_Synchronization;                     //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT ComputeMemoryEnginePLL;                 //Atomic Table,  indirectly used by various SW components,called from SetMemory/EngineClock\n  USHORT MemoryRefreshConversion;                //Atomic Table,  indirectly used by various SW components,called from SetMemory or SetEngineClock\n  USHORT VRAM_GetCurrentInfoBlock;               //Atomic Table,  used only by Bios\n  USHORT DynamicMemorySettings;                  //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT MemoryTraining;                         //Atomic Table,  used only by Bios\n  USHORT EnableSpreadSpectrumOnPPLL;             //Atomic Table,  directly used by various SW components,latest version 1.2\n  USHORT TMDSAOutputControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetVoltage;                             //Function Table,directly and/or indirectly used by various SW components,latest version 1.1\n  USHORT DAC1OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT DAC2OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetupHWAssistedI2CStatus;               //Function Table,only used by Bios, obsolete soon.Switch to use \"ReadEDIDFromHWAssistedI2C\"\n  USHORT ClockSource;                            //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT MemoryDeviceInit;                       //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT EnableYUV;                              //Atomic Table,  indirectly used by various SW components,called from EnableVGARender\n  USHORT DIG1EncoderControl;                     //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG2EncoderControl;                     //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG1TransmitterControl;                 //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG2TransmitterControl;\t               //Atomic Table,directly used by various SW components,latest version 1.1 \n  USHORT ProcessAuxChannelTransaction;\t\t\t\t\t //Function Table,only used by Bios\n  USHORT DPEncoderService;\t\t\t\t\t\t\t\t\t\t\t //Function Table,only used by Bios\n}ATOM_MASTER_LIST_OF_COMMAND_TABLES;   \n\n// For backward compatible \n#define ReadEDIDFromHWAssistedI2C                ProcessI2cChannelTransaction\n#define UNIPHYTransmitterControl\t\t\t\t\t\t     DIG1TransmitterControl\n#define LVTMATransmitterControl\t\t\t\t\t\t\t     DIG2TransmitterControl\n#define SetCRTC_DPM_State                        GetConditionalGoldenSetting\n#define SetUniphyInstance                        ASIC_StaticPwrMgtStatusChange\n#define HPDInterruptService                      ReadHWAssistedI2CStatus\n#define EnableVGA_Access                         GetSCLKOverMCLKRatio\n\ntypedef struct _ATOM_MASTER_COMMAND_TABLE\n{\n  ATOM_COMMON_TABLE_HEADER           sHeader;\n  ATOM_MASTER_LIST_OF_COMMAND_TABLES ListOfCommandTables;\n}ATOM_MASTER_COMMAND_TABLE;\n\n/****************************************************************************/\t\n// Structures used in every command table\n/****************************************************************************/\t\ntypedef struct _ATOM_TABLE_ATTRIBUTE\n{\n#if ATOM_BIG_ENDIAN\n  USHORT  UpdatedByUtility:1;         //[15]=Table updated by utility flag\n  USHORT  PS_SizeInBytes:7;           //[14:8]=Size of parameter space in Bytes (multiple of a dword), \n  USHORT  WS_SizeInBytes:8;           //[7:0]=Size of workspace in Bytes (in multiple of a dword), \n#else\n  USHORT  WS_SizeInBytes:8;           //[7:0]=Size of workspace in Bytes (in multiple of a dword), \n  USHORT  PS_SizeInBytes:7;           //[14:8]=Size of parameter space in Bytes (multiple of a dword), \n  USHORT  UpdatedByUtility:1;         //[15]=Table updated by utility flag\n#endif\n}ATOM_TABLE_ATTRIBUTE;\n\ntypedef union _ATOM_TABLE_ATTRIBUTE_ACCESS\n{\n  ATOM_TABLE_ATTRIBUTE sbfAccess;\n  USHORT               susAccess;\n}ATOM_TABLE_ATTRIBUTE_ACCESS;\n\n/****************************************************************************/\t\n// Common header for all command tables.\n// Every table pointed by _ATOM_MASTER_COMMAND_TABLE has this common header. \n// And the pointer actually points to this header.\n/****************************************************************************/\t\ntypedef struct _ATOM_COMMON_ROM_COMMAND_TABLE_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER CommonHeader;\n  ATOM_TABLE_ATTRIBUTE     TableAttribute;\t\n}ATOM_COMMON_ROM_COMMAND_TABLE_HEADER;\n\n/****************************************************************************/\t\n// Structures used by ComputeMemoryEnginePLLTable\n/****************************************************************************/\t\n#define COMPUTE_MEMORY_PLL_PARAM        1\n#define COMPUTE_ENGINE_PLL_PARAM        2\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n{\n  ULONG   ulClock;        //When returen, it's the re-calculated clock based on given Fb_div Post_Div and ref_div\n  UCHAR   ucAction;       //0:reserved //1:Memory //2:Engine  \n  UCHAR   ucReserved;     //may expand to return larger Fbdiv later\n  UCHAR   ucFbDiv;        //return value\n  UCHAR   ucPostDiv;      //return value\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2\n{\n  ULONG   ulClock;        //When return, [23:0] return real clock \n  UCHAR   ucAction;       //0:reserved;COMPUTE_MEMORY_PLL_PARAM:Memory;COMPUTE_ENGINE_PLL_PARAM:Engine. it return ref_div to be written to register\n  USHORT  usFbDiv;\t\t    //return Feedback value to be written to register\n  UCHAR   ucPostDiv;      //return post div to be written to register\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2;\n#define COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION   COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n\n\n#define SET_CLOCK_FREQ_MASK                     0x00FFFFFF  //Clock change tables only take bit [23:0] as the requested clock value\n#define USE_NON_BUS_CLOCK_MASK                  0x01000000  //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)\n#define USE_MEMORY_SELF_REFRESH_MASK            0x02000000\t//Only applicable to memory clock change, when set, using memory self refresh during clock transition\n#define SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE   0x04000000  //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change\n#define FIRST_TIME_CHANGE_CLOCK\t\t\t\t\t\t\t\t\t0x08000000\t//Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup\n#define SKIP_SW_PROGRAM_PLL\t\t\t\t\t\t\t\t\t\t\t0x10000000\t//Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL\n#define USE_SS_ENABLED_PIXEL_CLOCK  USE_NON_BUS_CLOCK_MASK\n\n#define b3USE_NON_BUS_CLOCK_MASK                  0x01       //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)\n#define b3USE_MEMORY_SELF_REFRESH                 0x02\t     //Only applicable to memory clock change, when set, using memory self refresh during clock transition\n#define b3SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE   0x04       //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change\n#define b3FIRST_TIME_CHANGE_CLOCK\t\t\t\t\t\t\t\t\t0x08       //Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup\n#define b3SKIP_SW_PROGRAM_PLL\t\t\t\t\t\t\t\t\t\t\t0x10\t\t\t //Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL\n\ntypedef struct _ATOM_COMPUTE_CLOCK_FREQ\n{\n#if ATOM_BIG_ENDIAN\n  ULONG ulComputeClockFlag:8;                 // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM\n  ULONG ulClockFreq:24;                       // in unit of 10kHz\n#else\n  ULONG ulClockFreq:24;                       // in unit of 10kHz\n  ULONG ulComputeClockFlag:8;                 // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM\n#endif\n}ATOM_COMPUTE_CLOCK_FREQ;\n\ntypedef struct _ATOM_S_MPLL_FB_DIVIDER\n{\n  USHORT usFbDivFrac;  \n  USHORT usFbDiv;  \n}ATOM_S_MPLL_FB_DIVIDER;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3\n{\n  union\n  {\n    ATOM_COMPUTE_CLOCK_FREQ  ulClock;         //Input Parameter\n    ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         //Output Parameter\n  };\n  UCHAR   ucRefDiv;                           //Output Parameter      \n  UCHAR   ucPostDiv;                          //Output Parameter      \n  UCHAR   ucCntlFlag;                         //Output Parameter      \n  UCHAR   ucReserved;\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3;\n\n// ucCntlFlag\n#define ATOM_PLL_CNTL_FLAG_PLL_POST_DIV_EN          1\n#define ATOM_PLL_CNTL_FLAG_MPLL_VCO_MODE            2\n#define ATOM_PLL_CNTL_FLAG_FRACTION_DISABLE         4\n#define ATOM_PLL_CNTL_FLAG_SPLL_ISPARE_9\t\t\t\t\t\t8\n\n\n// V4 are only used for APU which PLL outside GPU\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4\n{\n#if ATOM_BIG_ENDIAN\n  ULONG  ucPostDiv;          //return parameter: post divider which is used to program to register directly\n  ULONG  ulClock:24;         //Input= target clock, output = actual clock \n#else\n  ULONG  ulClock:24;         //Input= target clock, output = actual clock \n  ULONG  ucPostDiv;          //return parameter: post divider which is used to program to register directly\n#endif\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4;\n\ntypedef struct _DYNAMICE_MEMORY_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulReserved[2];\n}DYNAMICE_MEMORY_SETTINGS_PARAMETER;\n\ntypedef struct _DYNAMICE_ENGINE_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulMemoryClock;\n  ULONG ulReserved;\n}DYNAMICE_ENGINE_SETTINGS_PARAMETER;\n\n/****************************************************************************/\t\n// Structures used by SetEngineClockTable\n/****************************************************************************/\t\ntypedef struct _SET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulTargetEngineClock;          //In 10Khz unit\n}SET_ENGINE_CLOCK_PARAMETERS;\n\ntypedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetEngineClock;          //In 10Khz unit\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_ENGINE_CLOCK_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by SetMemoryClockTable\n/****************************************************************************/\t\ntypedef struct _SET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n}SET_MEMORY_CLOCK_PARAMETERS;\n\ntypedef struct _SET_MEMORY_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_MEMORY_CLOCK_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by ASIC_Init.ctb\n/****************************************************************************/\t\ntypedef struct _ASIC_INIT_PARAMETERS\n{\n  ULONG ulDefaultEngineClock;         //In 10Khz unit\n  ULONG ulDefaultMemoryClock;         //In 10Khz unit\n}ASIC_INIT_PARAMETERS;\n\ntypedef struct _ASIC_INIT_PS_ALLOCATION\n{\n  ASIC_INIT_PARAMETERS sASICInitClocks;\n  SET_ENGINE_CLOCK_PS_ALLOCATION sReserved; //Caller doesn't need to init this structure\n}ASIC_INIT_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structure used by DynamicClockGatingTable.ctb\n/****************************************************************************/\t\ntypedef struct _DYNAMIC_CLOCK_GATING_PARAMETERS \n{\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR ucPadding[3];\n}DYNAMIC_CLOCK_GATING_PARAMETERS;\n#define  DYNAMIC_CLOCK_GATING_PS_ALLOCATION  DYNAMIC_CLOCK_GATING_PARAMETERS\n\n/****************************************************************************/\t\n// Structure used by EnableASIC_StaticPwrMgtTable.ctb\n/****************************************************************************/\t\ntypedef struct _ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n{\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR ucPadding[3];\n}ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS;\n#define ENABLE_ASIC_STATIC_PWR_MGT_PS_ALLOCATION  ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by DAC_LoadDetectionTable.ctb\n/****************************************************************************/\t\ntypedef struct _DAC_LOAD_DETECTION_PARAMETERS\n{\n  USHORT usDeviceID;                  //{ATOM_DEVICE_CRTx_SUPPORT,ATOM_DEVICE_TVx_SUPPORT,ATOM_DEVICE_CVx_SUPPORT}\n  UCHAR  ucDacType;                   //{ATOM_DAC_A,ATOM_DAC_B, ATOM_EXT_DAC}\n  UCHAR  ucMisc;\t\t\t\t\t\t\t\t\t\t\t//Valid only when table revision =1.3 and above\n}DAC_LOAD_DETECTION_PARAMETERS;\n\n// DAC_LOAD_DETECTION_PARAMETERS.ucMisc\n#define DAC_LOAD_MISC_YPrPb\t\t\t\t\t\t0x01\n\ntypedef struct _DAC_LOAD_DETECTION_PS_ALLOCATION\n{\n  DAC_LOAD_DETECTION_PARAMETERS            sDacload;\n  ULONG                                    Reserved[2];// Don't set this one, allocation for EXT DAC\n}DAC_LOAD_DETECTION_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by DAC1EncoderControlTable.ctb and DAC2EncoderControlTable.ctb\n/****************************************************************************/\t\ntypedef struct _DAC_ENCODER_CONTROL_PARAMETERS \n{\n  USHORT usPixelClock;                // in 10KHz; for bios convenient\n  UCHAR  ucDacStandard;               // See definition of ATOM_DACx_xxx, For DEC3.0, bit 7 used as internal flag to indicate DAC2 (==1) or DAC1 (==0)\n  UCHAR  ucAction;                    // 0: turn off encoder\n                                      // 1: setup and turn on encoder\n                                      // 7: ATOM_ENCODER_INIT Initialize DAC\n}DAC_ENCODER_CONTROL_PARAMETERS;\n\n#define DAC_ENCODER_CONTROL_PS_ALLOCATION  DAC_ENCODER_CONTROL_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by DIG1EncoderControlTable\n//                    DIG2EncoderControlTable\n//                    ExternalEncoderControlTable\n/****************************************************************************/\t\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n  UCHAR  ucConfig;\t\t  \n                            // [2] Link Select:\n                            // =0: PHY linkA if bfLane<3\n                            // =1: PHY linkB if bfLanes<3\n                            // =0: PHY linkA+B if bfLanes=3\n                            // [3] Transmitter Sel\n                            // =0: UNIPHY or PCIEPHY\n                            // =1: LVTMA \t\t\t\t\t\n  UCHAR ucAction;           // =0: turn off encoder\t\t\t\t\t\n                            // =1: turn on encoder\t\t\t\n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucReserved[2];\n}DIG_ENCODER_CONTROL_PARAMETERS;\n#define DIG_ENCODER_CONTROL_PS_ALLOCATION\t\t\t  DIG_ENCODER_CONTROL_PARAMETERS\n#define EXTERNAL_ENCODER_CONTROL_PARAMETER\t\t\tDIG_ENCODER_CONTROL_PARAMETERS\n\n//ucConfig\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_MASK\t\t\t\t0x01\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_1_62GHZ\t\t0x00\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ\t\t0x01\n#define ATOM_ENCODER_CONFIG_LINK_SEL_MASK\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_LINKA\t\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_LINKB\t\t\t\t\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_LINKA_B\t\t\t\t\t\t\t  ATOM_TRANSMITTER_CONFIG_LINKA\n#define ATOM_ENCODER_CONFIG_LINKB_A\t\t\t\t\t\t\t  ATOM_ENCODER_CONFIG_LINKB\n#define ATOM_ENCODER_CONFIG_TRANSMITTER_SEL_MASK\t0x08\n#define ATOM_ENCODER_CONFIG_UNIPHY\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_LVTMA\t\t\t\t\t\t\t\t  0x08\n#define ATOM_ENCODER_CONFIG_TRANSMITTER1\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_TRANSMITTER2\t\t\t\t  0x08\n#define ATOM_ENCODER_CONFIG_DIGB\t\t\t\t\t\t\t\t  0x80\t\t\t// VBIOS Internal use, outside SW should set this bit=0\n// ucAction\n// ATOM_ENABLE:  Enable Encoder\n// ATOM_DISABLE: Disable Encoder\n\n//ucEncoderMode\n#define ATOM_ENCODER_MODE_DP\t\t\t\t\t\t\t\t\t\t\t0\n#define ATOM_ENCODER_MODE_LVDS\t\t\t\t\t\t\t\t\t\t1\n#define ATOM_ENCODER_MODE_DVI\t\t\t\t\t\t\t\t\t\t\t2\n#define ATOM_ENCODER_MODE_HDMI\t\t\t\t\t\t\t\t\t\t3\n#define ATOM_ENCODER_MODE_SDVO\t\t\t\t\t\t\t\t\t\t4\n#define ATOM_ENCODER_MODE_DP_AUDIO                5\n#define ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t\t13\n#define ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t\t14\n#define ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t\t15\n\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:2;\n    UCHAR ucTransmitterSel:2;     // =0: UniphyAB, =1: UniphyCD  =2: UniphyEF\n    UCHAR ucLinkSel:1;            // =0: linkA/C/E =1: linkB/D/F\n    UCHAR ucReserved:1;\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n#else\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n    UCHAR ucReserved:1;\n    UCHAR ucLinkSel:1;            // =0: linkA/C/E =1: linkB/D/F\n    UCHAR ucTransmitterSel:2;     // =0: UniphyAB, =1: UniphyCD  =2: UniphyEF\n    UCHAR ucReserved1:2;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V2;\n\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;      // in 10KHz; for bios convenient\n  ATOM_DIG_ENCODER_CONFIG_V2 acConfig;\n  UCHAR ucAction;                                       \n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucStatus;           // = DP_LINK_TRAINING_COMPLETE or DP_LINK_TRAINING_INCOMPLETE, only used by VBIOS with command ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS\n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V2;\n\n//ucConfig\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_MASK\t\t\t\t0x01\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_1_62GHZ\t\t  0x00\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_2_70GHZ\t\t  0x01\n#define ATOM_ENCODER_CONFIG_V2_LINK_SEL_MASK\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_V2_LINKA\t\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_V2_LINKB\t\t\t\t\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER_SEL_MASK\t  0x18\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER1\t\t\t\t    0x00\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER2\t\t\t\t    0x08\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER3\t\t\t\t    0x10\n\n// ucAction:\n// ATOM_DISABLE\n// ATOM_ENABLE\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_START       0x08\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1    0x09\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2    0x0a\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE    0x0b\n#define ATOM_ENCODER_CMD_DP_VIDEO_OFF                 0x0c\n#define ATOM_ENCODER_CMD_DP_VIDEO_ON                  0x0d\n#define ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS    0x0e\n#define ATOM_ENCODER_CMD_SETUP                        0x0f\n\n// ucStatus\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_COMPLETE    0x10\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_INCOMPLETE  0x00\n\n// Following function ENABLE sub-function will be used by driver when TMDS/HDMI/LVDS is used, disable function will be used by driver\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:1;\n    UCHAR ucDigSel:3;             // =0: DIGA/B/C/D/E/F\n    UCHAR ucReserved:3;\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n#else\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n    UCHAR ucReserved:3;\n    UCHAR ucDigSel:3;             // =0: DIGA/B/C/D/E/F\n    UCHAR ucReserved1:1;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V3;\n\n#define ATOM_ENCODER_CONFIG_V3_ENCODER_SEL\t\t\t\t\t  0x70\n\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock;      // in 10KHz; for bios convenient\n  ATOM_DIG_ENCODER_CONFIG_V3 acConfig;\n  UCHAR ucAction;                              \n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n                            // =5: DP audio\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucBitPerColor;      // only valid for DP mode when ucAction = ATOM_ENCODER_CMD_SETUP\n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V3;\n\n\n// define ucBitPerColor: \n#define PANEL_BPC_UNDEFINE                               0x00\n#define PANEL_6BIT_PER_COLOR                             0x01 \n#define PANEL_8BIT_PER_COLOR                             0x02\n#define PANEL_10BIT_PER_COLOR                            0x03\n#define PANEL_12BIT_PER_COLOR                            0x04\n#define PANEL_16BIT_PER_COLOR                            0x05\n\n/****************************************************************************/\t\n// Structures used by UNIPHYTransmitterControlTable\n//                    LVTMATransmitterControlTable\n//                    DVOOutputControlTable\n/****************************************************************************/\t\ntypedef struct _ATOM_DP_VS_MODE\n{\n  UCHAR ucLaneSel;\n  UCHAR ucLaneSet;\n}ATOM_DP_VS_MODE;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS\n{\n\tunion\n\t{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\tUSHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n  ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  UCHAR ucConfig;\n\t\t\t\t\t\t\t\t\t\t\t\t\t// [0]=0: 4 lane Link,      \n\t\t\t\t\t\t\t\t\t\t\t\t\t//    =1: 8 lane Link ( Dual Links TMDS ) \n                          // [1]=0: InCoherent mode   \n\t\t\t\t\t\t\t\t\t\t\t\t\t//    =1: Coherent Mode\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t// [2] Link Select:\n  \t\t\t\t\t\t\t\t\t\t\t\t// =0: PHY linkA   if bfLane<3\n\t\t\t\t\t\t\t\t\t\t\t\t\t// =1: PHY linkB   if bfLanes<3\n\t\t  \t\t\t\t\t\t\t\t\t\t// =0: PHY linkA+B if bfLanes=3\t\t\n                          // [5:4]PCIE lane Sel\n                          // =0: lane 0~3 or 0~7\n                          // =1: lane 4~7\n                          // =2: lane 8~11 or 8~15\n                          // =3: lane 12~15 \n\tUCHAR ucAction;\t\t\t\t  // =0: turn off encoder\t\t\t\t\t\n\t                        // =1: turn on encoder\t\t\t\n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS;\n\n#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION\t\tDIG_TRANSMITTER_CONTROL_PARAMETERS\t\t\t\t\t\n\n//ucInitInfo\n#define ATOM_TRAMITTER_INITINFO_CONNECTOR_MASK\t0x00ff\t\t\t\n\n//ucConfig \n#define ATOM_TRANSMITTER_CONFIG_8LANE_LINK\t\t\t0x01\n#define ATOM_TRANSMITTER_CONFIG_COHERENT\t\t\t\t0x02\n#define ATOM_TRANSMITTER_CONFIG_LINK_SEL_MASK\t\t0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA\t\t\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LINKB\t\t\t\t\t\t0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA_B\t\t\t\t\t0x00\t\t\t\n#define ATOM_TRANSMITTER_CONFIG_LINKB_A\t\t\t\t\t0x04\n\n#define ATOM_TRANSMITTER_CONFIG_ENCODER_SEL_MASK\t0x08\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n#define ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER\t\t0x00\t\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n#define ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER\t\t0x08\t\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_MASK\t\t\t0x30\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PCIE\t\t\t0x20\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_XTALIN\t\t0x30\n#define ATOM_TRANSMITTER_CONFIG_LANE_SEL_MASK\t\t0xc0\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_3\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_7\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_4_7\t\t\t\t0x40\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_11\t\t\t\t0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_15\t\t\t\t0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_12_15\t\t\t0xc0\n\n//ucAction\n#define ATOM_TRANSMITTER_ACTION_DISABLE\t\t\t\t\t       0\n#define ATOM_TRANSMITTER_ACTION_ENABLE\t\t\t\t\t       1\n#define ATOM_TRANSMITTER_ACTION_LCD_BLOFF\t\t\t\t       2\n#define ATOM_TRANSMITTER_ACTION_LCD_BLON\t\t\t\t       3\n#define ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL  4\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START\t\t 5\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP\t\t\t 6\n#define ATOM_TRANSMITTER_ACTION_INIT\t\t\t\t\t\t       7\n#define ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT\t       8\n#define ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT\t\t       9\n#define ATOM_TRANSMITTER_ACTION_SETUP\t\t\t\t\t\t       10\n#define ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH           11\n#define ATOM_TRANSMITTER_ACTION_POWER_ON               12\n#define ATOM_TRANSMITTER_ACTION_POWER_OFF              13\n\n// Following are used for DigTransmitterControlTable ver1.2\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n  UCHAR ucReserved:1;               \n  UCHAR fDPConnector:1;             //bit4=0: DP connector  =1: None DP connector\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n#else\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )\n  UCHAR fDPConnector:1;             //bit4=0: DP connector  =1: None DP connector\n  UCHAR ucReserved:1;               \n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V2;\n\n//ucConfig \n//Bit0\n#define ATOM_TRANSMITTER_CONFIG_V2_DUAL_LINK_CONNECTOR\t\t\t0x01\n\n//Bit1\n#define ATOM_TRANSMITTER_CONFIG_V2_COHERENT\t\t\t\t          0x02\n\n//Bit2\n#define ATOM_TRANSMITTER_CONFIG_V2_LINK_SEL_MASK\t\t        0x04\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKA  \t\t\t            0x00\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKB\t\t\t\t            0x04\n\n// Bit3\n#define ATOM_TRANSMITTER_CONFIG_V2_ENCODER_SEL_MASK\t        0x08\n#define ATOM_TRANSMITTER_CONFIG_V2_DIG1_ENCODER\t\t          0x00\t\t\t\t// only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP\n#define ATOM_TRANSMITTER_CONFIG_V2_DIG2_ENCODER\t\t          0x08\t\t\t\t// only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP\n\n// Bit4\n#define ATOM_TRASMITTER_CONFIG_V2_DP_CONNECTOR\t\t\t        0x10\n\n// Bit7:6\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER1           \t0x00\t//AB\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER2           \t0x40\t//CD\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER3           \t0x80\t//EF\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V2\n{\n\tunion\n\t{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\tUSHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n  ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  ATOM_DIG_TRANSMITTER_CONFIG_V2 acConfig;\n\tUCHAR ucAction;\t\t\t\t  // define as ATOM_TRANSMITER_ACTION_XXX\n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V2;\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n  UCHAR ucRefClkSource:2;           //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n#else\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F\n  UCHAR ucRefClkSource:2;           //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V3;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V3\n{\n\tunion\n\t{\n    USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\t  USHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n    ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  ATOM_DIG_TRANSMITTER_CONFIG_V3 acConfig;\n\tUCHAR ucAction;\t\t\t\t    // define as ATOM_TRANSMITER_ACTION_XXX\n  UCHAR ucLaneNum;\n  UCHAR ucReserved[3];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V3;\n\n//ucConfig \n//Bit0\n#define ATOM_TRANSMITTER_CONFIG_V3_DUAL_LINK_CONNECTOR\t\t\t0x01\n\n//Bit1\n#define ATOM_TRANSMITTER_CONFIG_V3_COHERENT\t\t\t\t          0x02\n\n//Bit2\n#define ATOM_TRANSMITTER_CONFIG_V3_LINK_SEL_MASK\t\t        0x04\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKA  \t\t\t            0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKB\t\t\t\t            0x04\n\n// Bit3\n#define ATOM_TRANSMITTER_CONFIG_V3_ENCODER_SEL_MASK\t        0x08\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG1_ENCODER\t\t          0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG2_ENCODER\t\t          0x08\n\n// Bit5:4\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SEL_MASK \t        0x30\n#define ATOM_TRASMITTER_CONFIG_V3_P1PLL          \t\t        0x00\n#define ATOM_TRASMITTER_CONFIG_V3_P2PLL\t\t                  0x10\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SRC_EXT            0x20\n\n// Bit7:6\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER1           \t0x00\t//AB\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER2           \t0x40\t//CD\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER3           \t0x80\t//EF\n\n/****************************************************************************/\t\n// Structures used by DAC1OuputControlTable\n//                    DAC2OuputControlTable\n//                    LVTMAOutputControlTable  (Before DEC30)\n//                    TMDSAOutputControlTable  (Before DEC30)\n/****************************************************************************/\t\ntypedef struct _DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n{\n  UCHAR  ucAction;                    // Possible input:ATOM_ENABLE||ATOMDISABLE\n                                      // When the display is LCD, in addition to above:\n                                      // ATOM_LCD_BLOFF|| ATOM_LCD_BLON ||ATOM_LCD_BL_BRIGHTNESS_CONTROL||ATOM_LCD_SELFTEST_START||\n                                      // ATOM_LCD_SELFTEST_STOP\n                                      \n  UCHAR  aucPadding[3];               // padding to DWORD aligned\n}DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS;\n\n#define DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n\n\n#define CRT1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS \n#define CRT1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CRT2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS \n#define CRT2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define CV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define TV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define TV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define LCD1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define LCD1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DVO_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DVO_OUTPUT_CONTROL_PS_ALLOCATION   DIG_TRANSMITTER_CONTROL_PS_ALLOCATION\n#define DVO_OUTPUT_CONTROL_PARAMETERS_V3\t DIG_TRANSMITTER_CONTROL_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by BlankCRTCTable\n/****************************************************************************/\t\ntypedef struct _BLANK_CRTC_PARAMETERS\n{\n  UCHAR  ucCRTC;                    \t// ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR  ucBlanking;                  // ATOM_BLANKING or ATOM_BLANKINGOFF\n  USHORT usBlackColorRCr;\n  USHORT usBlackColorGY;\n  USHORT usBlackColorBCb;\n}BLANK_CRTC_PARAMETERS;\n#define BLANK_CRTC_PS_ALLOCATION    BLANK_CRTC_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by EnableCRTCTable\n//                    EnableCRTCMemReqTable\n//                    UpdateCRTC_DoubleBufferRegistersTable\n/****************************************************************************/\t\ntypedef struct _ENABLE_CRTC_PARAMETERS\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE \n  UCHAR ucPadding[2];\n}ENABLE_CRTC_PARAMETERS;\n#define ENABLE_CRTC_PS_ALLOCATION   ENABLE_CRTC_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SetCRTC_OverScanTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_OVERSCAN_PARAMETERS\n{\n  USHORT usOverscanRight;             // right\n  USHORT usOverscanLeft;              // left\n  USHORT usOverscanBottom;            // bottom\n  USHORT usOverscanTop;               // top\n  UCHAR  ucCRTC;                      // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR  ucPadding[3];\n}SET_CRTC_OVERSCAN_PARAMETERS;\n#define SET_CRTC_OVERSCAN_PS_ALLOCATION  SET_CRTC_OVERSCAN_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SetCRTC_ReplicationTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_REPLICATION_PARAMETERS\n{\n  UCHAR ucH_Replication;              // horizontal replication\n  UCHAR ucV_Replication;              // vertical replication\n  UCHAR usCRTC;                       // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucPadding;\n}SET_CRTC_REPLICATION_PARAMETERS;\n#define SET_CRTC_REPLICATION_PS_ALLOCATION  SET_CRTC_REPLICATION_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SelectCRTC_SourceTable\n/****************************************************************************/\t\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucDevice;                     // ATOM_DEVICE_CRT1|ATOM_DEVICE_CRT2|....\n  UCHAR ucPadding[2];\n}SELECT_CRTC_SOURCE_PARAMETERS;\n#define SELECT_CRTC_SOURCE_PS_ALLOCATION  SELECT_CRTC_SOURCE_PARAMETERS\n\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V2\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucEncoderID;                  // DAC1/DAC2/TVOUT/DIG1/DIG2/DVO\n  UCHAR ucEncodeMode;\t\t\t\t\t\t\t\t\t// Encoding mode, only valid when using DIG1/DIG2/DVO\n  UCHAR ucPadding;\n}SELECT_CRTC_SOURCE_PARAMETERS_V2;\n\n//ucEncoderID\n//#define ASIC_INT_DAC1_ENCODER_ID    \t\t\t\t\t\t0x00 \n//#define ASIC_INT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t0x02\n//#define ASIC_INT_DIG1_ENCODER_ID\t\t\t\t\t\t\t\t0x03\n//#define ASIC_INT_DAC2_ENCODER_ID\t\t\t\t\t\t\t\t0x04\n//#define ASIC_EXT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t0x06\n//#define ASIC_INT_DVO_ENCODER_ID\t\t\t\t\t\t\t\t\t0x07\n//#define ASIC_INT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t0x09\n//#define ASIC_EXT_DIG_ENCODER_ID\t\t\t\t\t\t\t\t\t0x05\n\n//ucEncodeMode\n//#define ATOM_ENCODER_MODE_DP\t\t\t\t\t\t\t\t\t\t0\n//#define ATOM_ENCODER_MODE_LVDS\t\t\t\t\t\t\t\t\t1\n//#define ATOM_ENCODER_MODE_DVI\t\t\t\t\t\t\t\t\t\t2\n//#define ATOM_ENCODER_MODE_HDMI\t\t\t\t\t\t\t\t\t3\n//#define ATOM_ENCODER_MODE_SDVO\t\t\t\t\t\t\t\t\t4\n//#define ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t13\n//#define ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t14\n//#define ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t15\n\n/****************************************************************************/\t\n// Structures used by SetPixelClockTable\n//                    GetPixelClockTable \n/****************************************************************************/\t\n//Major revision=1., Minor revision=1\ntypedef struct _PIXEL_CLOCK_PARAMETERS\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucRefDivSrc;                 // ATOM_PJITTER or ATO_NONPJITTER\n  UCHAR  ucCRTC;                      // Which CRTC uses this Ppll\n  UCHAR  ucPadding;\n}PIXEL_CLOCK_PARAMETERS;\n\n//Major revision=1., Minor revision=2, add ucMiscIfno\n//ucMiscInfo:\n#define MISC_FORCE_REPROG_PIXEL_CLOCK 0x1\n#define MISC_DEVICE_INDEX_MASK        0xF0\n#define MISC_DEVICE_INDEX_SHIFT       4\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V2\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucRefDivSrc;                 // ATOM_PJITTER or ATO_NONPJITTER\n  UCHAR  ucCRTC;                      // Which CRTC uses this Ppll\n  UCHAR  ucMiscInfo;                  // Different bits for different purpose, bit [7:4] as device index, bit[0]=Force prog\n}PIXEL_CLOCK_PARAMETERS_V2;\n\n//Major revision=1., Minor revision=3, structure/definition change\n//ucEncoderMode:\n//ATOM_ENCODER_MODE_DP\n//ATOM_ENOCDER_MODE_LVDS\n//ATOM_ENOCDER_MODE_DVI\n//ATOM_ENOCDER_MODE_HDMI\n//ATOM_ENOCDER_MODE_SDVO\n//ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t13\n//ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t14\n//ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t15\n\n//ucDVOConfig\n//#define DVO_ENCODER_CONFIG_RATE_SEL\t\t\t\t\t\t\t0x01\n//#define DVO_ENCODER_CONFIG_DDR_SPEED\t\t\t\t\t\t0x00\n//#define DVO_ENCODER_CONFIG_SDR_SPEED\t\t\t\t\t\t0x01\n//#define DVO_ENCODER_CONFIG_OUTPUT_SEL\t\t\t\t\t\t0x0c\n//#define DVO_ENCODER_CONFIG_LOW12BIT\t\t\t\t\t\t\t0x00\n//#define DVO_ENCODER_CONFIG_UPPER12BIT\t\t\t\t\t\t0x04\n//#define DVO_ENCODER_CONFIG_24BIT\t\t\t\t\t\t\t\t0x08\n\n//ucMiscInfo: also changed, see below\n#define PIXEL_CLOCK_MISC_FORCE_PROG_PPLL\t\t\t\t\t\t0x01\n#define PIXEL_CLOCK_MISC_VGA_MODE\t\t\t\t\t\t\t\t\t\t0x02\n#define PIXEL_CLOCK_MISC_CRTC_SEL_MASK\t\t\t\t\t\t\t0x04\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1\t\t\t\t\t\t\t0x00\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2\t\t\t\t\t\t\t0x04\n#define PIXEL_CLOCK_MISC_USE_ENGINE_FOR_DISPCLK\t\t\t0x08\n#define PIXEL_CLOCK_MISC_REF_DIV_SRC                    0x10\n// V1.4 for RoadRunner\n#define PIXEL_CLOCK_V4_MISC_SS_ENABLE               0x10\n#define PIXEL_CLOCK_V4_MISC_COHERENT_MODE           0x20\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V3\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL. For VGA PPLL,make sure this value is not 0.\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucTransmitterId;             // graphic encoder id defined in objectId.h\n\tunion\n\t{\n  UCHAR  ucEncoderMode;               // encoder type defined as ATOM_ENCODER_MODE_DP/DVI/HDMI/\n\tUCHAR  ucDVOConfig;\t\t\t\t\t\t\t\t\t// when use DVO, need to know SDR/DDR, 12bit or 24bit\n\t};\n  UCHAR  ucMiscInfo;                  // bit[0]=Force program, bit[1]= set pclk for VGA, b[2]= CRTC sel\n                                      // bit[3]=0:use PPLL for dispclk source, =1: use engine clock for dispclock source\n                                      // bit[4]=0:use XTALIN as the source of reference divider,=1 use the pre-defined clock as the source of reference divider\n}PIXEL_CLOCK_PARAMETERS_V3;\n\n#define PIXEL_CLOCK_PARAMETERS_LAST\t\t\tPIXEL_CLOCK_PARAMETERS_V2\n#define GET_PIXEL_CLOCK_PS_ALLOCATION\t\tPIXEL_CLOCK_PARAMETERS_LAST\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V5\n{\n  UCHAR  ucCRTC;             // ATOM_CRTC1~6, indicate the CRTC controller to \n                             // drive the pixel clock. not used for DCPLL case.\n  union{\n  UCHAR  ucReserved;\n  UCHAR  ucFracFbDiv;        // [gphan] temporary to prevent build problem.  remove it after driver code is changed.\n  };\n  USHORT usPixelClock;       // target the pixel clock to drive the CRTC timing\n                             // 0 means disable PPLL/DCPLL. \n  USHORT usFbDiv;            // feedback divider integer part. \n  UCHAR  ucPostDiv;          // post divider. \n  UCHAR  ucRefDiv;           // Reference divider\n  UCHAR  ucPpll;             // ATOM_PPLL1/ATOM_PPLL2/ATOM_DCPLL\n  UCHAR  ucTransmitterID;    // ASIC encoder id defined in objectId.h, \n                             // indicate which graphic encoder will be used. \n  UCHAR  ucEncoderMode;      // Encoder mode: \n  UCHAR  ucMiscInfo;         // bit[0]= Force program PPLL \n                             // bit[1]= when VGA timing is used. \n                             // bit[3:2]= HDMI panel bit depth: =0: 24bpp =1:30bpp, =2:32bpp\n                             // bit[4]= RefClock source for PPLL. \n                             // =0: XTLAIN( default mode )\n\t                           // =1: other external clock source, which is pre-defined\n                             //     by VBIOS depend on the feature required.\n                             // bit[7:5]: reserved.\n  ULONG  ulFbDivDecFrac;     // 20 bit feedback divider decimal fraction part, range from 1~999999 ( 0.000001 to 0.999999 )\n\n}PIXEL_CLOCK_PARAMETERS_V5;\n\n#define PIXEL_CLOCK_V5_MISC_FORCE_PROG_PPLL\t\t\t\t\t0x01\n#define PIXEL_CLOCK_V5_MISC_VGA_MODE\t\t\t\t\t\t\t\t0x02\n#define PIXEL_CLOCK_V5_MISC_HDMI_BPP_MASK           0x0c\n#define PIXEL_CLOCK_V5_MISC_HDMI_24BPP              0x00\n#define PIXEL_CLOCK_V5_MISC_HDMI_30BPP              0x04\n#define PIXEL_CLOCK_V5_MISC_HDMI_32BPP              0x08\n#define PIXEL_CLOCK_V5_MISC_REF_DIV_SRC             0x10\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2\n{\n  PIXEL_CLOCK_PARAMETERS_V3 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2\n{\n  UCHAR  ucStatus;\n  UCHAR  ucRefDivSrc;                 // =1: reference clock source from XTALIN, =0: source from PCIE ref clock\n  UCHAR  ucReserved[2];\n}GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3\n{\n  PIXEL_CLOCK_PARAMETERS_V5 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3;\n\n/****************************************************************************/\t\n// Structures used by AdjustDisplayPllTable\n/****************************************************************************/\t\ntypedef struct _ADJUST_DISPLAY_PLL_PARAMETERS\n{\n\tUSHORT usPixelClock;\n\tUCHAR ucTransmitterID;\n\tUCHAR ucEncodeMode;\n\tunion\n\t{\n\t\tUCHAR ucDVOConfig;\t\t\t\t\t\t\t\t\t//if DVO, need passing link rate and output 12bitlow or 24bit\n\t\tUCHAR ucConfig;\t\t\t\t\t\t\t\t\t\t\t//if none DVO, not defined yet\n\t};\n\tUCHAR ucReserved[3];\n}ADJUST_DISPLAY_PLL_PARAMETERS;\n\n#define ADJUST_DISPLAY_CONFIG_SS_ENABLE       0x10\n#define ADJUST_DISPLAY_PLL_PS_ALLOCATION\t\t\tADJUST_DISPLAY_PLL_PARAMETERS\n\ntypedef struct _ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3\n{\n\tUSHORT usPixelClock;                    // target pixel clock\n\tUCHAR ucTransmitterID;                  // transmitter id defined in objectid.h\n\tUCHAR ucEncodeMode;                     // encoder mode: CRT, LVDS, DP, TMDS or HDMI\n  UCHAR ucDispPllConfig;                 // display pll configure parameter defined as following DISPPLL_CONFIG_XXXX\n\tUCHAR ucReserved[3];\n}ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3;\n\n// usDispPllConfig v1.2 for RoadRunner\n#define DISPPLL_CONFIG_DVO_RATE_SEL                0x0001     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_DDR_SPEED               0x0000     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_SDR_SPEED               0x0001     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_OUTPUT_SEL              0x000c     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_LOW12BIT                0x0000     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_UPPER12BIT              0x0004     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_24BIT                   0x0008     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_SS_ENABLE                   0x0010     // Only used when ucEncoderMode = DP or LVDS\n#define DISPPLL_CONFIG_COHERENT_MODE               0x0020     // Only used when ucEncoderMode = TMDS or HDMI\n#define DISPPLL_CONFIG_DUAL_LINK                   0x0040     // Only used when ucEncoderMode = TMDS or LVDS\n\n\ntypedef struct _ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3\n{\n  ULONG ulDispPllFreq;                 // return display PPLL freq which is used to generate the pixclock, and related idclk, symclk etc\n  UCHAR ucRefDiv;                      // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider and post_div ( if it is not given )\n  UCHAR ucPostDiv;                     // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider\n  UCHAR ucReserved[2];  \n}ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3;\n\ntypedef struct _ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3\n{\n  union \n  {\n    ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3  sInput;\n    ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 sOutput;\n  };\n} ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3;\n\n/****************************************************************************/\t\n// Structures used by EnableYUVTable\n/****************************************************************************/\t\ntypedef struct _ENABLE_YUV_PARAMETERS\n{\n  UCHAR ucEnable;                     // ATOM_ENABLE:Enable YUV or ATOM_DISABLE:Disable YUV (RGB)\n  UCHAR ucCRTC;                       // Which CRTC needs this YUV or RGB format\n  UCHAR ucPadding[2];\n}ENABLE_YUV_PARAMETERS;\n#define ENABLE_YUV_PS_ALLOCATION ENABLE_YUV_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by GetMemoryClockTable\n/****************************************************************************/\t\ntypedef struct _GET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulReturnMemoryClock;          // current memory speed in 10KHz unit\n} GET_MEMORY_CLOCK_PARAMETERS;\n#define GET_MEMORY_CLOCK_PS_ALLOCATION  GET_MEMORY_CLOCK_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by GetEngineClockTable\n/****************************************************************************/\t\ntypedef struct _GET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulReturnEngineClock;          // current engine speed in 10KHz unit\n} GET_ENGINE_CLOCK_PARAMETERS;\n#define GET_ENGINE_CLOCK_PS_ALLOCATION  GET_ENGINE_CLOCK_PARAMETERS\n\n/****************************************************************************/\t\n// Following Structures and constant may be obsolete\n/****************************************************************************/\t\n//Maxium 8 bytes,the data read in will be placed in the parameter space.\n//Read operaion successeful when the paramter space is non-zero, otherwise read operation failed\ntypedef struct _READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  USHORT    usVRAMAddress;      //Adress in Frame Buffer where to pace raw EDID\n  USHORT    usStatus;           //When use output: lower byte EDID checksum, high byte hardware status\n                                //WHen use input:  lower byte as 'byte to read':currently limited to 128byte or 1byte\n  UCHAR     ucSlaveAddr;        //Read from which slave\n  UCHAR     ucLineNumber;       //Read from which HW assisted line\n}READ_EDID_FROM_HW_I2C_DATA_PARAMETERS;\n#define READ_EDID_FROM_HW_I2C_DATA_PS_ALLOCATION  READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n\n\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSDATABYTE                  0\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSTWODATABYTES              1\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_PSOFFSET_IDDATABLOCK       2\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_IDOFFSET_PLUS_IDDATABLOCK  3\n#define  ATOM_WRITE_I2C_FORMAT_IDCOUNTER_IDOFFSET_IDDATABLOCK       4\n\ntypedef struct _WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  USHORT    usByteOffset;       //Write to which byte\n                                //Upper portion of usByteOffset is Format of data \n                                //1bytePS+offsetPS\n                                //2bytesPS+offsetPS\n                                //blockID+offsetPS\n                                //blockID+offsetID\n                                //blockID+counterID+offsetID\n  UCHAR     ucData;             //PS data1\n  UCHAR     ucStatus;           //Status byte 1=success, 2=failure, Also is used as PS data2\n  UCHAR     ucSlaveAddr;        //Write to which slave\n  UCHAR     ucLineNumber;       //Write from which HW assisted line\n}WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS;\n\n#define WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION  WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\ntypedef struct _SET_UP_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  UCHAR     ucSlaveAddr;        //Write to which slave\n  UCHAR     ucLineNumber;       //Write from which HW assisted line\n}SET_UP_HW_I2C_DATA_PARAMETERS;\n\n\n/**************************************************************************/\n#define SPEED_FAN_CONTROL_PS_ALLOCATION   WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by PowerConnectorDetectionTable\n/****************************************************************************/\t\ntypedef struct\t_POWER_CONNECTOR_DETECTION_PARAMETERS\n{\n  UCHAR   ucPowerConnectorStatus;      //Used for return value 0: detected, 1:not detected\n\tUCHAR   ucPwrBehaviorId;\t\t\t\t\t\t\t\n\tUSHORT\tusPwrBudget;\t\t\t\t\t\t\t\t //how much power currently boot to in unit of watt\n}POWER_CONNECTOR_DETECTION_PARAMETERS;\n\ntypedef struct POWER_CONNECTOR_DETECTION_PS_ALLOCATION\n{                               \n  UCHAR   ucPowerConnectorStatus;      //Used for return value 0: detected, 1:not detected\n\tUCHAR   ucReserved;\n\tUSHORT\tusPwrBudget;\t\t\t\t\t\t\t\t //how much power currently boot to in unit of watt\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved;\n}POWER_CONNECTOR_DETECTION_PS_ALLOCATION;\n\n/****************************LVDS SS Command Table Definitions**********************/\n\n/****************************************************************************/\t\n// Structures used by EnableSpreadSpectrumOnPPLLTable\n/****************************************************************************/\t\ntypedef struct\t_ENABLE_LVDS_SS_PARAMETERS\n{\n  USHORT  usSpreadSpectrumPercentage;       \n  UCHAR   ucSpreadSpectrumType;           //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStepSize_Delay; //bits3:2 SS_STEP_SIZE; bit 6:4 SS_DELAY\n  UCHAR   ucEnable;                       //ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucPadding[3];\n}ENABLE_LVDS_SS_PARAMETERS;\n\n//ucTableFormatRevision=1,ucTableContentRevision=2\ntypedef struct\t_ENABLE_LVDS_SS_PARAMETERS_V2\n{\n  USHORT  usSpreadSpectrumPercentage;       \n  UCHAR   ucSpreadSpectrumType;           //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStep;           //\n  UCHAR   ucEnable;                       //ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPadding;\n}ENABLE_LVDS_SS_PARAMETERS_V2;\n\n//This new structure is based on ENABLE_LVDS_SS_PARAMETERS but expands to SS on PPLL, so other devices can use SS.\ntypedef struct\t_ENABLE_SPREAD_SPECTRUM_ON_PPLL\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           // Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStep;           //\n  UCHAR   ucEnable;                       // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPpll;\t\t\t\t\t\t\t\t\t\t\t\t  // ATOM_PPLL1/ATOM_PPLL2\n}ENABLE_SPREAD_SPECTRUM_ON_PPLL;\n\ntypedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;\t        // Bit[0]: 0-Down Spread,1-Center Spread. \n                                        // Bit[1]: 1-Ext. 0-Int. \n                                        // Bit[3:2]: =0 P1PLL =1 P2PLL =2 DCPLL\n                                        // Bits[7:4] reserved\n  UCHAR   ucEnable;\t                    // ATOM_ENABLE or ATOM_DISABLE\n  USHORT  usSpreadSpectrumAmount;      \t// Includes SS_AMOUNT_FBDIV[7:0] and SS_AMOUNT_NFRAC_SLIP[11:8]    \n  USHORT  usSpreadSpectrumStep;\t        // SS_STEP_SIZE_DSFRAC\n}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2;\n\n#define ATOM_PPLL_SS_TYPE_V2_DOWN_SPREAD      0x00\n#define ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD    0x01\n#define ATOM_PPLL_SS_TYPE_V2_EXT_SPREAD       0x02\n#define ATOM_PPLL_SS_TYPE_V2_PPLL_SEL_MASK    0x0c\n#define ATOM_PPLL_SS_TYPE_V2_P1PLL            0x00\n#define ATOM_PPLL_SS_TYPE_V2_P2PLL            0x04\n#define ATOM_PPLL_SS_TYPE_V2_DCPLL            0x08\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK     0x00FF\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_SHIFT    0\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK     0x0F00\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT    8\n\n#define ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION  ENABLE_SPREAD_SPECTRUM_ON_PPLL\n\n/**************************************************************************/\n\ntypedef struct _SET_PIXEL_CLOCK_PS_ALLOCATION\n{\n  PIXEL_CLOCK_PARAMETERS sPCLKInput;\n  ENABLE_SPREAD_SPECTRUM_ON_PPLL sReserved;//Caller doesn't need to init this portion \n}SET_PIXEL_CLOCK_PS_ALLOCATION;\n\n#define ENABLE_VGA_RENDER_PS_ALLOCATION   SET_PIXEL_CLOCK_PS_ALLOCATION\n\n/****************************************************************************/\t\n// Structures used by ###\n/****************************************************************************/\t\ntypedef struct\t_MEMORY_TRAINING_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n}MEMORY_TRAINING_PARAMETERS;\n#define MEMORY_TRAINING_PS_ALLOCATION MEMORY_TRAINING_PARAMETERS\n\n\n/****************************LVDS and other encoder command table definitions **********************/\n\n\n/****************************************************************************/\t\n// Structures used by LVDSEncoderControlTable   (Before DCE30)\n//                    LVTMAEncoderControlTable  (Before DCE30)\n//                    TMDSAEncoderControlTable  (Before DCE30)\n/****************************************************************************/\t\ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;  // in 10KHz; for bios convenient\n  UCHAR  ucMisc;        // bit0=0: Enable single link\n                        //     =1: Enable dual link\n                        // Bit1=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucAction;      // 0: turn off encoder\n                        // 1: setup and turn on encoder\n}LVDS_ENCODER_CONTROL_PARAMETERS;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION  LVDS_ENCODER_CONTROL_PARAMETERS\n   \n#define TMDS1_ENCODER_CONTROL_PARAMETERS    LVDS_ENCODER_CONTROL_PARAMETERS\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION TMDS1_ENCODER_CONTROL_PARAMETERS\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS    TMDS1_ENCODER_CONTROL_PARAMETERS\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION TMDS2_ENCODER_CONTROL_PARAMETERS\n\n\n//ucTableFormatRevision=1,ucTableContentRevision=2\ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;  // in 10KHz; for bios convenient\n  UCHAR  ucMisc;        // see PANEL_ENCODER_MISC_xx defintions below\n  UCHAR  ucAction;      // 0: turn off encoder\n                        // 1: setup and turn on encoder\n  UCHAR  ucTruncate;    // bit0=0: Disable truncate\n                        //     =1: Enable truncate\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucSpatial;     // bit0=0: Disable spatial dithering\n                        //     =1: Enable spatial dithering\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucTemporal;    // bit0=0: Disable temporal dithering\n                        //     =1: Enable temporal dithering\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n                        // bit5=0: Gray level 2\n                        //     =1: Gray level 4\n  UCHAR  ucFRC;         // bit4=0: 25FRC_SEL pattern E\n                        //     =1: 25FRC_SEL pattern F\n                        // bit6:5=0: 50FRC_SEL pattern A\n                        //       =1: 50FRC_SEL pattern B\n                        //       =2: 50FRC_SEL pattern C\n                        //       =3: 50FRC_SEL pattern D\n                        // bit7=0: 75FRC_SEL pattern E\n                        //     =1: 75FRC_SEL pattern F\n}LVDS_ENCODER_CONTROL_PARAMETERS_V2;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\n   \n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V2    LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n  \n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V2    TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS2_ENCODER_CONTROL_PARAMETERS_V2\n\n#define LVDS_ENCODER_CONTROL_PARAMETERS_V3     LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V3  LVDS_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS1_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS2_ENCODER_CONTROL_PARAMETERS_V3\n\n/****************************************************************************/\t\n// Structures used by ###\n/****************************************************************************/\t\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS\n{                               \n  UCHAR    ucEnable;            // Enable or Disable External TMDS encoder\n  UCHAR    ucMisc;              // Bit0=0:Enable Single link;=1:Enable Dual link;Bit1 {=0:666RGB, =1:888RGB}\n  UCHAR    ucPadding[2];\n}ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS;\n\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION\n{                               \n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION   sReserved;     //Caller doesn't need to init this portion\n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION;\n\n#define ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\n\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2\n{                               \n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     //Caller doesn't need to init this portion\n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2;\n\ntypedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION\n{\n  DIG_ENCODER_CONTROL_PARAMETERS            sDigEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by DVOEncoderControlTable\n/****************************************************************************/\t\n//ucTableFormatRevision=1,ucTableContentRevision=3\n\n//ucDVOConfig:\n#define DVO_ENCODER_CONFIG_RATE_SEL\t\t\t\t\t\t\t0x01\n#define DVO_ENCODER_CONFIG_DDR_SPEED\t\t\t\t\t\t0x00\n#define DVO_ENCODER_CONFIG_SDR_SPEED\t\t\t\t\t\t0x01\n#define DVO_ENCODER_CONFIG_OUTPUT_SEL\t\t\t\t\t\t0x0c\n#define DVO_ENCODER_CONFIG_LOW12BIT\t\t\t\t\t\t\t0x00\n#define DVO_ENCODER_CONFIG_UPPER12BIT\t\t\t\t\t\t0x04\n#define DVO_ENCODER_CONFIG_24BIT\t\t\t\t\t\t\t\t0x08\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock; \n  UCHAR  ucDVOConfig;\n  UCHAR  ucAction;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT\n  UCHAR  ucReseved[4];\n}DVO_ENCODER_CONTROL_PARAMETERS_V3;\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V3\tDVO_ENCODER_CONTROL_PARAMETERS_V3\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=3 structure is not changed but usMisc add bit 1 as another input for \n// bit1=0: non-coherent mode\n//     =1: coherent mode\n\n//==========================================================================================\n//Only change is here next time when changing encoder parameter definitions again!\n#define LVDS_ENCODER_CONTROL_PARAMETERS_LAST     LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_LAST  LVDS_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS1_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS2_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define DVO_ENCODER_CONTROL_PARAMETERS_LAST      DVO_ENCODER_CONTROL_PARAMETERS\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_LAST   DVO_ENCODER_CONTROL_PS_ALLOCATION\n\n//==========================================================================================\n#define PANEL_ENCODER_MISC_DUAL                0x01\n#define PANEL_ENCODER_MISC_COHERENT            0x02\n#define\tPANEL_ENCODER_MISC_TMDS_LINKB\t\t\t\t\t 0x04\n#define\tPANEL_ENCODER_MISC_HDMI_TYPE\t\t\t\t\t 0x08\n\n#define PANEL_ENCODER_ACTION_DISABLE           ATOM_DISABLE\n#define PANEL_ENCODER_ACTION_ENABLE            ATOM_ENABLE\n#define PANEL_ENCODER_ACTION_COHERENTSEQ       (ATOM_ENABLE+1)\n\n#define PANEL_ENCODER_TRUNCATE_EN              0x01\n#define PANEL_ENCODER_TRUNCATE_DEPTH           0x10\n#define PANEL_ENCODER_SPATIAL_DITHER_EN        0x01\n#define PANEL_ENCODER_SPATIAL_DITHER_DEPTH     0x10\n#define PANEL_ENCODER_TEMPORAL_DITHER_EN       0x01\n#define PANEL_ENCODER_TEMPORAL_DITHER_DEPTH    0x10\n#define PANEL_ENCODER_TEMPORAL_LEVEL_4         0x20\n#define PANEL_ENCODER_25FRC_MASK               0x10\n#define PANEL_ENCODER_25FRC_E                  0x00\n#define PANEL_ENCODER_25FRC_F                  0x10\n#define PANEL_ENCODER_50FRC_MASK               0x60\n#define PANEL_ENCODER_50FRC_A                  0x00\n#define PANEL_ENCODER_50FRC_B                  0x20\n#define PANEL_ENCODER_50FRC_C                  0x40\n#define PANEL_ENCODER_50FRC_D                  0x60\n#define PANEL_ENCODER_75FRC_MASK               0x80\n#define PANEL_ENCODER_75FRC_E                  0x00\n#define PANEL_ENCODER_75FRC_F                  0x80\n\n/****************************************************************************/\t\n// Structures used by SetVoltageTable\n/****************************************************************************/\t\n#define SET_VOLTAGE_TYPE_ASIC_VDDC             1\n#define SET_VOLTAGE_TYPE_ASIC_MVDDC            2\n#define SET_VOLTAGE_TYPE_ASIC_MVDDQ            3\n#define SET_VOLTAGE_TYPE_ASIC_VDDCI            4\n#define SET_VOLTAGE_INIT_MODE                  5\n#define SET_VOLTAGE_GET_MAX_VOLTAGE            6\t\t\t\t\t//Gets the Max. voltage for the soldered Asic\n\n#define SET_ASIC_VOLTAGE_MODE_ALL_SOURCE       0x1\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_A         0x2\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_B         0x4\n\n#define\tSET_ASIC_VOLTAGE_MODE_SET_VOLTAGE      0x0\n#define\tSET_ASIC_VOLTAGE_MODE_GET_GPIOVAL      0x1\t\n#define\tSET_ASIC_VOLTAGE_MODE_GET_GPIOMASK     0x2\n\ntypedef struct\t_SET_VOLTAGE_PARAMETERS\n{\n  UCHAR    ucVoltageType;               // To tell which voltage to set up, VDDC/MVDDC/MVDDQ\n  UCHAR    ucVoltageMode;               // To set all, to set source A or source B or ...\n  UCHAR    ucVoltageIndex;              // An index to tell which voltage level\n  UCHAR    ucReserved;          \n}SET_VOLTAGE_PARAMETERS;\n\ntypedef struct\t_SET_VOLTAGE_PARAMETERS_V2\n{\n  UCHAR    ucVoltageType;               // To tell which voltage to set up, VDDC/MVDDC/MVDDQ\n  UCHAR    ucVoltageMode;               // Not used, maybe use for state machine for differen power mode\n  USHORT   usVoltageLevel;              // real voltage level\n}SET_VOLTAGE_PARAMETERS_V2;\n\ntypedef struct _SET_VOLTAGE_PS_ALLOCATION\n{\n  SET_VOLTAGE_PARAMETERS sASICSetVoltage;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}SET_VOLTAGE_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by TVEncoderControlTable\n/****************************************************************************/\t\ntypedef struct _TV_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;                // in 10KHz; for bios convenient\n  UCHAR  ucTvStandard;                // See definition \"ATOM_TV_NTSC ...\"\n  UCHAR  ucAction;                    // 0: turn off encoder\n                                      // 1: setup and turn on encoder\n}TV_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _TV_ENCODER_CONTROL_PS_ALLOCATION\n{\n  TV_ENCODER_CONTROL_PARAMETERS sTVEncoder;          \n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved; // Don't set this one\n}TV_ENCODER_CONTROL_PS_ALLOCATION;\n\n//==============================Data Table Portion====================================\n\n/****************************************************************************/\t\n// Structure used in Data.mtb\n/****************************************************************************/\t\ntypedef struct _ATOM_MASTER_LIST_OF_DATA_TABLES\n{\n  USHORT        UtilityPipeLine;\t        // Offest for the utility to get parser info,Don't change this position!\n  USHORT        MultimediaCapabilityInfo; // Only used by MM Lib,latest version 1.1, not configuable from Bios, need to include the table to build Bios \n  USHORT        MultimediaConfigInfo;     // Only used by MM Lib,latest version 2.1, not configuable from Bios, need to include the table to build Bios\n  USHORT        StandardVESA_Timing;      // Only used by Bios\n  USHORT        FirmwareInfo;             // Shared by various SW components,latest version 1.4\n  USHORT        DAC_Info;                 // Will be obsolete from R600\n  USHORT        LVDS_Info;                // Shared by various SW components,latest version 1.1 \n  USHORT        TMDS_Info;                // Will be obsolete from R600\n  USHORT        AnalogTV_Info;            // Shared by various SW components,latest version 1.1 \n  USHORT        SupportedDevicesInfo;     // Will be obsolete from R600\n  USHORT        GPIO_I2C_Info;            // Shared by various SW components,latest version 1.2 will be used from R600           \n  USHORT        VRAM_UsageByFirmware;     // Shared by various SW components,latest version 1.3 will be used from R600\n  USHORT        GPIO_Pin_LUT;             // Shared by various SW components,latest version 1.1\n  USHORT        VESA_ToInternalModeLUT;   // Only used by Bios\n  USHORT        ComponentVideoInfo;       // Shared by various SW components,latest version 2.1 will be used from R600\n  USHORT        PowerPlayInfo;            // Shared by various SW components,latest version 2.1,new design from R600\n  USHORT        CompassionateData;        // Will be obsolete from R600\n  USHORT        SaveRestoreInfo;          // Only used by Bios\n  USHORT        PPLL_SS_Info;             // Shared by various SW components,latest version 1.2, used to call SS_Info, change to new name because of int ASIC SS info\n  USHORT        OemInfo;                  // Defined and used by external SW, should be obsolete soon\n  USHORT        XTMDS_Info;               // Will be obsolete from R600\n  USHORT        MclkSS_Info;              // Shared by various SW components,latest version 1.1, only enabled when ext SS chip is used\n  USHORT        Object_Header;            // Shared by various SW components,latest version 1.1\n  USHORT        IndirectIOAccess;         // Only used by Bios,this table position can't change at all!!\n  USHORT        MC_InitParameter;         // Only used by command table\n  USHORT        ASIC_VDDC_Info;\t\t\t\t\t\t// Will be obsolete from R600\n  USHORT        ASIC_InternalSS_Info;\t\t\t// New tabel name from R600, used to be called \"ASIC_MVDDC_Info\"\n  USHORT        TV_VideoMode;\t\t\t\t\t\t\t// Only used by command table\n  USHORT        VRAM_Info;\t\t\t\t\t\t\t\t// Only used by command table, latest version 1.3\n  USHORT        MemoryTrainingInfo;\t\t\t\t// Used for VBIOS and Diag utility for memory training purpose since R600. the new table rev start from 2.1\n  USHORT        IntegratedSystemInfo;\t\t\t// Shared by various SW components\n  USHORT        ASIC_ProfilingInfo;\t\t\t\t// New table name from R600, used to be called \"ASIC_VDDCI_Info\" for pre-R600\n  USHORT        VoltageObjectInfo;\t\t\t\t// Shared by various SW components, latest version 1.1\n\tUSHORT\t\t\t\tPowerSourceInfo;\t\t\t\t\t// Shared by various SW components, latest versoin 1.1\n}ATOM_MASTER_LIST_OF_DATA_TABLES;\n\ntypedef struct _ATOM_MASTER_DATA_TABLE\n{ \n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_MASTER_LIST_OF_DATA_TABLES   ListOfDataTables;\n}ATOM_MASTER_DATA_TABLE;\n\n/****************************************************************************/\t\n// Structure used in MultimediaCapabilityInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MULTIMEDIA_CAPABILITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ULONG                    ulSignature;      // HW info table signature string \"$ATI\"\n  UCHAR                    ucI2C_Type;       // I2C type (normal GP_IO, ImpactTV GP_IO, Dedicated I2C pin, etc)\n  UCHAR                    ucTV_OutInfo;     // Type of TV out supported (3:0) and video out crystal frequency (6:4) and TV data port (7)\n  UCHAR                    ucVideoPortInfo;  // Provides the video port capabilities\n  UCHAR                    ucHostPortInfo;   // Provides host port configuration information\n}ATOM_MULTIMEDIA_CAPABILITY_INFO;\n\n/****************************************************************************/\t\n// Structure used in MultimediaConfigInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MULTIMEDIA_CONFIG_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ULONG                    ulSignature;      // MM info table signature sting \"$MMT\"\n  UCHAR                    ucTunerInfo;      // Type of tuner installed on the adapter (4:0) and video input for tuner (7:5)\n  UCHAR                    ucAudioChipInfo;  // List the audio chip type (3:0) product type (4) and OEM revision (7:5)\n  UCHAR                    ucProductID;      // Defines as OEM ID or ATI board ID dependent on product type setting\n  UCHAR                    ucMiscInfo1;      // Tuner voltage (1:0) HW teletext support (3:2) FM audio decoder (5:4) reserved (6) audio scrambling (7)\n  UCHAR                    ucMiscInfo2;      // I2S input config (0) I2S output config (1) I2S Audio Chip (4:2) SPDIF Output Config (5) reserved (7:6)\n  UCHAR                    ucMiscInfo3;      // Video Decoder Type (3:0) Video In Standard/Crystal (7:4)\n  UCHAR                    ucMiscInfo4;      // Video Decoder Host Config (2:0) reserved (7:3)\n  UCHAR                    ucVideoInput0Info;// Video Input 0 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput1Info;// Video Input 1 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput2Info;// Video Input 2 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput3Info;// Video Input 3 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput4Info;// Video Input 4 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n}ATOM_MULTIMEDIA_CONFIG_INFO;\n\n/****************************************************************************/\t\n// Structures used in FirmwareInfoTable\n/****************************************************************************/\t\n\n// usBIOSCapability Defintion:\n// Bit 0 = 0: Bios image is not Posted, =1:Bios image is Posted; \n// Bit 1 = 0: Dual CRTC is not supported, =1: Dual CRTC is supported; \n// Bit 2 = 0: Extended Desktop is not supported, =1: Extended Desktop is supported; \n// Others: Reserved\n#define ATOM_BIOS_INFO_ATOM_FIRMWARE_POSTED         0x0001\n#define ATOM_BIOS_INFO_DUAL_CRTC_SUPPORT            0x0002\n#define ATOM_BIOS_INFO_EXTENDED_DESKTOP_SUPPORT     0x0004\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_SS_SUPPORT      0x0008\t\t// (valid from v1.1 ~v1.4):=1: memclk SS enable, =0 memclk SS disable. \n#define ATOM_BIOS_INFO_ENGINE_CLOCK_SS_SUPPORT      0x0010\t\t// (valid from v1.1 ~v1.4):=1: engclk SS enable, =0 engclk SS disable. \n#define ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU         0x0020\n#define ATOM_BIOS_INFO_WMI_SUPPORT                  0x0040\n#define ATOM_BIOS_INFO_PPMODE_ASSIGNGED_BY_SYSTEM   0x0080\n#define ATOM_BIOS_INFO_HYPERMEMORY_SUPPORT          0x0100\n#define ATOM_BIOS_INFO_HYPERMEMORY_SIZE_MASK        0x1E00\n#define ATOM_BIOS_INFO_VPOST_WITHOUT_FIRST_MODE_SET 0x2000\n#define ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE  0x4000\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_EXT_SS_SUPPORT  0x0008\t\t// (valid from v2.1 ): =1: memclk ss enable with external ss chip\n#define ATOM_BIOS_INFO_ENGINE_CLOCK_EXT_SS_SUPPORT  0x0010\t\t// (valid from v2.1 ): =1: engclk ss enable with external ss chip\n\n#ifndef _H2INC\n\n//Please don't add or expand this bitfield structure below, this one will retire soon.!\ntypedef struct _ATOM_FIRMWARE_CAPABILITY\n{\n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:3;\n  USHORT HyperMemory_Size:4;\n  USHORT HyperMemory_Support:1;\n  USHORT PPMode_Assigned:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT GPUControlsBL:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT DualCRTC_Support:1;\n  USHORT FirmwarePosted:1;\n#else\n  USHORT FirmwarePosted:1;\n  USHORT DualCRTC_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT GPUControlsBL:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT PPMode_Assigned:1;\n  USHORT HyperMemory_Support:1;\n  USHORT HyperMemory_Size:4;\n  USHORT Reserved:3;\n#endif\n}ATOM_FIRMWARE_CAPABILITY;\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  ATOM_FIRMWARE_CAPABILITY sbfAccess;\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#else\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#endif\n\ntypedef struct _ATOM_FIRMWARE_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucPadding[3];               //Don't use them\n  ULONG                           aulReservedForBIOS[3];      //Don't use them\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit, the definitions above can't change!!!\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_2\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               //Don't use them\n  ULONG                           aulReservedForBIOS[2];      //Don't use them\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_2;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_3\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               //Don't use them\n  ULONG                           aulReservedForBIOS;         //Don't use them\n  ULONG                           ul3DAccelerationEngineClock;//In 10Khz unit\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_3;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_4\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        //In MV unit\n  USHORT                          usLcdMinPixelClockPLL_Output; // In MHz unit\n  USHORT                          usLcdMaxPixelClockPLL_Output; // In MHz unit\n  ULONG                           ul3DAccelerationEngineClock;//In 10Khz unit\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_4;\n\n//the structure below to be used from Cypress\ntypedef struct _ATOM_FIRMWARE_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulReserved1;\n  ULONG                           ulReserved2;\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulBinaryAlteredInfo;        //Was ulASICMaxEngineClock\n  ULONG                           ulDefaultDispEngineClkFreq; //In 10Khz unit\n  UCHAR                           ucReserved1;                //Was ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        //In MV unit\n  USHORT                          usLcdMinPixelClockPLL_Output; // In MHz unit\n  USHORT                          usLcdMaxPixelClockPLL_Output; // In MHz unit\n  ULONG                           ulReserved4;                //Was ulAsicMaximumVoltage\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usCoreReferenceClock;       //In 10Khz unit\t\n  USHORT                          usMemoryReferenceClock;     //In 10Khz unit\t\n  USHORT                          usUniphyDPModeExtClkFreq;   //In 10Khz unit, if it is 0, In DP Mode Uniphy Input clock from internal PPLL, otherwise Input clock from external Spread clock\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n  UCHAR                           ucReserved4[3];\n}ATOM_FIRMWARE_INFO_V2_1;\n\n\n#define ATOM_FIRMWARE_INFO_LAST  ATOM_FIRMWARE_INFO_V2_1\n\n/****************************************************************************/\t\n// Structures used in IntegratedSystemInfoTable\n/****************************************************************************/\t\n#define IGP_CAP_FLAG_DYNAMIC_CLOCK_EN      0x2\n#define IGP_CAP_FLAG_AC_CARD               0x4\n#define IGP_CAP_FLAG_SDVO_CARD             0x8\n#define IGP_CAP_FLAG_POSTDIV_BY_2_MODE     0x10\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG\t                          ulBootUpEngineClock;\t\t    //in 10kHz unit\n  ULONG\t                          ulBootUpMemoryClock;\t\t    //in 10kHz unit\n  ULONG\t                          ulMaxSystemMemoryClock;\t    //in 10kHz unit\n  ULONG\t                          ulMinSystemMemoryClock;\t    //in 10kHz unit\n  UCHAR                           ucNumberOfCyclesInPeriodHi;\n  UCHAR                           ucLCDTimingSel;             //=0:not valid.!=0 sel this timing descriptor from LCD EDID.\n  USHORT                          usReserved1;\n  USHORT                          usInterNBVoltageLow;        //An intermidiate PMW value to set the voltage \n  USHORT                          usInterNBVoltageHigh;       //Another intermidiate PMW value to set the voltage \n  ULONG\t                          ulReserved[2];\n\n  USHORT\t                        usFSBClock;\t\t\t            //In MHz unit\n  USHORT                          usCapabilityFlag;\t\t        //Bit0=1 indicates the fake HDMI support,Bit1=0/1 for Dynamic clocking dis/enable\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t                              //Bit[3:2]== 0:No PCIE card, 1:AC card, 2:SDVO card\n                                                              //Bit[4]==1: P/2 mode, ==0: P/1 mode\n  USHORT\t                        usPCIENBCfgReg7;\t\t\t\t    //bit[7:0]=MUX_Sel, bit[9:8]=MUX_SEL_LEVEL2, bit[10]=Lane_Reversal\n  USHORT\t                        usK8MemoryClock;            //in MHz unit\n  USHORT\t                        usK8SyncStartDelay;         //in 0.01 us unit\n  USHORT\t                        usK8DataReturnTime;         //in 0.01 us unit\n  UCHAR                           ucMaxNBVoltage;\n  UCHAR                           ucMinNBVoltage;\n  UCHAR                           ucMemoryType;\t\t\t\t\t      //[7:4]=1:DDR1;=2:DDR2;=3:DDR3.[3:0] is reserved\n  UCHAR                           ucNumberOfCyclesInPeriod;\t\t//CG.FVTHROT_PWM_CTRL_REG0.NumberOfCyclesInPeriod \n  UCHAR                           ucStartingPWM_HighTime;     //CG.FVTHROT_PWM_CTRL_REG0.StartingPWM_HighTime\n  UCHAR                           ucHTLinkWidth;              //16 bit vs. 8 bit\n  UCHAR                           ucMaxNBVoltageHigh;    \n  UCHAR                           ucMinNBVoltageHigh;\n}ATOM_INTEGRATED_SYSTEM_INFO;\n\n/* Explanation on entries in ATOM_INTEGRATED_SYSTEM_INFO\nulBootUpMemoryClock:    For Intel IGP,it's the UMA system memory clock \n                        For AMD IGP,it's 0 if no SidePort memory installed or it's the boot-up SidePort memory clock\nulMaxSystemMemoryClock: For Intel IGP,it's the Max freq from memory SPD if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0\n                        For AMD IGP,for now this can be 0\nulMinSystemMemoryClock: For Intel IGP,it's 133MHz if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0 \n                        For AMD IGP,for now this can be 0\n\nusFSBClock:             For Intel IGP,it's FSB Freq \n                        For AMD IGP,it's HT Link Speed\n\nusK8MemoryClock:        For AMD IGP only. For RevF CPU, set it to 200\nusK8SyncStartDelay:     For AMD IGP only. Memory access latency in K8, required for watermark calculation\nusK8DataReturnTime:     For AMD IGP only. Memory access latency in K8, required for watermark calculation\n\nVC:Voltage Control\nucMaxNBVoltage:         Voltage regulator dependent PWM value. Low 8 bits of the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.\nucMinNBVoltage:         Voltage regulator dependent PWM value. Low 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.\n\nucNumberOfCyclesInPeriod:   Indicate how many cycles when PWM duty is 100%. low 8 bits of the value. \nucNumberOfCyclesInPeriodHi: Indicate how many cycles when PWM duty is 100%. high 8 bits of the value.If the PWM has an inverter,set bit [7]==1,otherwise set it 0 \n\nucMaxNBVoltageHigh:     Voltage regulator dependent PWM value. High 8 bits of  the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.\nucMinNBVoltageHigh:     Voltage regulator dependent PWM value. High 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.\n\n\nusInterNBVoltageLow:    Voltage regulator dependent PWM value. The value makes the the voltage >=Min NB voltage but <=InterNBVoltageHigh. Set this to 0x0000 if VC without PWM or no VC at all.\nusInterNBVoltageHigh:   Voltage regulator dependent PWM value. The value makes the the voltage >=InterNBVoltageLow but <=Max NB voltage.Set this to 0x0000 if VC without PWM or no VC at all.\n*/\n\n\n/*\nThe following IGP table is introduced from RS780, which is supposed to be put by SBIOS in FB before IGP VBIOS starts VPOST;\nThen VBIOS will copy the whole structure to its image so all GPU SW components can access this data structure to get whatever they need. \nThe enough reservation should allow us to never change table revisions. Whenever needed, a GPU SW component can use reserved portion for new data entries.\n\nSW components can access the IGP system infor structure in the same way as before\n*/\n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG\t                     ulBootUpEngineClock;       //in 10kHz unit\n  ULONG\t\t\t     ulReserved1[2];            //must be 0x0 for the reserved\n  ULONG\t                     ulBootUpUMAClock;          //in 10kHz unit\n  ULONG\t                     ulBootUpSidePortClock;     //in 10kHz unit\n  ULONG\t                     ulMinSidePortClock;        //in 10kHz unit\n  ULONG\t\t\t     ulReserved2[6];            //must be 0x0 for the reserved\n  ULONG                      ulSystemConfig;            //see explanation below\n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulDDISlot1Config;\n  ULONG                      ulDDISlot2Config;\n  UCHAR                      ucMemoryType;              //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved\n  UCHAR                      ucUMAChannelNumber;\n  UCHAR                      ucDockingPinBit;\n  UCHAR                      ucDockingPinPolarity;\n  ULONG                      ulDockingPinCFGInfo;\n  ULONG                      ulCPUCapInfo;\n  USHORT                     usNumberOfCyclesInPeriod;\n  USHORT                     usMaxNBVoltage;\n  USHORT                     usMinNBVoltage;\n  USHORT                     usBootUpNBVoltage;\n  ULONG                      ulHTLinkFreq;              //in 10Khz\n  USHORT                     usMinHTLinkWidth;\n  USHORT                     usMaxHTLinkWidth;\n  USHORT                     usUMASyncStartDelay;\n  USHORT                     usUMADataReturnTime;\n  USHORT                     usLinkStatusZeroTime;\n  USHORT                     usDACEfuse;\t\t\t\t//for storing badgap value (for RS880 only)\n  ULONG                      ulHighVoltageHTLinkFreq;     // in 10Khz\n  ULONG                      ulLowVoltageHTLinkFreq;      // in 10Khz\n  USHORT                     usMaxUpStreamHTLinkWidth;\n  USHORT                     usMaxDownStreamHTLinkWidth;\n  USHORT                     usMinUpStreamHTLinkWidth;\n  USHORT                     usMinDownStreamHTLinkWidth;\n  USHORT                     usFirmwareVersion;         //0 means FW is not supported. Otherwise it's the FW version loaded by SBIOS and driver should enable FW.\n  USHORT                     usFullT0Time;             // Input to calculate minimum HT link change time required by NB P-State. Unit is 0.01us.\n  ULONG                      ulReserved3[96];          //must be 0x0\n}ATOM_INTEGRATED_SYSTEM_INFO_V2;   \n\n/*\nulBootUpEngineClock:   Boot-up Engine Clock in 10Khz;\nulBootUpUMAClock:      Boot-up UMA Clock in 10Khz; it must be 0x0 when UMA is not present\nulBootUpSidePortClock: Boot-up SidePort Clock in 10Khz; it must be 0x0 when SidePort Memory is not present,this could be equal to or less than maximum supported Sideport memory clock\n\nulSystemConfig:  \nBit[0]=1: PowerExpress mode =0 Non-PowerExpress mode; \nBit[1]=1: system boots up at AMD overdrived state or user customized  mode. In this case, driver will just stick to this boot-up mode. No other PowerPlay state\n      =0: system boots up at driver control state. Power state depends on PowerPlay table.\nBit[2]=1: PWM method is used on NB voltage control. =0: GPIO method is used.\nBit[3]=1: Only one power state(Performance) will be supported.\n      =0: Multiple power states supported from PowerPlay table.\nBit[4]=1: CLMC is supported and enabled on current system. \n      =0: CLMC is not supported or enabled on current system. SBIOS need to support HT link/freq change through ATIF interface.  \nBit[5]=1: Enable CDLW for all driver control power states. Max HT width is from SBIOS, while Min HT width is determined by display requirement.  \n      =0: CDLW is disabled. If CLMC is enabled case, Min HT width will be set equal to Max HT width. If CLMC disabled case, Max HT width will be applied.\nBit[6]=1: High Voltage requested for all power states. In this case, voltage will be forced at 1.1v and powerplay table voltage drop/throttling request will be ignored.\n      =0: Voltage settings is determined by powerplay table.\nBit[7]=1: Enable CLMC as hybrid Mode. CDLD and CILR will be disabled in this case and we're using legacy C1E. This is workaround for CPU(Griffin) performance issue.\n      =0: Enable CLMC as regular mode, CDLD and CILR will be enabled.\nBit[8]=1: CDLF is supported and enabled on current system.\n      =0: CDLF is not supported or enabled on current system.\nBit[9]=1: DLL Shut Down feature is enabled on current system.\n      =0: DLL Shut Down feature is not enabled or supported on current system.\n\nulBootUpReqDisplayVector: This dword is a bit vector indicates what display devices are requested during boot-up. Refer to ATOM_DEVICE_xxx_SUPPORT for the bit vector definitions.\n\nulOtherDisplayMisc: [15:8]- Bootup LCD Expansion selection; 0-center, 1-full panel size expansion;\n\t\t\t              [7:0] - BootupTV standard selection; This is a bit vector to indicate what TV standards are supported by the system. Refer to ucTVSupportedStd definition;\n\nulDDISlot1Config: Describes the PCIE lane configuration on this DDI PCIE slot (ADD2 card) or connector (Mobile design).\n      [3:0]  - Bit vector to indicate PCIE lane config of the DDI slot/connector on chassis (bit 0=1 lane 3:0; bit 1=1 lane 7:4; bit 2=1 lane 11:8; bit 3=1 lane 15:12)\n\t\t\t[7:4]  - Bit vector to indicate PCIE lane config of the same DDI slot/connector on docking station (bit 4=1 lane 3:0; bit 5=1 lane 7:4; bit 6=1 lane 11:8; bit 7=1 lane 15:12)\n      When a DDI connector is not \"paired\" (meaming two connections mutualexclusive on chassis or docking, only one of them can be connected at one time.\n      in both chassis and docking, SBIOS has to duplicate the same PCIE lane info from chassis to docking or vice versa. For example:\n      one DDI connector is only populated in docking with PCIE lane 8-11, but there is no paired connection on chassis, SBIOS has to copy bit 6 to bit 2.\n\n\t\t\t[15:8] - Lane configuration attribute; \n      [23:16]- Connector type, possible value:\n               CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D\n               CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D\n               CONNECTOR_OBJECT_ID_HDMI_TYPE_A\n               CONNECTOR_OBJECT_ID_DISPLAYPORT\n               CONNECTOR_OBJECT_ID_eDP\n\t\t\t[31:24]- Reserved\n\nulDDISlot2Config: Same as Slot1.\nucMemoryType: SidePort memory type, set it to 0x0 when Sideport memory is not installed. Driver needs this info to change sideport memory clock. Not for display in CCC.\nFor IGP, Hypermemory is the only memory type showed in CCC.\n\nucUMAChannelNumber:  how many channels for the UMA;\n\nulDockingPinCFGInfo: [15:0]-Bus/Device/Function # to CFG to read this Docking Pin; [31:16]-reg offset in CFG to read this pin \nucDockingPinBit:     which bit in this register to read the pin status;\nucDockingPinPolarity:Polarity of the pin when docked;\n\nulCPUCapInfo:        [7:0]=1:Griffin;[7:0]=2:Greyhound;[7:0]=3:K8, other bits reserved for now and must be 0x0\n\nusNumberOfCyclesInPeriod:Indicate how many cycles when PWM duty is 100%.\n\nusMaxNBVoltage:Max. voltage control value in either PWM or GPIO mode. \nusMinNBVoltage:Min. voltage control value in either PWM or GPIO mode.\n                    GPIO mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=0\n                    PWM mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=1\n                    GPU SW don't control mode: usMaxNBVoltage & usMinNBVoltage=0 and no care about ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE\n\nusBootUpNBVoltage:Boot-up voltage regulator dependent PWM value.\n\nulHTLinkFreq:       Bootup HT link Frequency in 10Khz.\nusMinHTLinkWidth:   Bootup minimum HT link width. If CDLW disabled, this is equal to usMaxHTLinkWidth. \n                    If CDLW enabled, both upstream and downstream width should be the same during bootup.\nusMaxHTLinkWidth:   Bootup maximum HT link width. If CDLW disabled, this is equal to usMinHTLinkWidth. \n                    If CDLW enabled, both upstream and downstream width should be the same during bootup.  \n\nusUMASyncStartDelay: Memory access latency, required for watermark calculation \nusUMADataReturnTime: Memory access latency, required for watermark calculation\nusLinkStatusZeroTime:Memory access latency required for watermark calculation, set this to 0x0 for K8 CPU, set a proper value in 0.01 the unit of us \nfor Griffin or Greyhound. SBIOS needs to convert to actual time by:\n                     if T0Ttime [5:4]=00b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.1us (0.0 to 1.5us)\n                     if T0Ttime [5:4]=01b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.5us (0.0 to 7.5us)\n                     if T0Ttime [5:4]=10b, then usLinkStatusZeroTime=T0Ttime [3:0]*2.0us (0.0 to 30us)\n                     if T0Ttime [5:4]=11b, and T0Ttime [3:0]=0x0 to 0xa, then usLinkStatusZeroTime=T0Ttime [3:0]*20us (0.0 to 200us)\n\nulHighVoltageHTLinkFreq:     HT link frequency for power state with low voltage. If boot up runs in HT1, this must be 0.\n                             This must be less than or equal to ulHTLinkFreq(bootup frequency). \nulLowVoltageHTLinkFreq:      HT link frequency for power state with low voltage or voltage scaling 1.0v~1.1v. If boot up runs in HT1, this must be 0.\n                             This must be less than or equal to ulHighVoltageHTLinkFreq.\n\nusMaxUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMaxHTLinkWidth. Not used for now.\nusMaxDownStreamHTLinkWidth:  same as above.\nusMinUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMinHTLinkWidth. Not used for now.\nusMinDownStreamHTLinkWidth:  same as above.\n*/\n\n\n#define SYSTEM_CONFIG_POWEREXPRESS_ENABLE                 0x00000001\n#define SYSTEM_CONFIG_RUN_AT_OVERDRIVE_ENGINE             0x00000002\n#define SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE                  0x00000004 \n#define SYSTEM_CONFIG_PERFORMANCE_POWERSTATE_ONLY         0x00000008\n#define SYSTEM_CONFIG_CLMC_ENABLED                        0x00000010\n#define SYSTEM_CONFIG_CDLW_ENABLED                        0x00000020\n#define SYSTEM_CONFIG_HIGH_VOLTAGE_REQUESTED              0x00000040\n#define SYSTEM_CONFIG_CLMC_HYBRID_MODE_ENABLED            0x00000080\n#define SYSTEM_CONFIG_CDLF_ENABLED                        0x00000100\n#define SYSTEM_CONFIG_DLL_SHUTDOWN_ENABLED                0x00000200\n\n#define IGP_DDI_SLOT_LANE_CONFIG_MASK                     0x000000FF\n\n#define b0IGP_DDI_SLOT_LANE_MAP_MASK                      0x0F\n#define b0IGP_DDI_SLOT_DOCKING_LANE_MAP_MASK              0xF0\n#define b0IGP_DDI_SLOT_CONFIG_LANE_0_3                    0x01\n#define b0IGP_DDI_SLOT_CONFIG_LANE_4_7                    0x02\n#define b0IGP_DDI_SLOT_CONFIG_LANE_8_11                   0x04\n#define b0IGP_DDI_SLOT_CONFIG_LANE_12_15                  0x08\n\n#define IGP_DDI_SLOT_ATTRIBUTE_MASK                       0x0000FF00\n#define IGP_DDI_SLOT_CONFIG_REVERSED                      0x00000100\n#define b1IGP_DDI_SLOT_CONFIG_REVERSED                    0x01\n\n#define IGP_DDI_SLOT_CONNECTOR_TYPE_MASK                  0x00FF0000\n\n// IntegratedSystemInfoTable new Rev is V5 after V2, because of the real rev of V2 is v1.4. This rev is used for RR\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V5\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG\t                     ulBootUpEngineClock;       //in 10kHz unit\n  ULONG                      ulDentistVCOFreq;          //Dentist VCO clock in 10kHz unit, the source of GPU SCLK, LCLK, UCLK and VCLK. \n  ULONG                      ulLClockFreq;              //GPU Lclk freq in 10kHz unit, have relationship with NCLK in NorthBridge\n  ULONG\t                     ulBootUpUMAClock;          //in 10kHz unit\n  ULONG                      ulReserved1[8];            //must be 0x0 for the reserved\n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulReserved2[4];            //must be 0x0 for the reserved\n  ULONG                      ulSystemConfig;            //TBD\n  ULONG                      ulCPUCapInfo;              //TBD\n  USHORT                     usMaxNBVoltage;            //high NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;\n  USHORT                     usMinNBVoltage;            //low NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;\n  USHORT                     usBootUpNBVoltage;         //boot up NB voltage\n  UCHAR                      ucHtcTmpLmt;               //bit [22:16] of D24F3x64 Hardware Thermal Control (HTC) Register, may not be needed, TBD\n  UCHAR                      ucTjOffset;                //bit [28:22] of D24F3xE4 Thermtrip Status Register,may not be needed, TBD\n  ULONG                      ulReserved3[4];            //must be 0x0 for the reserved\n  ULONG                      ulDDISlot1Config;          //see above ulDDISlot1Config definition\n  ULONG                      ulDDISlot2Config;\n  ULONG                      ulDDISlot3Config;\n  ULONG                      ulDDISlot4Config;\n  ULONG                      ulReserved4[4];            //must be 0x0 for the reserved\n  UCHAR                      ucMemoryType;              //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved\n  UCHAR                      ucUMAChannelNumber;\n  USHORT                     usReserved;\n  ULONG                      ulReserved5[4];            //must be 0x0 for the reserved\n  ULONG                      ulCSR_M3_ARB_CNTL_DEFAULT[10];//arrays with values for CSR M3 arbiter for default\n  ULONG                      ulCSR_M3_ARB_CNTL_UVD[10]; //arrays with values for CSR M3 arbiter for UVD playback\n  ULONG                      ulCSR_M3_ARB_CNTL_FS3D[10];//arrays with values for CSR M3 arbiter for Full Screen 3D applications\n  ULONG                      ulReserved6[61];           //must be 0x0\n}ATOM_INTEGRATED_SYSTEM_INFO_V5;   \n\n#define ATOM_CRT_INT_ENCODER1_INDEX                       0x00000000\n#define ATOM_LCD_INT_ENCODER1_INDEX                       0x00000001\n#define ATOM_TV_INT_ENCODER1_INDEX                        0x00000002\n#define ATOM_DFP_INT_ENCODER1_INDEX                       0x00000003\n#define ATOM_CRT_INT_ENCODER2_INDEX                       0x00000004\n#define ATOM_LCD_EXT_ENCODER1_INDEX                       0x00000005\n#define ATOM_TV_EXT_ENCODER1_INDEX                        0x00000006\n#define ATOM_DFP_EXT_ENCODER1_INDEX                       0x00000007\n#define ATOM_CV_INT_ENCODER1_INDEX                        0x00000008\n#define ATOM_DFP_INT_ENCODER2_INDEX                       0x00000009\n#define ATOM_CRT_EXT_ENCODER1_INDEX                       0x0000000A\n#define ATOM_CV_EXT_ENCODER1_INDEX                        0x0000000B\n#define ATOM_DFP_INT_ENCODER3_INDEX                       0x0000000C\n#define ATOM_DFP_INT_ENCODER4_INDEX                       0x0000000D\n\n// define ASIC internal encoder id ( bit vector ), used for CRTC_SourceSelTable\n#define ASIC_INT_DAC1_ENCODER_ID    \t\t\t\t\t\t\t\t\t\t\t0x00 \n#define ASIC_INT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x02\n#define ASIC_INT_DIG1_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x03\n#define ASIC_INT_DAC2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x04\n#define ASIC_EXT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x06\n#define ASIC_INT_DVO_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x07\n#define ASIC_INT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x09\n#define ASIC_EXT_DIG_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x05\n#define ASIC_EXT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x08\n#define ASIC_INT_DIG3_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0a\n#define ASIC_INT_DIG4_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0b\n#define ASIC_INT_DIG5_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0c\n#define ASIC_INT_DIG6_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0d\n\n//define Encoder attribute\n#define ATOM_ANALOG_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t0\n#define ATOM_DIGITAL_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t1\t\t\n#define ATOM_DP_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t      2\t\t\n\n#define ATOM_ENCODER_ENUM_MASK                            0x70\n#define ATOM_ENCODER_ENUM_ID1                             0x00\n#define ATOM_ENCODER_ENUM_ID2                             0x10\n#define ATOM_ENCODER_ENUM_ID3                             0x20\n#define ATOM_ENCODER_ENUM_ID4                             0x30\n#define ATOM_ENCODER_ENUM_ID5                             0x40 \n#define ATOM_ENCODER_ENUM_ID6                             0x50\n\n#define ATOM_DEVICE_CRT1_INDEX                            0x00000000\n#define ATOM_DEVICE_LCD1_INDEX                            0x00000001\n#define ATOM_DEVICE_TV1_INDEX                             0x00000002\n#define ATOM_DEVICE_DFP1_INDEX                            0x00000003\n#define ATOM_DEVICE_CRT2_INDEX                            0x00000004\n#define ATOM_DEVICE_LCD2_INDEX                            0x00000005\n#define ATOM_DEVICE_DFP6_INDEX                            0x00000006\n#define ATOM_DEVICE_DFP2_INDEX                            0x00000007\n#define ATOM_DEVICE_CV_INDEX                              0x00000008\n#define ATOM_DEVICE_DFP3_INDEX                            0x00000009\n#define ATOM_DEVICE_DFP4_INDEX                            0x0000000A\n#define ATOM_DEVICE_DFP5_INDEX                            0x0000000B\n\n#define ATOM_DEVICE_RESERVEDC_INDEX                       0x0000000C\n#define ATOM_DEVICE_RESERVEDD_INDEX                       0x0000000D\n#define ATOM_DEVICE_RESERVEDE_INDEX                       0x0000000E\n#define ATOM_DEVICE_RESERVEDF_INDEX                       0x0000000F\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO                    (ATOM_DEVICE_DFP3_INDEX+1)\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_2                  ATOM_MAX_SUPPORTED_DEVICE_INFO\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_3                  (ATOM_DEVICE_DFP5_INDEX + 1 )\n\n#define ATOM_MAX_SUPPORTED_DEVICE                         (ATOM_DEVICE_RESERVEDF_INDEX+1)\n\n#define ATOM_DEVICE_CRT1_SUPPORT                          (0x1L << ATOM_DEVICE_CRT1_INDEX )\n#define ATOM_DEVICE_LCD1_SUPPORT                          (0x1L << ATOM_DEVICE_LCD1_INDEX )\n#define ATOM_DEVICE_TV1_SUPPORT                           (0x1L << ATOM_DEVICE_TV1_INDEX  )\n#define ATOM_DEVICE_DFP1_SUPPORT                          (0x1L << ATOM_DEVICE_DFP1_INDEX )\n#define ATOM_DEVICE_CRT2_SUPPORT                          (0x1L << ATOM_DEVICE_CRT2_INDEX )\n#define ATOM_DEVICE_LCD2_SUPPORT                          (0x1L << ATOM_DEVICE_LCD2_INDEX )\n#define ATOM_DEVICE_DFP6_SUPPORT                          (0x1L << ATOM_DEVICE_DFP6_INDEX )\n#define ATOM_DEVICE_DFP2_SUPPORT                          (0x1L << ATOM_DEVICE_DFP2_INDEX )\n#define ATOM_DEVICE_CV_SUPPORT                            (0x1L << ATOM_DEVICE_CV_INDEX   )\n#define ATOM_DEVICE_DFP3_SUPPORT                          (0x1L << ATOM_DEVICE_DFP3_INDEX )\n#define ATOM_DEVICE_DFP4_SUPPORT                          (0x1L << ATOM_DEVICE_DFP4_INDEX )\n#define ATOM_DEVICE_DFP5_SUPPORT                          (0x1L << ATOM_DEVICE_DFP5_INDEX )\n\n#define ATOM_DEVICE_CRT_SUPPORT                           (ATOM_DEVICE_CRT1_SUPPORT | ATOM_DEVICE_CRT2_SUPPORT)\n#define ATOM_DEVICE_DFP_SUPPORT                           (ATOM_DEVICE_DFP1_SUPPORT | ATOM_DEVICE_DFP2_SUPPORT |  ATOM_DEVICE_DFP3_SUPPORT | ATOM_DEVICE_DFP4_SUPPORT | ATOM_DEVICE_DFP5_SUPPORT | ATOM_DEVICE_DFP6_SUPPORT)\n#define ATOM_DEVICE_TV_SUPPORT                            (ATOM_DEVICE_TV1_SUPPORT)\n#define ATOM_DEVICE_LCD_SUPPORT                           (ATOM_DEVICE_LCD1_SUPPORT | ATOM_DEVICE_LCD2_SUPPORT)\n\n#define ATOM_DEVICE_CONNECTOR_TYPE_MASK                   0x000000F0\n#define ATOM_DEVICE_CONNECTOR_TYPE_SHIFT                  0x00000004\n#define ATOM_DEVICE_CONNECTOR_VGA                         0x00000001\n#define ATOM_DEVICE_CONNECTOR_DVI_I                       0x00000002\n#define ATOM_DEVICE_CONNECTOR_DVI_D                       0x00000003\n#define ATOM_DEVICE_CONNECTOR_DVI_A                       0x00000004\n#define ATOM_DEVICE_CONNECTOR_SVIDEO                      0x00000005\n#define ATOM_DEVICE_CONNECTOR_COMPOSITE                   0x00000006\n#define ATOM_DEVICE_CONNECTOR_LVDS                        0x00000007\n#define ATOM_DEVICE_CONNECTOR_DIGI_LINK                   0x00000008\n#define ATOM_DEVICE_CONNECTOR_SCART                       0x00000009\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_A                 0x0000000A\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_B                 0x0000000B\n#define ATOM_DEVICE_CONNECTOR_CASE_1                      0x0000000E\n#define ATOM_DEVICE_CONNECTOR_DISPLAYPORT                 0x0000000F\n\n\n#define ATOM_DEVICE_DAC_INFO_MASK                         0x0000000F\n#define ATOM_DEVICE_DAC_INFO_SHIFT                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_NODAC                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_DACA                         0x00000001\n#define ATOM_DEVICE_DAC_INFO_DACB                         0x00000002\n#define ATOM_DEVICE_DAC_INFO_EXDAC                        0x00000003\n\n#define ATOM_DEVICE_I2C_ID_NOI2C                          0x00000000\n\n#define ATOM_DEVICE_I2C_LINEMUX_MASK                      0x0000000F\n#define ATOM_DEVICE_I2C_LINEMUX_SHIFT                     0x00000000\n\n#define ATOM_DEVICE_I2C_ID_MASK                           0x00000070\n#define ATOM_DEVICE_I2C_ID_SHIFT                          0x00000004\n#define ATOM_DEVICE_I2C_ID_IS_FOR_NON_MM_USE              0x00000001\n#define ATOM_DEVICE_I2C_ID_IS_FOR_MM_USE                  0x00000002\n#define ATOM_DEVICE_I2C_ID_IS_FOR_SDVO_USE                0x00000003    //For IGP RS600\n#define ATOM_DEVICE_I2C_ID_IS_FOR_DAC_SCL                 0x00000004    //For IGP RS690\n\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_MASK                 0x00000080\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_SHIFT                0x00000007\n#define\tATOM_DEVICE_USES_SOFTWARE_ASSISTED_I2C            0x00000000\n#define\tATOM_DEVICE_USES_HARDWARE_ASSISTED_I2C            0x00000001\n\n//  usDeviceSupport:\n//  Bits0\t= 0 - no CRT1 support= 1- CRT1 is supported\n//  Bit 1\t= 0 - no LCD1 support= 1- LCD1 is supported\n//  Bit 2\t= 0 - no TV1  support= 1- TV1  is supported\n//  Bit 3\t= 0 - no DFP1 support= 1- DFP1 is supported\n//  Bit 4\t= 0 - no CRT2 support= 1- CRT2 is supported\n//  Bit 5\t= 0 - no LCD2 support= 1- LCD2 is supported\n//  Bit 6\t= 0 - no DFP6 support= 1- DFP6 is supported\n//  Bit 7\t= 0 - no DFP2 support= 1- DFP2 is supported\n//  Bit 8\t= 0 - no CV   support= 1- CV   is supported\n//  Bit 9\t= 0 - no DFP3 support= 1- DFP3 is supported\n//  Bit 10      = 0 - no DFP4 support= 1- DFP4 is supported\n//  Bit 11      = 0 - no DFP5 support= 1- DFP5 is supported\n//   \n//  \n\n/****************************************************************************/\n/* Structure used in MclkSS_InfoTable                                       */\n/****************************************************************************/\n//\t\tucI2C_ConfigID\n//    [7:0] - I2C LINE Associate ID\n//          = 0   - no I2C\n//    [7]\t\t-\tHW_Cap        =\t1,  [6:0]=HW assisted I2C ID(HW line selection)\n//                          =\t0,  [6:0]=SW assisted I2C ID\n//    [6-4]\t- HW_ENGINE_ID  =\t1,  HW engine for NON multimedia use\n//                          =\t2,\tHW engine for Multimedia use\n//                          =\t3-7\tReserved for future I2C engines\n//\t\t[3-0] - I2C_LINE_MUX  = A Mux number when it's HW assisted I2C or GPIO ID when it's SW I2C\n\ntypedef struct _ATOM_I2C_ID_CONFIG\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfHW_Capable:1;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfI2C_LineMux:4;\n#else\n  UCHAR   bfI2C_LineMux:4;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfHW_Capable:1;\n#endif\n}ATOM_I2C_ID_CONFIG;\n\ntypedef union _ATOM_I2C_ID_CONFIG_ACCESS\n{\n  ATOM_I2C_ID_CONFIG sbfAccess;\n  UCHAR              ucAccess;\n}ATOM_I2C_ID_CONFIG_ACCESS;\n   \n\n/****************************************************************************/\t\n// Structure used in GPIO_I2C_InfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_GPIO_I2C_ASSIGMENT\n{\n  USHORT                    usClkMaskRegisterIndex;\n  USHORT                    usClkEnRegisterIndex;\n  USHORT                    usClkY_RegisterIndex;\n  USHORT                    usClkA_RegisterIndex;\n  USHORT                    usDataMaskRegisterIndex;\n  USHORT                    usDataEnRegisterIndex;\n  USHORT                    usDataY_RegisterIndex;\n  USHORT                    usDataA_RegisterIndex;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n  UCHAR                     ucClkMaskShift;\n  UCHAR                     ucClkEnShift;\n  UCHAR                     ucClkY_Shift;\n  UCHAR                     ucClkA_Shift;\n  UCHAR                     ucDataMaskShift;\n  UCHAR                     ucDataEnShift;\n  UCHAR                     ucDataY_Shift;\n  UCHAR                     ucDataA_Shift;\n  UCHAR                     ucReserved1;\n  UCHAR                     ucReserved2;\n}ATOM_GPIO_I2C_ASSIGMENT;\n\ntypedef struct _ATOM_GPIO_I2C_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_GPIO_I2C_ASSIGMENT   asGPIO_Info[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_GPIO_I2C_INFO;\n\n/****************************************************************************/\t\n// Common Structure used in other structures\n/****************************************************************************/\t\n\n#ifndef _H2INC\n  \n//Please don't add or expand this bitfield structure below, this one will retire soon.!\ntypedef struct _ATOM_MODE_MISC_INFO\n{ \n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:6;\n  USHORT RGB888:1;\n  USHORT DoubleClock:1;\n  USHORT Interlace:1;\n  USHORT CompositeSync:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT VerticalCutOff:1;\n  USHORT VSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT HSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT HorizontalCutOff:1;\n#else\n  USHORT HorizontalCutOff:1;\n  USHORT HSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT VSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT VerticalCutOff:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT CompositeSync:1;\n  USHORT Interlace:1;\n  USHORT DoubleClock:1;\n  USHORT RGB888:1;\n  USHORT Reserved:6;           \n#endif\n}ATOM_MODE_MISC_INFO;\n  \ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{ \n  ATOM_MODE_MISC_INFO sbfAccess;\n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n  \n#else\n  \ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{ \n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n   \n#endif\n\n// usModeMiscInfo-\n#define ATOM_H_CUTOFF           0x01\n#define ATOM_HSYNC_POLARITY     0x02             //0=Active High, 1=Active Low\n#define ATOM_VSYNC_POLARITY     0x04             //0=Active High, 1=Active Low\n#define ATOM_V_CUTOFF           0x08\n#define ATOM_H_REPLICATIONBY2   0x10\n#define ATOM_V_REPLICATIONBY2   0x20\n#define ATOM_COMPOSITESYNC      0x40\n#define ATOM_INTERLACE          0x80\n#define ATOM_DOUBLE_CLOCK_MODE  0x100\n#define ATOM_RGB888_MODE        0x200\n\n//usRefreshRate-\n#define ATOM_REFRESH_43         43\n#define ATOM_REFRESH_47         47\n#define ATOM_REFRESH_56         56\t\n#define ATOM_REFRESH_60         60\n#define ATOM_REFRESH_65         65\n#define ATOM_REFRESH_70         70\n#define ATOM_REFRESH_72         72\n#define ATOM_REFRESH_75         75\n#define ATOM_REFRESH_85         85\n\n// ATOM_MODE_TIMING data are exactly the same as VESA timing data.\n// Translation from EDID to ATOM_MODE_TIMING, use the following formula.\n//\n//\tVESA_HTOTAL\t\t\t=\tVESA_ACTIVE + 2* VESA_BORDER + VESA_BLANK\n//\t\t\t\t\t\t=\tEDID_HA + EDID_HBL\n//\tVESA_HDISP\t\t\t=\tVESA_ACTIVE\t=\tEDID_HA\n//\tVESA_HSYNC_START\t=\tVESA_ACTIVE + VESA_BORDER + VESA_FRONT_PORCH\n//\t\t\t\t\t\t=\tEDID_HA + EDID_HSO\n//\tVESA_HSYNC_WIDTH\t=\tVESA_HSYNC_TIME\t=\tEDID_HSPW\n//\tVESA_BORDER\t\t\t=\tEDID_BORDER\n\n/****************************************************************************/\t\n// Structure used in SetCRTC_UsingDTDTimingTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_USING_DTD_TIMING_PARAMETERS\n{\n  USHORT  usH_Size;\n  USHORT  usH_Blanking_Time;\n  USHORT  usV_Size;\n  USHORT  usV_Blanking_Time;\t\t\t\n  USHORT  usH_SyncOffset;\n  USHORT  usH_SyncWidth;\n  USHORT  usV_SyncOffset;\n  USHORT  usV_SyncWidth;\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;  \n  UCHAR   ucH_Border;         // From DFP EDID\n  UCHAR   ucV_Border;\n  UCHAR   ucCRTC;             // ATOM_CRTC1 or ATOM_CRTC2  \n  UCHAR   ucPadding[3];\n}SET_CRTC_USING_DTD_TIMING_PARAMETERS;\n\n/****************************************************************************/\t\n// Structure used in SetCRTC_TimingTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_TIMING_PARAMETERS\n{\n  USHORT                      usH_Total;        // horizontal total\n  USHORT                      usH_Disp;         // horizontal display\n  USHORT                      usH_SyncStart;    // horozontal Sync start\n  USHORT                      usH_SyncWidth;    // horizontal Sync width\n  USHORT                      usV_Total;        // vertical total\n  USHORT                      usV_Disp;         // vertical display\n  USHORT                      usV_SyncStart;    // vertical Sync start\n  USHORT                      usV_SyncWidth;    // vertical Sync width\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  UCHAR                       ucCRTC;           // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR                       ucOverscanRight;  // right\n  UCHAR                       ucOverscanLeft;   // left\n  UCHAR                       ucOverscanBottom; // bottom\n  UCHAR                       ucOverscanTop;    // top\n  UCHAR                       ucReserved;\n}SET_CRTC_TIMING_PARAMETERS;\n#define SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION SET_CRTC_TIMING_PARAMETERS\n\n/****************************************************************************/\t\n// Structure used in StandardVESA_TimingTable\n//                   AnalogTV_InfoTable \n//                   ComponentVideoInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MODE_TIMING\n{\n  USHORT  usCRTC_H_Total;\n  USHORT  usCRTC_H_Disp;\n  USHORT  usCRTC_H_SyncStart;\n  USHORT  usCRTC_H_SyncWidth;\n  USHORT  usCRTC_V_Total;\n  USHORT  usCRTC_V_Disp;\n  USHORT  usCRTC_V_SyncStart;\n  USHORT  usCRTC_V_SyncWidth;\n  USHORT  usPixelClock;\t\t\t\t\t                 //in 10Khz unit\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  USHORT  usCRTC_OverscanRight;\n  USHORT  usCRTC_OverscanLeft;\n  USHORT  usCRTC_OverscanBottom;\n  USHORT  usCRTC_OverscanTop;\n  USHORT  usReserve;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_MODE_TIMING;\n\ntypedef struct _ATOM_DTD_FORMAT\n{\n  USHORT  usPixClk;\n  USHORT  usHActive;\n  USHORT  usHBlanking_Time;\n  USHORT  usVActive;\n  USHORT  usVBlanking_Time;\t\t\t\n  USHORT  usHSyncOffset;\n  USHORT  usHSyncWidth;\n  USHORT  usVSyncOffset;\n  USHORT  usVSyncWidth;\n  USHORT  usImageHSize;\n  USHORT  usImageVSize;\n  UCHAR   ucHBorder;\n  UCHAR   ucVBorder;\n  ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_DTD_FORMAT;\n\n/****************************************************************************/\t\n// Structure used in LVDS_InfoTable \n//  * Need a document to describe this table\n/****************************************************************************/\t\n#define SUPPORTED_LCD_REFRESHRATE_30Hz          0x0004\n#define SUPPORTED_LCD_REFRESHRATE_40Hz          0x0008\n#define SUPPORTED_LCD_REFRESHRATE_50Hz          0x0010\n#define SUPPORTED_LCD_REFRESHRATE_60Hz          0x0020\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=1\ntypedef struct _ATOM_LVDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usModePatchTableOffset;\n  USHORT              usSupportedRefreshRate;     //Refer to panel info table in ATOMBIOS extension Spec.\n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}\n                                                 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}\n                                                 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}\n                                                 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}\n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n}ATOM_LVDS_INFO;\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=2\ntypedef struct _ATOM_LVDS_INFO_V12\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usExtInfoTableOffset;\n  USHORT              usSupportedRefreshRate;     //Refer to panel info table in ATOMBIOS extension Spec.\n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}\n                                                 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}\n                                                 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}\n                                                 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}\n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n  USHORT              usLCDVenderID;\n  USHORT              usLCDProductID;\n  UCHAR               ucLCDPanel_SpecialHandlingCap; \n\tUCHAR\t\t\t\t\t\t\t\tucPanelInfoSize;\t\t\t\t\t//  start from ATOM_DTD_FORMAT to end of panel info, include ExtInfoTable\n  UCHAR               ucReserved[2];\n}ATOM_LVDS_INFO_V12;\n\n//Definitions for ucLCDPanel_SpecialHandlingCap:\n\n//Once DAL sees this CAP is set, it will read EDID from LCD on its own instead of using sLCDTiming in ATOM_LVDS_INFO_V12. \n//Other entries in ATOM_LVDS_INFO_V12 are still valid/useful to DAL \n#define\tLCDPANEL_CAP_READ_EDID                  0x1\n\n//If a design supports DRR (dynamic refresh rate) on internal panels (LVDS or EDP), this cap is set in ucLCDPanel_SpecialHandlingCap together\n//with multiple supported refresh rates@usSupportedRefreshRate. This cap should not be set when only slow refresh rate is supported (static\n//refresh rate switch by SW. This is only valid from ATOM_LVDS_INFO_V12\n#define\tLCDPANEL_CAP_DRR_SUPPORTED              0x2\n\n//Use this cap bit for a quick reference whether an embadded panel (LCD1 ) is LVDS or eDP.\n#define\tLCDPANEL_CAP_eDP                        0x4\n\n\n//Color Bit Depth definition in EDID V1.4 @BYTE 14h\n//Bit 6  5  4\n                              //      0  0  0  -  Color bit depth is undefined\n                              //      0  0  1  -  6 Bits per Primary Color\n                              //      0  1  0  -  8 Bits per Primary Color\n                              //      0  1  1  - 10 Bits per Primary Color\n                              //      1  0  0  - 12 Bits per Primary Color\n                              //      1  0  1  - 14 Bits per Primary Color\n                              //      1  1  0  - 16 Bits per Primary Color\n                              //      1  1  1  - Reserved\n\n#define PANEL_COLOR_BIT_DEPTH_MASK    0x70\n\n// Bit7:{=0:Random Dithering disabled;1 Random Dithering enabled}   \n#define PANEL_RANDOM_DITHER   0x80\n#define PANEL_RANDOM_DITHER_MASK   0x80\n\n\n#define ATOM_LVDS_INFO_LAST  ATOM_LVDS_INFO_V12\n\ntypedef struct  _ATOM_PATCH_RECORD_MODE\n{\n  UCHAR     ucRecordType;\n  USHORT    usHDisp;\n  USHORT    usVDisp;\n}ATOM_PATCH_RECORD_MODE;\n\ntypedef struct  _ATOM_LCD_RTS_RECORD\n{\n  UCHAR     ucRecordType;\n  UCHAR     ucRTSValue;\n}ATOM_LCD_RTS_RECORD;\n\n//!! If the record below exits, it shoud always be the first record for easy use in command table!!! \n// The record below is only used when LVDS_Info is present. From ATOM_LVDS_INFO_V12, use ucLCDPanel_SpecialHandlingCap instead.\ntypedef struct  _ATOM_LCD_MODE_CONTROL_CAP\n{\n  UCHAR     ucRecordType;\n  USHORT    usLCDCap;\n}ATOM_LCD_MODE_CONTROL_CAP;\n\n#define LCD_MODE_CAP_BL_OFF                   1\n#define LCD_MODE_CAP_CRTC_OFF                 2\n#define LCD_MODE_CAP_PANEL_OFF                4\n\ntypedef struct _ATOM_FAKE_EDID_PATCH_RECORD\n{\n  UCHAR ucRecordType;\n  UCHAR ucFakeEDIDLength;\n  UCHAR ucFakeEDIDString[1];    // This actually has ucFakeEdidLength elements.\n} ATOM_FAKE_EDID_PATCH_RECORD;\n\ntypedef struct  _ATOM_PANEL_RESOLUTION_PATCH_RECORD\n{\n   UCHAR    ucRecordType;\n   USHORT\t\tusHSize;\n   USHORT\t\tusVSize;\n}ATOM_PANEL_RESOLUTION_PATCH_RECORD;\n\n#define LCD_MODE_PATCH_RECORD_MODE_TYPE       1\n#define LCD_RTS_RECORD_TYPE                   2\n#define LCD_CAP_RECORD_TYPE                   3\n#define LCD_FAKE_EDID_PATCH_RECORD_TYPE       4\n#define LCD_PANEL_RESOLUTION_RECORD_TYPE      5\n#define ATOM_RECORD_END_TYPE                  0xFF\n\n/****************************Spread Spectrum Info Table Definitions **********************/\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=2\ntypedef struct _ATOM_SPREAD_SPECTRUM_ASSIGNMENT\n{\n  USHORT              usSpreadSpectrumPercentage; \n  UCHAR               ucSpreadSpectrumType;\t    //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Bit2=1: PCIE REFCLK SS =0 iternal PPLL SS  Others:TBD\n  UCHAR               ucSS_Step;\n  UCHAR               ucSS_Delay;\n  UCHAR               ucSS_Id;\n  UCHAR               ucRecommendedRef_Div;\n  UCHAR               ucSS_Range;               //it was reserved for V11\n}ATOM_SPREAD_SPECTRUM_ASSIGNMENT;\n\n#define ATOM_MAX_SS_ENTRY                      16\n#define ATOM_DP_SS_ID1\t\t\t\t\t\t\t\t\t\t\t\t 0x0f1\t\t\t// SS ID for internal DP stream at 2.7Ghz. if ATOM_DP_SS_ID2 does not exist in SS_InfoTable, it is used for internal DP stream at 1.62Ghz as well. \n#define ATOM_DP_SS_ID2\t\t\t\t\t\t\t\t\t\t\t\t 0x0f2\t\t\t// SS ID for internal DP stream at 1.62Ghz, if it exists in SS_InfoTable. \n#define ATOM_LVLINK_2700MHz_SS_ID              0x0f3      // SS ID for LV link translator chip at 2.7Ghz\n#define ATOM_LVLINK_1620MHz_SS_ID              0x0f4      // SS ID for LV link translator chip at 1.62Ghz\n\n\n#define ATOM_SS_DOWN_SPREAD_MODE_MASK          0x00000000\n#define ATOM_SS_DOWN_SPREAD_MODE               0x00000000\n#define ATOM_SS_CENTRE_SPREAD_MODE_MASK        0x00000001\n#define ATOM_SS_CENTRE_SPREAD_MODE             0x00000001\n#define ATOM_INTERNAL_SS_MASK                  0x00000000\n#define ATOM_EXTERNAL_SS_MASK                  0x00000002\n#define EXEC_SS_STEP_SIZE_SHIFT                2\n#define EXEC_SS_DELAY_SHIFT                    4    \n#define ACTIVEDATA_TO_BLON_DELAY_SHIFT         4\n\ntypedef struct _ATOM_SPREAD_SPECTRUM_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_SPREAD_SPECTRUM_ASSIGNMENT   asSS_Info[ATOM_MAX_SS_ENTRY];\n}ATOM_SPREAD_SPECTRUM_INFO;\n\n/****************************************************************************/\t\n// Structure used in AnalogTV_InfoTable (Top level)\n/****************************************************************************/\t\n//ucTVBootUpDefaultStd definiton:\n\n//ATOM_TV_NTSC                1\n//ATOM_TV_NTSCJ               2\n//ATOM_TV_PAL                 3\n//ATOM_TV_PALM                4\n//ATOM_TV_PALCN               5\n//ATOM_TV_PALN                6\n//ATOM_TV_PAL60               7\n//ATOM_TV_SECAM               8\n\n//ucTVSupportedStd definition:\n#define NTSC_SUPPORT          0x1\n#define NTSCJ_SUPPORT         0x2\n\n#define PAL_SUPPORT           0x4\n#define PALM_SUPPORT          0x8\n#define PALCN_SUPPORT         0x10\n#define PALN_SUPPORT          0x20\n#define PAL60_SUPPORT         0x40\n#define SECAM_SUPPORT         0x80\n\n#define MAX_SUPPORTED_TV_TIMING    2\n\ntypedef struct _ATOM_ANALOG_TV_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    ucTV_SupportedStandard;\n  UCHAR                    ucTV_BootUpDefaultStandard; \n  UCHAR                    ucExt_TV_ASIC_ID;\n  UCHAR                    ucExt_TV_ASIC_SlaveAddr;\n  /*ATOM_DTD_FORMAT          aModeTimings[MAX_SUPPORTED_TV_TIMING];*/\n  ATOM_MODE_TIMING         aModeTimings[MAX_SUPPORTED_TV_TIMING];\n}ATOM_ANALOG_TV_INFO;\n\n#define MAX_SUPPORTED_TV_TIMING_V1_2    3\n\ntypedef struct _ATOM_ANALOG_TV_INFO_V1_2\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    ucTV_SupportedStandard;\n  UCHAR                    ucTV_BootUpDefaultStandard; \n  UCHAR                    ucExt_TV_ASIC_ID;\n  UCHAR                    ucExt_TV_ASIC_SlaveAddr;\n  ATOM_DTD_FORMAT          aModeTimings[MAX_SUPPORTED_TV_TIMING];\n}ATOM_ANALOG_TV_INFO_V1_2;\n\ntypedef struct _ATOM_DPCD_INFO\n{\n  UCHAR   ucRevisionNumber;        //10h : Revision 1.0; 11h : Revision 1.1   \n  UCHAR   ucMaxLinkRate;           //06h : 1.62Gbps per lane; 0Ah = 2.7Gbps per lane\n  UCHAR   ucMaxLane;               //Bits 4:0 = MAX_LANE_COUNT (1/2/4). Bit 7 = ENHANCED_FRAME_CAP \n  UCHAR   ucMaxDownSpread;         //Bit0 = 0: No Down spread; Bit0 = 1: 0.5% (Subject to change according to DP spec)\n}ATOM_DPCD_INFO;\n\n#define ATOM_DPCD_MAX_LANE_MASK    0x1F\n\n/**************************************************************************/\n// VRAM usage and their defintions\n\n// One chunk of VRAM used by Bios are for HWICON surfaces,EDID data.\n// Current Mode timing and Dail Timing and/or STD timing data EACH device. They can be broken down as below.\n// All the addresses below are the offsets from the frame buffer start.They all MUST be Dword aligned!\n// To driver: The physical address of this memory portion=mmFB_START(4K aligned)+ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR\n// To Bios:  ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR->MM_INDEX \n\n#ifndef VESA_MEMORY_IN_64K_BLOCK\n#define VESA_MEMORY_IN_64K_BLOCK        0x100       //256*64K=16Mb (Max. VESA memory is 16Mb!)\n#endif\n\n#define ATOM_EDID_RAW_DATASIZE          256         //In Bytes\n#define ATOM_HWICON_SURFACE_SIZE        4096        //In Bytes\n#define ATOM_HWICON_INFOTABLE_SIZE      32\n#define MAX_DTD_MODE_IN_VRAM            6\n#define ATOM_DTD_MODE_SUPPORT_TBL_SIZE  (MAX_DTD_MODE_IN_VRAM*28)    //28= (SIZEOF ATOM_DTD_FORMAT) \n#define ATOM_STD_MODE_SUPPORT_TBL_SIZE  32*8                         //32 is a predefined number,8= (SIZEOF ATOM_STD_FORMAT)\n#define DFP_ENCODER_TYPE_OFFSET\t\t\t\t\t0x80\n#define DP_ENCODER_LANE_NUM_OFFSET\t\t\t0x84\n#define DP_ENCODER_LINK_RATE_OFFSET\t\t\t0x88\n\n#define ATOM_HWICON1_SURFACE_ADDR       0\n#define ATOM_HWICON2_SURFACE_ADDR       (ATOM_HWICON1_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_HWICON_INFOTABLE_ADDR      (ATOM_HWICON2_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_CRT1_EDID_ADDR             (ATOM_HWICON_INFOTABLE_ADDR + ATOM_HWICON_INFOTABLE_SIZE)\n#define ATOM_CRT1_DTD_MODE_TBL_ADDR     (ATOM_CRT1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT1_STD_MODE_TBL_ADDR\t    (ATOM_CRT1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD1_EDID_ADDR             (ATOM_CRT1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD1_DTD_MODE_TBL_ADDR     (ATOM_LCD1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD1_STD_MODE_TBL_ADDR   \t(ATOM_LCD1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_TV1_DTD_MODE_TBL_ADDR      (ATOM_LCD1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP1_EDID_ADDR             (ATOM_TV1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP1_DTD_MODE_TBL_ADDR     (ATOM_DFP1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP1_STD_MODE_TBL_ADDR\t    (ATOM_DFP1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CRT2_EDID_ADDR             (ATOM_DFP1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CRT2_DTD_MODE_TBL_ADDR     (ATOM_CRT2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT2_STD_MODE_TBL_ADDR\t    (ATOM_CRT2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD2_EDID_ADDR             (ATOM_CRT2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD2_DTD_MODE_TBL_ADDR     (ATOM_LCD2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD2_STD_MODE_TBL_ADDR   \t(ATOM_LCD2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP6_EDID_ADDR             (ATOM_LCD2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP6_DTD_MODE_TBL_ADDR     (ATOM_DFP6_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP6_STD_MODE_TBL_ADDR     (ATOM_DFP6_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP2_EDID_ADDR             (ATOM_DFP6_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP2_DTD_MODE_TBL_ADDR     (ATOM_DFP2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP2_STD_MODE_TBL_ADDR     (ATOM_DFP2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CV_EDID_ADDR               (ATOM_DFP2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CV_DTD_MODE_TBL_ADDR       (ATOM_CV_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CV_STD_MODE_TBL_ADDR       (ATOM_CV_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP3_EDID_ADDR             (ATOM_CV_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP3_DTD_MODE_TBL_ADDR     (ATOM_DFP3_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP3_STD_MODE_TBL_ADDR     (ATOM_DFP3_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP4_EDID_ADDR             (ATOM_DFP3_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP4_DTD_MODE_TBL_ADDR     (ATOM_DFP4_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP4_STD_MODE_TBL_ADDR     (ATOM_DFP4_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP5_EDID_ADDR             (ATOM_DFP4_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP5_DTD_MODE_TBL_ADDR     (ATOM_DFP5_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP5_STD_MODE_TBL_ADDR     (ATOM_DFP5_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DP_TRAINING_TBL_ADDR\t\t\t\t(ATOM_DFP5_STD_MODE_TBL_ADDR+ATOM_STD_MODE_SUPPORT_TBL_SIZE)       \n\n#define ATOM_STACK_STORAGE_START        (ATOM_DP_TRAINING_TBL_ADDR+256)       \n#define ATOM_STACK_STORAGE_END          ATOM_STACK_STORAGE_START+512        \n\n//The size below is in Kb!\n#define ATOM_VRAM_RESERVE_SIZE         ((((ATOM_STACK_STORAGE_END - ATOM_HWICON1_SURFACE_ADDR)>>10)+4)&0xFFFC)\n   \n#define\tATOM_VRAM_OPERATION_FLAGS_MASK         0xC0000000L\n#define ATOM_VRAM_OPERATION_FLAGS_SHIFT        30\n#define\tATOM_VRAM_BLOCK_NEEDS_NO_RESERVATION   0x1\n#define\tATOM_VRAM_BLOCK_NEEDS_RESERVATION      0x0\n\n/***********************************************************************************/\t\n// Structure used in VRAM_UsageByFirmwareTable\n// Note1: This table is filled by SetBiosReservationStartInFB in CoreCommSubs.asm\n//        at running time.   \n// note2: From RV770, the memory is more than 32bit addressable, so we will change \n//        ucTableFormatRevision=1,ucTableContentRevision=4, the strcuture remains \n//        exactly same as 1.1 and 1.2 (1.3 is never in use), but ulStartAddrUsedByFirmware \n//        (in offset to start of memory address) is KB aligned instead of byte aligend.\n/***********************************************************************************/\t\n// Note3:\n/* If we change usReserved to \"usFBUsedbyDrvInKB\", then to VBIOS this usFBUsedbyDrvInKB is a predefined, unchanged constant across VGA or non VGA adapter,\nfor CAIL, The size of FB access area is known, only thing missing is the Offset of FB Access area, so we can  have:\n\nIf (ulStartAddrUsedByFirmware!=0)\nFBAccessAreaOffset= ulStartAddrUsedByFirmware - usFBUsedbyDrvInKB;\nReserved area has been claimed by VBIOS including this FB access area; CAIL doesn't need to reserve any extra area for this purpose\nelse\t//Non VGA case\n if (FB_Size<=2Gb)\n    FBAccessAreaOffset= FB_Size - usFBUsedbyDrvInKB;\n else\n\t  FBAccessAreaOffset= Aper_Size - usFBUsedbyDrvInKB\n\nCAIL needs to claim an reserved area defined by FBAccessAreaOffset and usFBUsedbyDrvInKB in non VGA case.*/\n\n#define ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO\t\t\t1\n\ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usReserved;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_FIRMWARE_VRAM_RESERVE_INFO\tasFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE;\n\n// change verion to 1.5, when allow driver to allocate the vram area for command table access. \ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usFBUsedByDrvInKb;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5\tasFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5;\n\n/****************************************************************************/\t\n// Structure used in GPIO_Pin_LUTTable\n/****************************************************************************/\t\ntypedef struct _ATOM_GPIO_PIN_ASSIGNMENT\n{\n  USHORT                   usGpioPin_AIndex;\n  UCHAR                    ucGpioPinBitShift;\n  UCHAR                    ucGPIO_ID;\n}ATOM_GPIO_PIN_ASSIGNMENT;\n\ntypedef struct _ATOM_GPIO_PIN_LUT\n{\n  ATOM_COMMON_TABLE_HEADER  sHeader;\n  ATOM_GPIO_PIN_ASSIGNMENT\tasGPIO_Pin[1];\n}ATOM_GPIO_PIN_LUT;\n\n/****************************************************************************/\t\n// Structure used in ComponentVideoInfoTable\t\n/****************************************************************************/\t\n#define GPIO_PIN_ACTIVE_HIGH          0x1\n\n#define MAX_SUPPORTED_CV_STANDARDS    5\n\n// definitions for ATOM_D_INFO.ucSettings\n#define ATOM_GPIO_SETTINGS_BITSHIFT_MASK  0x1F    // [4:0]\n#define ATOM_GPIO_SETTINGS_RESERVED_MASK  0x60    // [6:5] = must be zeroed out\n#define ATOM_GPIO_SETTINGS_ACTIVE_MASK    0x80    // [7]\n\ntypedef struct _ATOM_GPIO_INFO\n{\n  USHORT  usAOffset;\n  UCHAR   ucSettings;\n  UCHAR   ucReserved;\n}ATOM_GPIO_INFO;\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.ucMiscInfo (bit vector)\n#define ATOM_CV_RESTRICT_FORMAT_SELECTION           0x2\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.uc480i/uc480p/uc720p/uc1080i\n#define ATOM_GPIO_DEFAULT_MODE_EN                   0x80 //[7];\n#define ATOM_GPIO_SETTING_PERMODE_MASK              0x7F //[6:0]\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.ucLetterBoxMode\n//Line 3 out put 5V.\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_A       0x01     //represent gpio 3 state for 16:9\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_B       0x02     //represent gpio 4 state for 16:9\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_SHIFT   0x0   \n\n//Line 3 out put 2.2V              \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_A 0x04     //represent gpio 3 state for 4:3 Letter box\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_B 0x08     //represent gpio 4 state for 4:3 Letter box\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_SHIFT 0x2     \n\n//Line 3 out put 0V\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_A        0x10     //represent gpio 3 state for 4:3\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_B        0x20     //represent gpio 4 state for 4:3\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_SHIFT    0x4 \n\n#define ATOM_CV_LINE3_ASPECTRATIO_MASK              0x3F     // bit [5:0]\n\n#define ATOM_CV_LINE3_ASPECTRATIO_EXIST             0x80     //bit 7\n\n//GPIO bit index in gpio setting per mode value, also represend the block no. in gpio blocks.\n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_A   3   //bit 3 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.\n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_B   4   //bit 4 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.\n\n\ntypedef struct _ATOM_COMPONENT_VIDEO_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT             usMask_PinRegisterIndex;\n  USHORT             usEN_PinRegisterIndex;\n  USHORT             usY_PinRegisterIndex;\n  USHORT             usA_PinRegisterIndex;\n  UCHAR              ucBitShift;\n  UCHAR              ucPinActiveState;  //ucPinActiveState: Bit0=1 active high, =0 active low\n  ATOM_DTD_FORMAT    sReserved;         // must be zeroed out\n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucReserved[3];\n  UCHAR              ucNumOfWbGpioBlocks; //For Component video D-Connector support. If zere, NTSC type connector\n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=1\ntypedef struct _ATOM_COMPONENT_VIDEO_INFO_V21\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucReserved;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucNumOfWbGpioBlocks; //For Component video D-Connector support. If zere, NTSC type connector\n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO_V21;\n\n#define ATOM_COMPONENT_VIDEO_INFO_LAST  ATOM_COMPONENT_VIDEO_INFO_V21\n\n/****************************************************************************/\t\n// Structure used in object_InfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_OBJECT_HEADER\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset; //only available when Protection block is independent.\n  USHORT                    usDisplayPathTableOffset;\n}ATOM_OBJECT_HEADER;\n\ntypedef struct _ATOM_OBJECT_HEADER_V3\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset; //only available when Protection block is independent.\n  USHORT                    usDisplayPathTableOffset;\n  USHORT                    usMiscObjectTableOffset;\n}ATOM_OBJECT_HEADER_V3;\n\ntypedef struct  _ATOM_DISPLAY_OBJECT_PATH\n{\n  USHORT    usDeviceTag;                                   //supported device \n  USHORT    usSize;                                        //the size of ATOM_DISPLAY_OBJECT_PATH\n  USHORT    usConnObjectId;                                //Connector Object ID \n  USHORT    usGPUObjectId;                                 //GPU ID \n  USHORT    usGraphicObjIds[1];                             //1st Encoder Obj source from GPU to last Graphic Obj destinate to connector.\n}ATOM_DISPLAY_OBJECT_PATH;\n\ntypedef struct _ATOM_DISPLAY_OBJECT_PATH_TABLE\n{\n  UCHAR                           ucNumOfDispPath;\n  UCHAR                           ucVersion;\n  UCHAR                           ucPadding[2];\n  ATOM_DISPLAY_OBJECT_PATH        asDispPath[1];\n}ATOM_DISPLAY_OBJECT_PATH_TABLE;\n\n\ntypedef struct _ATOM_OBJECT                                //each object has this structure    \n{\n  USHORT              usObjectID;\n  USHORT              usSrcDstTableOffset;\n  USHORT              usRecordOffset;                     //this pointing to a bunch of records defined below\n  USHORT              usReserved;\n}ATOM_OBJECT;\n\ntypedef struct _ATOM_OBJECT_TABLE                         //Above 4 object table offset pointing to a bunch of objects all have this structure     \n{\n  UCHAR               ucNumberOfObjects;\n  UCHAR               ucPadding[3];\n  ATOM_OBJECT         asObjects[1];\n}ATOM_OBJECT_TABLE;\n\ntypedef struct _ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT         //usSrcDstTableOffset pointing to this structure\n{\n  UCHAR               ucNumberOfSrc;\n  USHORT              usSrcObjectID[1];\n  UCHAR               ucNumberOfDst;\n  USHORT              usDstObjectID[1];\n}ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT;\n\n\n//Two definitions below are for OPM on MXM module designs\n\n#define EXT_HPDPIN_LUTINDEX_0                   0\n#define EXT_HPDPIN_LUTINDEX_1                   1\n#define EXT_HPDPIN_LUTINDEX_2                   2\n#define EXT_HPDPIN_LUTINDEX_3                   3\n#define EXT_HPDPIN_LUTINDEX_4                   4\n#define EXT_HPDPIN_LUTINDEX_5                   5\n#define EXT_HPDPIN_LUTINDEX_6                   6\n#define EXT_HPDPIN_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES   (EXT_HPDPIN_LUTINDEX_7+1)\n\n#define EXT_AUXDDC_LUTINDEX_0                   0\n#define EXT_AUXDDC_LUTINDEX_1                   1\n#define EXT_AUXDDC_LUTINDEX_2                   2\n#define EXT_AUXDDC_LUTINDEX_3                   3\n#define EXT_AUXDDC_LUTINDEX_4                   4\n#define EXT_AUXDDC_LUTINDEX_5                   5\n#define EXT_AUXDDC_LUTINDEX_6                   6\n#define EXT_AUXDDC_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES   (EXT_AUXDDC_LUTINDEX_7+1)\n\ntypedef struct _EXT_DISPLAY_PATH\n{\n  USHORT  usDeviceTag;                    //A bit vector to show what devices are supported \n  USHORT  usDeviceACPIEnum;               //16bit device ACPI id. \n  USHORT  usDeviceConnector;              //A physical connector for displays to plug in, using object connector definitions\n  UCHAR   ucExtAUXDDCLutIndex;            //An index into external AUX/DDC channel LUT\n  UCHAR   ucExtHPDPINLutIndex;            //An index into external HPD pin LUT\n  USHORT  usExtEncoderObjId;              //external encoder object id\n  USHORT  usReserved[3]; \n}EXT_DISPLAY_PATH;\n   \n#define NUMBER_OF_UCHAR_FOR_GUID          16\n#define MAX_NUMBER_OF_EXT_DISPLAY_PATH    7\n\ntypedef  struct _ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR                    ucGuid [NUMBER_OF_UCHAR_FOR_GUID];     // a GUID is a 16 byte long string\n  EXT_DISPLAY_PATH         sPath[MAX_NUMBER_OF_EXT_DISPLAY_PATH]; // total of fixed 7 entries.\n  UCHAR                    ucChecksum;                            // a  simple Checksum of the sum of whole structure equal to 0x0. \n  UCHAR                    Reserved [7];                          // for potential expansion\n}ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO;\n\n//Related definitions, all records are differnt but they have a commond header\ntypedef struct _ATOM_COMMON_RECORD_HEADER\n{\n  UCHAR               ucRecordType;                      //An emun to indicate the record type\n  UCHAR               ucRecordSize;                      //The size of the whole record in byte\n}ATOM_COMMON_RECORD_HEADER;\n\n\n#define ATOM_I2C_RECORD_TYPE                           1         \n#define ATOM_HPD_INT_RECORD_TYPE                       2\n#define ATOM_OUTPUT_PROTECTION_RECORD_TYPE             3\n#define ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE          4\n#define\tATOM_CONNECTOR_DVI_EXT_INPUT_RECORD_TYPE\t     5 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_ENCODER_FPGA_CONTROL_RECORD_TYPE          6 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD_TYPE      7\n#define ATOM_JTAG_RECORD_TYPE                          8 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_OBJECT_GPIO_CNTL_RECORD_TYPE              9\n#define ATOM_ENCODER_DVO_CF_RECORD_TYPE               10\n#define ATOM_CONNECTOR_CF_RECORD_TYPE                 11\n#define\tATOM_CONNECTOR_HARDCODE_DTD_RECORD_TYPE\t      12\n#define ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD_TYPE  13\n#define ATOM_ROUTER_DDC_PATH_SELECT_RECORD_TYPE\t      14\n#define ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD_TYPE\t15\n#define ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE          16 //This is for the case when connectors are not known to object table\n#define ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE          17 //This is for the case when connectors are not known to object table\n#define ATOM_OBJECT_LINK_RECORD_TYPE                   18 //Once this record is present under one object, it indicats the oobject is linked to another obj described by the record\n#define ATOM_CONNECTOR_REMOTE_CAP_RECORD_TYPE          19\n\n\n//Must be updated when new record type is added,equal to that record definition!\n#define ATOM_MAX_OBJECT_RECORD_NUMBER             ATOM_CONNECTOR_REMOTE_CAP_RECORD_TYPE\n\ntypedef struct  _ATOM_I2C_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          sucI2cId; \n  UCHAR                       ucI2CAddr;              //The slave address, it's 0 when the record is attached to connector for DDC\n}ATOM_I2C_RECORD;\n\ntypedef struct  _ATOM_HPD_INT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDIntGPIOID;         //Corresponding block in GPIO_PIN_INFO table gives the pin info           \n  UCHAR                       ucPlugged_PinState;\n}ATOM_HPD_INT_RECORD;\n\n\ntypedef struct  _ATOM_OUTPUT_PROTECTION_RECORD \n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucProtectionFlag;\n  UCHAR                       ucReserved;\n}ATOM_OUTPUT_PROTECTION_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG\n{\n  ULONG                       ulACPIDeviceEnum;       //Reserved for now\n  USHORT                      usDeviceID;             //This Id is same as \"ATOM_DEVICE_XXX_SUPPORT\"\n  USHORT                      usPadding;\n}ATOM_CONNECTOR_DEVICE_TAG;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucNumberOfDevice;\n  UCHAR                       ucReserved;\n  ATOM_CONNECTOR_DEVICE_TAG   asDeviceTag[1];         //This Id is same as \"ATOM_DEVICE_XXX_SUPPORT\", 1 is only for allocation\n}ATOM_CONNECTOR_DEVICE_TAG_RECORD;\n\n\ntypedef struct  _ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR\t\t\t\t\t\t            ucConfigGPIOID;\n  UCHAR\t\t\t\t\t\t            ucConfigGPIOState;\t    //Set to 1 when it's active high to enable external flow in\n  UCHAR                       ucFlowinGPIPID;\n  UCHAR                       ucExtInGPIPID;\n}ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD;\n\ntypedef struct  _ATOM_ENCODER_FPGA_CONTROL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucCTL1GPIO_ID;\n  UCHAR                       ucCTL1GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTL2GPIO_ID;\n  UCHAR                       ucCTL2GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTL3GPIO_ID;\n  UCHAR                       ucCTL3GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTLFPGA_IN_ID;\n  UCHAR                       ucPadding[3];\n}ATOM_ENCODER_FPGA_CONTROL_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucGPIOID;               //Corresponding block in GPIO_PIN_INFO table gives the pin info \n  UCHAR                       ucTVActiveState;        //Indicating when the pin==0 or 1 when TV is connected\n}ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD;\n\ntypedef struct  _ATOM_JTAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucTMSGPIO_ID;\n  UCHAR                       ucTMSGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTCKGPIO_ID;\n  UCHAR                       ucTCKGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTDOGPIO_ID;\n  UCHAR                       ucTDOGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTDIGPIO_ID;\n  UCHAR                       ucTDIGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucPadding[2];\n}ATOM_JTAG_RECORD;\n\n\n//The following generic object gpio pin control record type will replace JTAG_RECORD/FPGA_CONTROL_RECORD/DVI_EXT_INPUT_RECORD above gradually\ntypedef struct _ATOM_GPIO_PIN_CONTROL_PAIR\n{\n  UCHAR                       ucGPIOID;               // GPIO_ID, find the corresponding ID in GPIO_LUT table\n  UCHAR                       ucGPIO_PinState;        // Pin state showing how to set-up the pin\n}ATOM_GPIO_PIN_CONTROL_PAIR;\n\ntypedef struct  _ATOM_OBJECT_GPIO_CNTL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucFlags;                // Future expnadibility\n  UCHAR                       ucNumberOfPins;         // Number of GPIO pins used to control the object\n  ATOM_GPIO_PIN_CONTROL_PAIR  asGpio[1];              // the real gpio pin pair determined by number of pins ucNumberOfPins\n}ATOM_OBJECT_GPIO_CNTL_RECORD;\n\n//Definitions for GPIO pin state \n#define GPIO_PIN_TYPE_INPUT             0x00\n#define GPIO_PIN_TYPE_OUTPUT            0x10\n#define GPIO_PIN_TYPE_HW_CONTROL        0x20\n\n//For GPIO_PIN_TYPE_OUTPUT the following is defined \n#define GPIO_PIN_OUTPUT_STATE_MASK      0x01\n#define GPIO_PIN_OUTPUT_STATE_SHIFT     0\n#define GPIO_PIN_STATE_ACTIVE_LOW       0x0\n#define GPIO_PIN_STATE_ACTIVE_HIGH      0x1\n\n// Indexes to GPIO array in GLSync record \n#define ATOM_GPIO_INDEX_GLSYNC_REFCLK    0\n#define ATOM_GPIO_INDEX_GLSYNC_HSYNC     1\n#define ATOM_GPIO_INDEX_GLSYNC_VSYNC     2\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_REQ  3\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_GNT  4\n#define ATOM_GPIO_INDEX_GLSYNC_INTERRUPT 5\n#define ATOM_GPIO_INDEX_GLSYNC_V_RESET   6\n#define ATOM_GPIO_INDEX_GLSYNC_MAX       7\n\ntypedef struct  _ATOM_ENCODER_DVO_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ULONG                       ulStrengthControl;      // DVOA strength control for CF\n  UCHAR                       ucPadding[2];\n}ATOM_ENCODER_DVO_CF_RECORD;\n\n// value for ATOM_CONNECTOR_CF_RECORD.ucConnectedDvoBundle\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_UPPER12BITBUNDLEA   1\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_LOWER12BITBUNDLEB   2\n\ntypedef struct  _ATOM_CONNECTOR_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usMaxPixClk;\n  UCHAR                       ucFlowCntlGpioId;\n  UCHAR                       ucSwapCntlGpioId;\n  UCHAR                       ucConnectedDvoBundle;\n  UCHAR                       ucPadding;\n}ATOM_CONNECTOR_CF_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_HARDCODE_DTD_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n\tATOM_DTD_FORMAT\t\t\t\t\t\t\tasTiming;\n}ATOM_CONNECTOR_HARDCODE_DTD_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;                //ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD_TYPE\n  UCHAR                       ucSubConnectorType;     //CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D|X_ID_DUAL_LINK_DVI_D|HDMI_TYPE_A\n  UCHAR                       ucReserved;\n}ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD;\n\n\ntypedef struct _ATOM_ROUTER_DDC_PATH_SELECT_RECORD\n{\n\tATOM_COMMON_RECORD_HEADER   sheader;                \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxType;\t\t\t\t\t\t\t//decide the number of ucMuxState, =0, no pin state, =1: single state with complement, >1: multiple state\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxControlPin;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxState[2];\t\t\t\t\t//for alligment purpose\n}ATOM_ROUTER_DDC_PATH_SELECT_RECORD;\n\ntypedef struct _ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD\n{\n\tATOM_COMMON_RECORD_HEADER   sheader;                \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxType;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxControlPin;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxState[2];\t\t\t\t\t//for alligment purpose\n}ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD;\n\n// define ucMuxType\n#define ATOM_ROUTER_MUX_PIN_STATE_MASK\t\t\t\t\t\t\t\t0x0f\n#define ATOM_ROUTER_MUX_PIN_SINGLE_STATE_COMPLEMENT\t\t0x01\n\ntypedef struct _ATOM_CONNECTOR_HPDPIN_LUT_RECORD     //record for ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDPINMap[MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES];  //An fixed size array which maps external pins to internal GPIO_PIN_INFO table \n}ATOM_CONNECTOR_HPDPIN_LUT_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_AUXDDC_LUT_RECORD  //record for ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          ucAUXDDCMap[MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES];  //An fixed size array which maps external pins to internal DDC ID\n}ATOM_CONNECTOR_AUXDDC_LUT_RECORD;\n\ntypedef struct _ATOM_OBJECT_LINK_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usObjectID;         //could be connector, encorder or other object in object.h\n}ATOM_OBJECT_LINK_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_REMOTE_CAP_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usReserved;\n}ATOM_CONNECTOR_REMOTE_CAP_RECORD;\n\n/****************************************************************************/\t\n// ASIC voltage data table\n/****************************************************************************/\t\ntypedef struct  _ATOM_VOLTAGE_INFO_HEADER\n{\n   USHORT   usVDDCBaseLevel;                //In number of 50mv unit\n   USHORT   usReserved;                     //For possible extension table offset\n   UCHAR    ucNumOfVoltageEntries;\n   UCHAR    ucBytesPerVoltageEntry;\n   UCHAR    ucVoltageStep;                  //Indicating in how many mv increament is one step, 0.5mv unit\n   UCHAR    ucDefaultVoltageEntry;\n   UCHAR    ucVoltageControlI2cLine;\n   UCHAR    ucVoltageControlAddress;\n   UCHAR    ucVoltageControlOffset;\n}ATOM_VOLTAGE_INFO_HEADER;\n\ntypedef struct  _ATOM_VOLTAGE_INFO\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n   ATOM_VOLTAGE_INFO_HEADER viHeader;\n   UCHAR    ucVoltageEntries[64];            //64 is for allocation, the actual number of entry is present at ucNumOfVoltageEntries*ucBytesPerVoltageEntry\n}ATOM_VOLTAGE_INFO;\n\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA\n{\n   USHORT   usVoltageBaseLevel;             // In number of 1mv unit\n   USHORT   usVoltageStep;                  // Indicating in how many mv increament is one step, 1mv unit\n\t UCHAR\t\tucNumOfVoltageEntries;\t\t\t\t\t// Number of Voltage Entry, which indicate max Voltage\n\t UCHAR\t\tucFlag;\t\t\t\t\t\t\t\t\t\t\t\t\t// bit0=0 :step is 1mv =1 0.5mv\n\t UCHAR\t\tucBaseVID;\t\t\t\t\t\t\t\t\t\t\t// if there is no lookup table, VID= BaseVID + ( Vol - BaseLevle ) /VoltageStep\n\t UCHAR\t\tucReserved;\n\t UCHAR\t\tucVIDAdjustEntries[32];\t\t\t\t\t// 32 is for allocation, the actual number of entry is present at ucNumOfVoltageEntries\n}ATOM_VOLTAGE_FORMULA;\n\ntypedef struct  _VOLTAGE_LUT_ENTRY\n{\n\t USHORT\t\tusVoltageCode;\t\t\t\t\t\t\t\t\t// The Voltage ID, either GPIO or I2C code\n\t USHORT\t\tusVoltageValue;\t\t\t\t\t\t\t\t\t// The corresponding Voltage Value, in mV\n}VOLTAGE_LUT_ENTRY;\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA_V2\n{\n\t UCHAR\t\tucNumOfVoltageEntries;\t\t\t\t\t// Number of Voltage Entry, which indicate max Voltage\n\t UCHAR\t\tucReserved[3];\n\t VOLTAGE_LUT_ENTRY asVIDAdjustEntries[32];// 32 is for allocation, the actual number of entries is in ucNumOfVoltageEntries\n}ATOM_VOLTAGE_FORMULA_V2;\n\ntypedef struct _ATOM_VOLTAGE_CONTROL\n{\n\tUCHAR\t\t ucVoltageControlId;\t\t\t\t\t\t\t//Indicate it is controlled by I2C or GPIO or HW state machine\t\t\n  UCHAR    ucVoltageControlI2cLine;\n  UCHAR    ucVoltageControlAddress;\n  UCHAR    ucVoltageControlOffset;\t \t\n  USHORT   usGpioPin_AIndex;\t\t\t\t\t\t\t\t//GPIO_PAD register index\n  UCHAR    ucGpioPinBitShift[9];\t\t\t\t\t\t//at most 8 pin support 255 VIDs, termintate with 0xff\n\tUCHAR\t\t ucReserved;\n}ATOM_VOLTAGE_CONTROL;\n\n// Define ucVoltageControlId\n#define\tVOLTAGE_CONTROLLED_BY_HW\t\t\t\t\t\t\t0x00\n#define\tVOLTAGE_CONTROLLED_BY_I2C_MASK\t\t\t\t0x7F\n#define\tVOLTAGE_CONTROLLED_BY_GPIO\t\t\t\t\t\t0x80\n#define\tVOLTAGE_CONTROL_ID_LM64\t\t\t\t\t\t\t\t0x01\t\t\t\t\t\t\t\t\t//I2C control, used for R5xx Core Voltage\n#define\tVOLTAGE_CONTROL_ID_DAC\t\t\t\t\t\t\t\t0x02\t\t\t\t\t\t\t\t\t//I2C control, used for R5xx/R6xx MVDDC,MVDDQ or VDDCI\n#define\tVOLTAGE_CONTROL_ID_VT116xM\t\t\t\t\t\t0x03\t\t\t\t\t\t\t\t\t//I2C control, used for R6xx Core Voltage\n#define VOLTAGE_CONTROL_ID_DS4402\t\t\t\t\t\t\t0x04\t\t\t\t\t\t\t\t\t\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT\n{\n \t UCHAR\t\tucVoltageType;\t\t\t\t\t\t\t\t\t//Indicate Voltage Source: VDDC, MVDDC, MVDDQ or MVDDCI\t \n\t UCHAR\t\tucSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//Size of Object\t\n\t ATOM_VOLTAGE_CONTROL\t\t\tasControl;\t\t\t//describ how to control \t \n \t ATOM_VOLTAGE_FORMULA\t\t\tasFormula;\t\t\t//Indicate How to convert real Voltage to VID \n}ATOM_VOLTAGE_OBJECT;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_V2\n{\n \t UCHAR\t\tucVoltageType;\t\t\t\t\t\t\t\t\t//Indicate Voltage Source: VDDC, MVDDC, MVDDQ or MVDDCI\t \n\t UCHAR\t\tucSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//Size of Object\t\n\t ATOM_VOLTAGE_CONTROL\t\t\tasControl;\t\t\t//describ how to control \t \n \t ATOM_VOLTAGE_FORMULA_V2\tasFormula;\t\t\t//Indicate How to convert real Voltage to VID \n}ATOM_VOLTAGE_OBJECT_V2;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n\t ATOM_VOLTAGE_OBJECT\t\t\tasVoltageObj[3];\t//Info for Voltage control\t  \t \n}ATOM_VOLTAGE_OBJECT_INFO;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO_V2\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n\t ATOM_VOLTAGE_OBJECT_V2\t\t\tasVoltageObj[3];\t//Info for Voltage control\t  \t \n}ATOM_VOLTAGE_OBJECT_INFO_V2;\n\ntypedef struct  _ATOM_LEAKID_VOLTAGE\n{\n\tUCHAR\t\tucLeakageId;\n\tUCHAR\t\tucReserved;\n\tUSHORT\tusVoltage;\n}ATOM_LEAKID_VOLTAGE;\n\ntypedef struct  _ATOM_ASIC_PROFILE_VOLTAGE\n{\n\tUCHAR\t\tucProfileId;\n\tUCHAR\t\tucReserved;\n\tUSHORT\tusSize;\n\tUSHORT\tusEfuseSpareStartAddr;\n\tUSHORT\tusFuseIndex[8];\t\t\t\t\t\t\t\t\t\t\t\t//from LSB to MSB, Max 8bit,end of 0xffff if less than 8 efuse id, \n\tATOM_LEAKID_VOLTAGE\t\t\t\t\tasLeakVol[2];\t\t\t//Leakid and relatd voltage\n}ATOM_ASIC_PROFILE_VOLTAGE;\n\n//ucProfileId\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_VOLTAGE\t\t\t1\t\t\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_PERFORMANCE_VOLTAGE\t\t\t1\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_THERMAL_VOLTAGE\t\t\t\t\t2\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t\t\tasHeader; \n\tATOM_ASIC_PROFILE_VOLTAGE\t\t\tasVoltage;\n}ATOM_ASIC_PROFILING_INFO;\n\ntypedef struct _ATOM_POWER_SOURCE_OBJECT\n{\n\tUCHAR\tucPwrSrcId;\t\t\t\t\t\t\t\t\t\t\t\t\t// Power source\n\tUCHAR\tucPwrSensorType;\t\t\t\t\t\t\t\t\t\t// GPIO, I2C or none\n\tUCHAR\tucPwrSensId;\t\t\t\t\t\t\t\t\t\t\t  // if GPIO detect, it is GPIO id,  if I2C detect, it is I2C id\n\tUCHAR\tucPwrSensSlaveAddr;\t\t\t\t\t\t\t\t\t// Slave address if I2C detect\n\tUCHAR ucPwrSensRegIndex;\t\t\t\t\t\t\t\t\t// I2C register Index if I2C detect\n\tUCHAR ucPwrSensRegBitMask;\t\t\t\t\t\t\t\t// detect which bit is used if I2C detect\n\tUCHAR\tucPwrSensActiveState;\t\t\t\t\t\t\t\t// high active or low active\n\tUCHAR\tucReserve[3];\t\t\t\t\t\t\t\t\t\t\t\t// reserve\t\t\n\tUSHORT usSensPwr;\t\t\t\t\t\t\t\t\t\t\t\t\t// in unit of watt\n}ATOM_POWER_SOURCE_OBJECT;\n\ntypedef struct _ATOM_POWER_SOURCE_INFO\n{\n\t\tATOM_COMMON_TABLE_HEADER\t\tasHeader;\n\t\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tasPwrbehave[16];\n\t\tATOM_POWER_SOURCE_OBJECT\t\tasPwrObj[1];\n}ATOM_POWER_SOURCE_INFO;\n\n\n//Define ucPwrSrcId\n#define POWERSOURCE_PCIE_ID1\t\t\t\t\t\t0x00\n#define POWERSOURCE_6PIN_CONNECTOR_ID1\t0x01\n#define POWERSOURCE_8PIN_CONNECTOR_ID1\t0x02\n#define POWERSOURCE_6PIN_CONNECTOR_ID2\t0x04\n#define POWERSOURCE_8PIN_CONNECTOR_ID2\t0x08\n\n//define ucPwrSensorId\n#define POWER_SENSOR_ALWAYS\t\t\t\t\t\t\t0x00\n#define POWER_SENSOR_GPIO\t\t\t\t\t\t\t\t0x01\n#define POWER_SENSOR_I2C\t\t\t\t\t\t\t\t0x02\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V6\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;          \n  ULONG  ulBootUpUMAClock;          \n  ULONG  ulReserved1[8];            \n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulOtherDisplayMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulReserved2[3];            \n  ULONG  ulSystemConfig;            \n  ULONG  ulCPUCapInfo;              \n  USHORT usMaxNBVoltage;  \n  USHORT usMinNBVoltage;  \n  USHORT usBootUpNBVoltage;         \n  USHORT usExtDispConnInfoOffset;  \n  UCHAR  ucHtcTmpLmt;   \n  UCHAR  ucTjOffset;    \n  UCHAR  ucMemoryType;  \n  UCHAR  ucUMAChannelNumber;\n  ULONG  ulCSR_M3_ARB_CNTL_DEFAULT[10];  \n  ULONG  ulCSR_M3_ARB_CNTL_UVD[10]; \n  ULONG  ulCSR_M3_ARB_CNTL_FS3D[10];\n  ULONG  ulReserved3[42]; \n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;   \n}ATOM_INTEGRATED_SYSTEM_INFO_V6;   \n\n/**********************************************************************************************************************\n// ATOM_INTEGRATED_SYSTEM_INFO_V6 Description\n//ulBootUpEngineClock:              VBIOS bootup Engine clock frequency, in 10kHz unit. \n//ulDentistVCOFreq:                 Dentist VCO clock in 10kHz unit. \n//ulBootUpUMAClock:                 System memory boot up clock frequency in 10Khz unit. \n//ulReserved1[8]                    Reserved by now, must be 0x0. \n//ulBootUpReqDisplayVector\t        VBIOS boot up display IDs\n//                                  ATOM_DEVICE_CRT1_SUPPORT                  0x0001\n//                                  ATOM_DEVICE_CRT2_SUPPORT                  0x0010\n//                                  ATOM_DEVICE_DFP1_SUPPORT                  0x0008 \n//                                  ATOM_DEVICE_DFP6_SUPPORT                  0x0040 \n//                                  ATOM_DEVICE_DFP2_SUPPORT                  0x0080       \n//                                  ATOM_DEVICE_DFP3_SUPPORT                  0x0200       \n//                                  ATOM_DEVICE_DFP4_SUPPORT                  0x0400        \n//                                  ATOM_DEVICE_DFP5_SUPPORT                  0x0800\n//                                  ATOM_DEVICE_LCD1_SUPPORT                  0x0002\n//ulOtherDisplayMisc      \t        Other display related flags, not defined yet. \n//ulGPUCapInfo                      TBD\n//ulReserved2[3]                    must be 0x0 for the reserved.\n//ulSystemConfig                    TBD\n//ulCPUCapInfo                      TBD\n//usMaxNBVoltage                    High NB voltage in unit of mv, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse. \n//usMinNBVoltage                    Low NB voltage in unit of mv, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse.\n//usBootUpNBVoltage                 Boot up NB voltage in unit of mv.\n//ucHtcTmpLmt                       Bit [22:16] of D24F3x64 Thermal Control (HTC) Register.\n//ucTjOffset                        Bit [28:22] of D24F3xE4 Thermtrip Status Register,may not be needed.\n//ucMemoryType                      [3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved.\n//ucUMAChannelNumber      \t        System memory channel numbers. \n//usExtDispConnectionInfoOffset     ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO offset relative to beginning of this table. \n//ulCSR_M3_ARB_CNTL_DEFAULT[10]     Arrays with values for CSR M3 arbiter for default\n//ulCSR_M3_ARB_CNTL_UVD[10]         Arrays with values for CSR M3 arbiter for UVD playback.\n//ulCSR_M3_ARB_CNTL_FS3D[10]        Arrays with values for CSR M3 arbiter for Full Screen 3D applications.\n**********************************************************************************************************************/\n\n/**************************************************************************/\n// This portion is only used when ext thermal chip or engine/memory clock SS chip is populated on a design\n//Memory SS Info Table\n//Define Memory Clock SS chip ID\n#define ICS91719  1\n#define ICS91720  2\n\n//Define one structure to inform SW a \"block of data\" writing to external SS chip via I2C protocol\ntypedef struct _ATOM_I2C_DATA_RECORD\n{\n  UCHAR         ucNunberOfBytes;                                              //Indicates how many bytes SW needs to write to the external ASIC for one block, besides to \"Start\" and \"Stop\"\n  UCHAR         ucI2CData[1];                                                 //I2C data in bytes, should be less than 16 bytes usually\n}ATOM_I2C_DATA_RECORD;\n\n\n//Define one structure to inform SW how many blocks of data writing to external SS chip via I2C protocol, in addition to other information\ntypedef struct _ATOM_I2C_DEVICE_SETUP_INFO\n{\n  ATOM_I2C_ID_CONFIG_ACCESS       sucI2cId;               //I2C line and HW/SW assisted cap.\n  UCHAR\t\t                        ucSSChipID;             //SS chip being used\n  UCHAR\t\t                        ucSSChipSlaveAddr;      //Slave Address to set up this SS chip\n  UCHAR                           ucNumOfI2CDataRecords;  //number of data block\n  ATOM_I2C_DATA_RECORD            asI2CData[1];  \n}ATOM_I2C_DEVICE_SETUP_INFO;\n\n//==========================================================================================\ntypedef struct  _ATOM_ASIC_MVDD_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_I2C_DEVICE_SETUP_INFO      asI2CSetup[1];\n}ATOM_ASIC_MVDD_INFO;\n\n//==========================================================================================\n#define ATOM_MCLK_SS_INFO         ATOM_ASIC_MVDD_INFO\n\n//==========================================================================================\n/**************************************************************************/\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//Clock Out frequence (VCO ), in unit of 10Khz\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateInKhz;\t\t\t\t\t\t//in unit of kHz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit1=0 Down Spread,=1 Center Spread.\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT;\n\n//Define ucClockIndication, SW uses the IDs below to search if the SS is requried/enabled on a clock branch/signal type.\n//SS is not required or enabled if a match is not found.\n#define ASIC_INTERNAL_MEMORY_SS\t\t\t1\n#define ASIC_INTERNAL_ENGINE_SS\t\t\t2\n#define ASIC_INTERNAL_UVD_SS        3\n#define ASIC_INTERNAL_SS_ON_TMDS    4\n#define ASIC_INTERNAL_SS_ON_HDMI    5\n#define ASIC_INTERNAL_SS_ON_LVDS    6\n#define ASIC_INTERNAL_SS_ON_DP      7\n#define ASIC_INTERNAL_SS_ON_DCPLL   8\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V2\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//For mem/engine/uvd, Clock Out frequence (VCO ), in unit of 10Khz\n                                                    //For TMDS/HDMI/LVDS, it is pixel clock , for DP, it is link clock ( 27000 or 16200 )\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateIn10Hz;\t\t\t\t\t\t//in unit of 10Hz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit0=0 Down Spread,=1 Center Spread, bit1=0: internal SS bit1=1: external SS\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V2;\n\n//ucSpreadSpectrumMode\n//#define ATOM_SS_DOWN_SPREAD_MODE_MASK          0x00000000\n//#define ATOM_SS_DOWN_SPREAD_MODE               0x00000000\n//#define ATOM_SS_CENTRE_SPREAD_MODE_MASK        0x00000001\n//#define ATOM_SS_CENTRE_SPREAD_MODE             0x00000001\n//#define ATOM_INTERNAL_SS_MASK                  0x00000000\n//#define ATOM_EXTERNAL_SS_MASK                  0x00000002\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT\t\t      asSpreadSpectrum[4];\n}ATOM_ASIC_INTERNAL_SS_INFO;\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT_V2\t\t  asSpreadSpectrum[1];      //this is point only. \n}ATOM_ASIC_INTERNAL_SS_INFO_V2;\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V3\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//For mem/engine/uvd, Clock Out frequence (VCO ), in unit of 10Khz\n                                                    //For TMDS/HDMI/LVDS, it is pixel clock , for DP, it is link clock ( 27000 or 16200 )\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateIn10Hz;\t\t\t\t\t\t//in unit of 10Hz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit0=0 Down Spread,=1 Center Spread, bit1=0: internal SS bit1=1: external SS\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V3;\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT_V3\t\t  asSpreadSpectrum[1];      //this is pointer only. \n}ATOM_ASIC_INTERNAL_SS_INFO_V3;\n\n\n//==============================Scratch Pad Definition Portion===============================\n#define ATOM_DEVICE_CONNECT_INFO_DEF  0\n#define ATOM_ROM_LOCATION_DEF         1\n#define ATOM_TV_STANDARD_DEF          2\n#define ATOM_ACTIVE_INFO_DEF          3\n#define ATOM_LCD_INFO_DEF             4\n#define ATOM_DOS_REQ_INFO_DEF         5\n#define ATOM_ACC_CHANGE_INFO_DEF      6\n#define ATOM_DOS_MODE_INFO_DEF        7\n#define ATOM_I2C_CHANNEL_STATUS_DEF   8\n#define ATOM_I2C_CHANNEL_STATUS1_DEF  9\n\n\n// BIOS_0_SCRATCH Definition \n#define ATOM_S0_CRT1_MONO               0x00000001L\n#define ATOM_S0_CRT1_COLOR              0x00000002L\n#define ATOM_S0_CRT1_MASK               (ATOM_S0_CRT1_MONO+ATOM_S0_CRT1_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE_A         0x00000004L\n#define ATOM_S0_TV1_SVIDEO_A            0x00000008L\n#define ATOM_S0_TV1_MASK_A              (ATOM_S0_TV1_COMPOSITE_A+ATOM_S0_TV1_SVIDEO_A)\n\n#define ATOM_S0_CV_A                    0x00000010L\n#define ATOM_S0_CV_DIN_A                0x00000020L\n#define ATOM_S0_CV_MASK_A               (ATOM_S0_CV_A+ATOM_S0_CV_DIN_A)\n\n\n#define ATOM_S0_CRT2_MONO               0x00000100L\n#define ATOM_S0_CRT2_COLOR              0x00000200L\n#define ATOM_S0_CRT2_MASK               (ATOM_S0_CRT2_MONO+ATOM_S0_CRT2_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE           0x00000400L\n#define ATOM_S0_TV1_SVIDEO              0x00000800L\n#define ATOM_S0_TV1_SCART               0x00004000L\n#define ATOM_S0_TV1_MASK                (ATOM_S0_TV1_COMPOSITE+ATOM_S0_TV1_SVIDEO+ATOM_S0_TV1_SCART)\n\n#define ATOM_S0_CV                      0x00001000L\n#define ATOM_S0_CV_DIN                  0x00002000L\n#define ATOM_S0_CV_MASK                 (ATOM_S0_CV+ATOM_S0_CV_DIN)\n\n#define ATOM_S0_DFP1                    0x00010000L\n#define ATOM_S0_DFP2                    0x00020000L\n#define ATOM_S0_LCD1                    0x00040000L\n#define ATOM_S0_LCD2                    0x00080000L\n#define ATOM_S0_DFP6                    0x00100000L\n#define ATOM_S0_DFP3                    0x00200000L\n#define ATOM_S0_DFP4                    0x00400000L\n#define ATOM_S0_DFP5                    0x00800000L\n\n#define ATOM_S0_DFP_MASK                ATOM_S0_DFP1 | ATOM_S0_DFP2 | ATOM_S0_DFP3 | ATOM_S0_DFP4 | ATOM_S0_DFP5 | ATOM_S0_DFP6\n\n#define ATOM_S0_FAD_REGISTER_BUG        0x02000000L // If set, indicates we are running a PCIE asic with \n                                                    // the FAD/HDP reg access bug.  Bit is read by DAL, this is obsolete from RV5xx\n\n#define ATOM_S0_THERMAL_STATE_MASK      0x1C000000L\n#define ATOM_S0_THERMAL_STATE_SHIFT     26\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASK 0xE0000000L\n#define ATOM_S0_SYSTEM_POWER_STATE_SHIFT 29 \n\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_AC     1\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_DC     2\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_LITEAC 3\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S0_CRT1_MONOb0             0x01\n#define ATOM_S0_CRT1_COLORb0            0x02\n#define ATOM_S0_CRT1_MASKb0             (ATOM_S0_CRT1_MONOb0+ATOM_S0_CRT1_COLORb0)\n\n#define ATOM_S0_TV1_COMPOSITEb0         0x04\n#define ATOM_S0_TV1_SVIDEOb0            0x08\n#define ATOM_S0_TV1_MASKb0              (ATOM_S0_TV1_COMPOSITEb0+ATOM_S0_TV1_SVIDEOb0)\n\n#define ATOM_S0_CVb0                    0x10\n#define ATOM_S0_CV_DINb0                0x20\n#define ATOM_S0_CV_MASKb0               (ATOM_S0_CVb0+ATOM_S0_CV_DINb0)\n\n#define ATOM_S0_CRT2_MONOb1             0x01\n#define ATOM_S0_CRT2_COLORb1            0x02\n#define ATOM_S0_CRT2_MASKb1             (ATOM_S0_CRT2_MONOb1+ATOM_S0_CRT2_COLORb1)\n\n#define ATOM_S0_TV1_COMPOSITEb1         0x04\n#define ATOM_S0_TV1_SVIDEOb1            0x08\n#define ATOM_S0_TV1_SCARTb1             0x40\n#define ATOM_S0_TV1_MASKb1              (ATOM_S0_TV1_COMPOSITEb1+ATOM_S0_TV1_SVIDEOb1+ATOM_S0_TV1_SCARTb1)\n\n#define ATOM_S0_CVb1                    0x10\n#define ATOM_S0_CV_DINb1                0x20\n#define ATOM_S0_CV_MASKb1               (ATOM_S0_CVb1+ATOM_S0_CV_DINb1)\n\n#define ATOM_S0_DFP1b2                  0x01\n#define ATOM_S0_DFP2b2                  0x02\n#define ATOM_S0_LCD1b2                  0x04\n#define ATOM_S0_LCD2b2                  0x08\n#define ATOM_S0_DFP6b2                  0x10\n#define ATOM_S0_DFP3b2                  0x20\n#define ATOM_S0_DFP4b2                  0x40\n#define ATOM_S0_DFP5b2                  0x80\n\n\n#define ATOM_S0_THERMAL_STATE_MASKb3    0x1C\n#define ATOM_S0_THERMAL_STATE_SHIFTb3   2\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASKb3 0xE0\n#define ATOM_S0_LCD1_SHIFT              18\n\n// BIOS_1_SCRATCH Definition\n#define ATOM_S1_ROM_LOCATION_MASK       0x0000FFFFL\n#define ATOM_S1_PCI_BUS_DEV_MASK        0xFFFF0000L\n\n//\tBIOS_2_SCRATCH Definition\n#define ATOM_S2_TV1_STANDARD_MASK       0x0000000FL\n#define ATOM_S2_CURRENT_BL_LEVEL_MASK   0x0000FF00L\n#define ATOM_S2_CURRENT_BL_LEVEL_SHIFT  8\n\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK       0x0C000000L\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK_SHIFT 26\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_CHANGE     0x10000000L\n\n#define ATOM_S2_DEVICE_DPMS_STATE       0x00010000L\n#define ATOM_S2_VRI_BRIGHT_ENABLE       0x20000000L\n\n#define ATOM_S2_DISPLAY_ROTATION_0_DEGREE     0x0\n#define ATOM_S2_DISPLAY_ROTATION_90_DEGREE    0x1\n#define ATOM_S2_DISPLAY_ROTATION_180_DEGREE   0x2\n#define ATOM_S2_DISPLAY_ROTATION_270_DEGREE   0x3\n#define ATOM_S2_DISPLAY_ROTATION_DEGREE_SHIFT 30\n#define ATOM_S2_DISPLAY_ROTATION_ANGLE_MASK   0xC0000000L\n\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S2_TV1_STANDARD_MASKb0     0x0F\n#define ATOM_S2_CURRENT_BL_LEVEL_MASKb1 0xFF\n#define ATOM_S2_DEVICE_DPMS_STATEb2     0x01\n\n#define ATOM_S2_DEVICE_DPMS_MASKw1      0x3FF\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASKb3     0x0C\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_CHANGEb3   0x10\n#define ATOM_S2_VRI_BRIGHT_ENABLEb3     0x20\n#define ATOM_S2_ROTATION_STATE_MASKb3   0xC0\n\n\n// BIOS_3_SCRATCH Definition\n#define ATOM_S3_CRT1_ACTIVE             0x00000001L\n#define ATOM_S3_LCD1_ACTIVE             0x00000002L\n#define ATOM_S3_TV1_ACTIVE              0x00000004L\n#define ATOM_S3_DFP1_ACTIVE             0x00000008L\n#define ATOM_S3_CRT2_ACTIVE             0x00000010L\n#define ATOM_S3_LCD2_ACTIVE             0x00000020L\n#define ATOM_S3_DFP6_ACTIVE             0x00000040L\n#define ATOM_S3_DFP2_ACTIVE             0x00000080L\n#define ATOM_S3_CV_ACTIVE               0x00000100L\n#define ATOM_S3_DFP3_ACTIVE\t\t\t\t\t\t\t0x00000200L\n#define ATOM_S3_DFP4_ACTIVE\t\t\t\t\t\t\t0x00000400L\n#define ATOM_S3_DFP5_ACTIVE\t\t\t\t\t\t\t0x00000800L\n\n#define ATOM_S3_DEVICE_ACTIVE_MASK      0x00000FFFL\n\n#define ATOM_S3_LCD_FULLEXPANSION_ACTIVE         0x00001000L\n#define ATOM_S3_LCD_EXPANSION_ASPEC_RATIO_ACTIVE 0x00002000L\n\n#define ATOM_S3_CRT1_CRTC_ACTIVE        0x00010000L\n#define ATOM_S3_LCD1_CRTC_ACTIVE        0x00020000L\n#define ATOM_S3_TV1_CRTC_ACTIVE         0x00040000L\n#define ATOM_S3_DFP1_CRTC_ACTIVE        0x00080000L\n#define ATOM_S3_CRT2_CRTC_ACTIVE        0x00100000L\n#define ATOM_S3_LCD2_CRTC_ACTIVE        0x00200000L\n#define ATOM_S3_DFP6_CRTC_ACTIVE        0x00400000L\n#define ATOM_S3_DFP2_CRTC_ACTIVE        0x00800000L\n#define ATOM_S3_CV_CRTC_ACTIVE          0x01000000L\n#define ATOM_S3_DFP3_CRTC_ACTIVE\t\t\t\t0x02000000L\n#define ATOM_S3_DFP4_CRTC_ACTIVE\t\t\t\t0x04000000L\n#define ATOM_S3_DFP5_CRTC_ACTIVE\t\t\t\t0x08000000L\n\n#define ATOM_S3_DEVICE_CRTC_ACTIVE_MASK 0x0FFF0000L\n#define ATOM_S3_ASIC_GUI_ENGINE_HUNG    0x20000000L\n//Below two definitions are not supported in pplib, but in the old powerplay in DAL\n#define ATOM_S3_ALLOW_FAST_PWR_SWITCH   0x40000000L\n#define ATOM_S3_RQST_GPU_USE_MIN_PWR    0x80000000L\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S3_CRT1_ACTIVEb0           0x01\n#define ATOM_S3_LCD1_ACTIVEb0           0x02\n#define ATOM_S3_TV1_ACTIVEb0            0x04\n#define ATOM_S3_DFP1_ACTIVEb0           0x08\n#define ATOM_S3_CRT2_ACTIVEb0           0x10\n#define ATOM_S3_LCD2_ACTIVEb0           0x20\n#define ATOM_S3_DFP6_ACTIVEb0           0x40\n#define ATOM_S3_DFP2_ACTIVEb0           0x80\n#define ATOM_S3_CV_ACTIVEb1             0x01\n#define ATOM_S3_DFP3_ACTIVEb1\t\t\t\t\t\t0x02\n#define ATOM_S3_DFP4_ACTIVEb1\t\t\t\t\t\t0x04\n#define ATOM_S3_DFP5_ACTIVEb1\t\t\t\t\t\t0x08\n\n#define ATOM_S3_ACTIVE_CRTC1w0          0xFFF\n\n#define ATOM_S3_CRT1_CRTC_ACTIVEb2      0x01\n#define ATOM_S3_LCD1_CRTC_ACTIVEb2      0x02\n#define ATOM_S3_TV1_CRTC_ACTIVEb2       0x04\n#define ATOM_S3_DFP1_CRTC_ACTIVEb2      0x08\n#define ATOM_S3_CRT2_CRTC_ACTIVEb2      0x10\n#define ATOM_S3_LCD2_CRTC_ACTIVEb2      0x20\n#define ATOM_S3_DFP6_CRTC_ACTIVEb2      0x40\n#define ATOM_S3_DFP2_CRTC_ACTIVEb2      0x80\n#define ATOM_S3_CV_CRTC_ACTIVEb3        0x01\n#define ATOM_S3_DFP3_CRTC_ACTIVEb3\t\t\t0x02\n#define ATOM_S3_DFP4_CRTC_ACTIVEb3\t\t\t0x04\n#define ATOM_S3_DFP5_CRTC_ACTIVEb3\t\t\t0x08\n\n#define ATOM_S3_ACTIVE_CRTC2w1          0xFFF\n\n// BIOS_4_SCRATCH Definition\n#define ATOM_S4_LCD1_PANEL_ID_MASK      0x000000FFL\n#define ATOM_S4_LCD1_REFRESH_MASK       0x0000FF00L\n#define ATOM_S4_LCD1_REFRESH_SHIFT      8\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S4_LCD1_PANEL_ID_MASKb0\t  0x0FF\n#define ATOM_S4_LCD1_REFRESH_MASKb1\t\t  ATOM_S4_LCD1_PANEL_ID_MASKb0\n#define ATOM_S4_VRAM_INFO_MASKb2        ATOM_S4_LCD1_PANEL_ID_MASKb0\n\n// BIOS_5_SCRATCH Definition, BIOS_5_SCRATCH is used by Firmware only !!!!\n#define ATOM_S5_DOS_REQ_CRT1b0          0x01\n#define ATOM_S5_DOS_REQ_LCD1b0          0x02\n#define ATOM_S5_DOS_REQ_TV1b0           0x04\n#define ATOM_S5_DOS_REQ_DFP1b0          0x08\n#define ATOM_S5_DOS_REQ_CRT2b0          0x10\n#define ATOM_S5_DOS_REQ_LCD2b0          0x20\n#define ATOM_S5_DOS_REQ_DFP6b0          0x40\n#define ATOM_S5_DOS_REQ_DFP2b0          0x80\n#define ATOM_S5_DOS_REQ_CVb1            0x01\n#define ATOM_S5_DOS_REQ_DFP3b1\t\t\t\t\t0x02\n#define ATOM_S5_DOS_REQ_DFP4b1\t\t\t\t\t0x04\n#define ATOM_S5_DOS_REQ_DFP5b1\t\t\t\t\t0x08\n\n#define ATOM_S5_DOS_REQ_DEVICEw0        0x0FFF\n\n#define ATOM_S5_DOS_REQ_CRT1            0x0001\n#define ATOM_S5_DOS_REQ_LCD1            0x0002\n#define ATOM_S5_DOS_REQ_TV1             0x0004\n#define ATOM_S5_DOS_REQ_DFP1            0x0008\n#define ATOM_S5_DOS_REQ_CRT2            0x0010\n#define ATOM_S5_DOS_REQ_LCD2            0x0020\n#define ATOM_S5_DOS_REQ_DFP6            0x0040\n#define ATOM_S5_DOS_REQ_DFP2            0x0080\n#define ATOM_S5_DOS_REQ_CV              0x0100\n#define ATOM_S5_DOS_REQ_DFP3            0x0200\n#define ATOM_S5_DOS_REQ_DFP4            0x0400\n#define ATOM_S5_DOS_REQ_DFP5            0x0800\n\n#define ATOM_S5_DOS_FORCE_CRT1b2        ATOM_S5_DOS_REQ_CRT1b0\n#define ATOM_S5_DOS_FORCE_TV1b2         ATOM_S5_DOS_REQ_TV1b0\n#define ATOM_S5_DOS_FORCE_CRT2b2        ATOM_S5_DOS_REQ_CRT2b0\n#define ATOM_S5_DOS_FORCE_CVb3          ATOM_S5_DOS_REQ_CVb1\n#define ATOM_S5_DOS_FORCE_DEVICEw1      (ATOM_S5_DOS_FORCE_CRT1b2+ATOM_S5_DOS_FORCE_TV1b2+ATOM_S5_DOS_FORCE_CRT2b2+\\\n                                        (ATOM_S5_DOS_FORCE_CVb3<<8))\n\n// BIOS_6_SCRATCH Definition\n#define ATOM_S6_DEVICE_CHANGE           0x00000001L\n#define ATOM_S6_SCALER_CHANGE           0x00000002L\n#define ATOM_S6_LID_CHANGE              0x00000004L\n#define ATOM_S6_DOCKING_CHANGE          0x00000008L\n#define ATOM_S6_ACC_MODE                0x00000010L\n#define ATOM_S6_EXT_DESKTOP_MODE        0x00000020L\n#define ATOM_S6_LID_STATE               0x00000040L\n#define ATOM_S6_DOCK_STATE              0x00000080L\n#define ATOM_S6_CRITICAL_STATE          0x00000100L\n#define ATOM_S6_HW_I2C_BUSY_STATE       0x00000200L\n#define ATOM_S6_THERMAL_STATE_CHANGE    0x00000400L\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS   0x00000800L\n#define ATOM_S6_REQ_LCD_EXPANSION_FULL         0x00001000L //Normal expansion Request bit for LCD\n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIO  0x00002000L //Aspect ratio expansion Request bit for LCD\n\n#define ATOM_S6_DISPLAY_STATE_CHANGE    0x00004000L        //This bit is recycled when ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE is set,previously it's SCL2_H_expansion\n#define ATOM_S6_I2C_STATE_CHANGE        0x00008000L        //This bit is recycled,when ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE is set,previously it's SCL2_V_expansion\n\n#define ATOM_S6_ACC_REQ_CRT1            0x00010000L\n#define ATOM_S6_ACC_REQ_LCD1            0x00020000L\n#define ATOM_S6_ACC_REQ_TV1             0x00040000L\n#define ATOM_S6_ACC_REQ_DFP1            0x00080000L\n#define ATOM_S6_ACC_REQ_CRT2            0x00100000L\n#define ATOM_S6_ACC_REQ_LCD2            0x00200000L\n#define ATOM_S6_ACC_REQ_DFP6            0x00400000L\n#define ATOM_S6_ACC_REQ_DFP2            0x00800000L\n#define ATOM_S6_ACC_REQ_CV              0x01000000L\n#define ATOM_S6_ACC_REQ_DFP3\t\t\t\t\t\t0x02000000L\n#define ATOM_S6_ACC_REQ_DFP4\t\t\t\t\t\t0x04000000L\n#define ATOM_S6_ACC_REQ_DFP5\t\t\t\t\t\t0x08000000L\n\n#define ATOM_S6_ACC_REQ_MASK                0x0FFF0000L\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE    0x10000000L\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH    0x20000000L\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE       0x40000000L\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_MASK  0x80000000L\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S6_DEVICE_CHANGEb0         0x01\n#define ATOM_S6_SCALER_CHANGEb0         0x02\n#define ATOM_S6_LID_CHANGEb0            0x04\n#define ATOM_S6_DOCKING_CHANGEb0        0x08\n#define ATOM_S6_ACC_MODEb0              0x10\n#define ATOM_S6_EXT_DESKTOP_MODEb0      0x20\n#define ATOM_S6_LID_STATEb0             0x40\n#define ATOM_S6_DOCK_STATEb0            0x80\n#define ATOM_S6_CRITICAL_STATEb1        0x01\n#define ATOM_S6_HW_I2C_BUSY_STATEb1     0x02  \n#define ATOM_S6_THERMAL_STATE_CHANGEb1  0x04\n#define ATOM_S6_INTERRUPT_SET_BY_BIOSb1 0x08\n#define ATOM_S6_REQ_LCD_EXPANSION_FULLb1        0x10    \n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIOb1 0x20 \n\n#define ATOM_S6_ACC_REQ_CRT1b2          0x01\n#define ATOM_S6_ACC_REQ_LCD1b2          0x02\n#define ATOM_S6_ACC_REQ_TV1b2           0x04\n#define ATOM_S6_ACC_REQ_DFP1b2          0x08\n#define ATOM_S6_ACC_REQ_CRT2b2          0x10\n#define ATOM_S6_ACC_REQ_LCD2b2          0x20\n#define ATOM_S6_ACC_REQ_DFP6b2          0x40\n#define ATOM_S6_ACC_REQ_DFP2b2          0x80\n#define ATOM_S6_ACC_REQ_CVb3            0x01\n#define ATOM_S6_ACC_REQ_DFP3b3          0x02\n#define ATOM_S6_ACC_REQ_DFP4b3          0x04\n#define ATOM_S6_ACC_REQ_DFP5b3          0x08\n\n#define ATOM_S6_ACC_REQ_DEVICEw1        ATOM_S5_DOS_REQ_DEVICEw0\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGEb3 0x10\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCHb3 0x20\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGEb3    0x40\n#define ATOM_S6_CONFIG_DISPLAY_CHANGEb3    0x80\n\n#define ATOM_S6_DEVICE_CHANGE_SHIFT             0\n#define ATOM_S6_SCALER_CHANGE_SHIFT             1\n#define ATOM_S6_LID_CHANGE_SHIFT                2\n#define ATOM_S6_DOCKING_CHANGE_SHIFT            3\n#define ATOM_S6_ACC_MODE_SHIFT                  4\n#define ATOM_S6_EXT_DESKTOP_MODE_SHIFT          5\n#define ATOM_S6_LID_STATE_SHIFT                 6\n#define ATOM_S6_DOCK_STATE_SHIFT                7\n#define ATOM_S6_CRITICAL_STATE_SHIFT            8\n#define ATOM_S6_HW_I2C_BUSY_STATE_SHIFT         9\n#define ATOM_S6_THERMAL_STATE_CHANGE_SHIFT      10\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT     11\n#define ATOM_S6_REQ_SCALER_SHIFT                12\n#define ATOM_S6_REQ_SCALER_ARATIO_SHIFT         13\n#define ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT      14\n#define ATOM_S6_I2C_STATE_CHANGE_SHIFT          15\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT  28\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH_SHIFT  29\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT     30\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT     31\n\n// BIOS_7_SCRATCH Definition, BIOS_7_SCRATCH is used by Firmware only !!!!\n#define ATOM_S7_DOS_MODE_TYPEb0             0x03\n#define ATOM_S7_DOS_MODE_VGAb0              0x00\n#define ATOM_S7_DOS_MODE_VESAb0             0x01\n#define ATOM_S7_DOS_MODE_EXTb0              0x02\n#define ATOM_S7_DOS_MODE_PIXEL_DEPTHb0      0x0C\n#define ATOM_S7_DOS_MODE_PIXEL_FORMATb0     0xF0\n#define ATOM_S7_DOS_8BIT_DAC_ENb1           0x01\n#define ATOM_S7_DOS_MODE_NUMBERw1           0x0FFFF\n\n#define ATOM_S7_DOS_8BIT_DAC_EN_SHIFT       8\n\n// BIOS_8_SCRATCH Definition\n#define ATOM_S8_I2C_CHANNEL_BUSY_MASK       0x00000FFFF\n#define ATOM_S8_I2C_HW_ENGINE_BUSY_MASK     0x0FFFF0000   \n\n#define ATOM_S8_I2C_CHANNEL_BUSY_SHIFT      0\n#define ATOM_S8_I2C_ENGINE_BUSY_SHIFT       16\n\n// BIOS_9_SCRATCH Definition\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_MASK \n#define ATOM_S9_I2C_CHANNEL_COMPLETED_MASK  0x0000FFFF\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_MASK  \n#define ATOM_S9_I2C_CHANNEL_ABORTED_MASK    0xFFFF0000\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT \n#define ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT 0\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT   \n#define ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT   16\n#endif\n\n \n#define ATOM_FLAG_SET                         0x20\n#define ATOM_FLAG_CLEAR                       0\n#define CLEAR_ATOM_S6_ACC_MODE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_ACC_MODE_SHIFT | ATOM_FLAG_CLEAR)\n#define SET_ATOM_S6_DEVICE_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DEVICE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_VRI_BRIGHTNESS_CHANGE     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SCALER_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SCALER_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_LID_CHANGE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_CHANGE_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_LID_STATE                 ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_LID_STATE               ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_DOCK_CHANGE\t\t\t          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCKING_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_DOCK_STATE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_DOCK_STATE              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_THERMAL_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_THERMAL_STATE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SYSTEM_POWER_MODE_CHANGE  ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_INTERRUPT_SET_BY_BIOS     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_CRITICAL_STATE            ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_CRITICAL_STATE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_REQ_SCALER                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_SET)  \n#define CLEAR_ATOM_S6_REQ_SCALER              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_REQ_SCALER_ARATIO         ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S6_REQ_SCALER_ARATIO       ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_I2C_STATE_CHANGE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_I2C_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DISPLAY_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DEVICE_RECONFIG           ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S0_LCD1                    ((ATOM_DEVICE_CONNECT_INFO_DEF << 8 )|  ATOM_S0_LCD1_SHIFT | ATOM_FLAG_CLEAR )\n#define SET_ATOM_S7_DOS_8BIT_DAC_EN           ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S7_DOS_8BIT_DAC_EN         ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_CLEAR )\n\n/****************************************************************************/\t\n//Portion II: Definitinos only used in Driver\n/****************************************************************************/\n\n// Macros used by driver\n#ifdef __cplusplus\n#define GetIndexIntoMasterTable(MasterOrData, FieldName) ((reinterpret_cast<char*>(&(static_cast<ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES*>(0))->FieldName)-static_cast<char*>(0))/sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableFormatRevision )&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableContentRevision)&0x3F)\n#else // not __cplusplus\n#define\tGetIndexIntoMasterTable(MasterOrData, FieldName) (((char*)(&((ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES*)0)->FieldName)-(char*)0)/sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableFormatRevision)&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableContentRevision)&0x3F)\n#endif // __cplusplus\n\n#define GET_DATA_TABLE_MAJOR_REVISION GET_COMMAND_TABLE_COMMANDSET_REVISION\n#define GET_DATA_TABLE_MINOR_REVISION GET_COMMAND_TABLE_PARAMETER_REVISION\n\n/****************************************************************************/\t\n//Portion III: Definitinos only used in VBIOS\n/****************************************************************************/\n#define ATOM_DAC_SRC\t\t\t\t\t0x80\n#define ATOM_SRC_DAC1\t\t\t\t\t0\n#define ATOM_SRC_DAC2\t\t\t\t\t0x80\n\ntypedef struct _MEMORY_PLLINIT_PARAMETERS\n{\n  ULONG ulTargetMemoryClock; //In 10Khz unit\n  UCHAR   ucAction;\t\t\t\t\t //not define yet\n  UCHAR   ucFbDiv_Hi;\t\t\t\t //Fbdiv Hi byte\n  UCHAR   ucFbDiv;\t\t\t\t\t //FB value\n  UCHAR   ucPostDiv;\t\t\t\t //Post div\n}MEMORY_PLLINIT_PARAMETERS;\n\n#define MEMORY_PLLINIT_PS_ALLOCATION  MEMORY_PLLINIT_PARAMETERS\n\n\n#define\tGPIO_PIN_WRITE\t\t\t\t\t\t\t\t\t\t\t\t\t0x01\t\t\t\n#define\tGPIO_PIN_READ\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x00\n\ntypedef struct  _GPIO_PIN_CONTROL_PARAMETERS\n{\n  UCHAR ucGPIO_ID;           //return value, read from GPIO pins\n  UCHAR ucGPIOBitShift;\t     //define which bit in uGPIOBitVal need to be update \n\tUCHAR ucGPIOBitVal;\t\t     //Set/Reset corresponding bit defined in ucGPIOBitMask\n  UCHAR ucAction;\t\t\t\t     //=GPIO_PIN_WRITE: Read; =GPIO_PIN_READ: Write\n}GPIO_PIN_CONTROL_PARAMETERS;\n\ntypedef struct _ENABLE_SCALER_PARAMETERS\n{\n  UCHAR ucScaler;            // ATOM_SCALER1, ATOM_SCALER2\n  UCHAR ucEnable;            // ATOM_SCALER_DISABLE or ATOM_SCALER_CENTER or ATOM_SCALER_EXPANSION\n  UCHAR ucTVStandard;        // \n  UCHAR ucPadding[1];\n}ENABLE_SCALER_PARAMETERS; \n#define ENABLE_SCALER_PS_ALLOCATION ENABLE_SCALER_PARAMETERS \n\n//ucEnable:\n#define SCALER_BYPASS_AUTO_CENTER_NO_REPLICATION    0\n#define SCALER_BYPASS_AUTO_CENTER_AUTO_REPLICATION  1\n#define SCALER_ENABLE_2TAP_ALPHA_MODE               2\n#define SCALER_ENABLE_MULTITAP_MODE                 3\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS\n{\n  ULONG  usHWIconHorzVertPosn;        // Hardware Icon Vertical position\n  UCHAR  ucHWIconVertOffset;          // Hardware Icon Vertical offset\n  UCHAR  ucHWIconHorzOffset;          // Hardware Icon Horizontal offset\n  UCHAR  ucSelection;                 // ATOM_CURSOR1 or ATOM_ICON1 or ATOM_CURSOR2 or ATOM_ICON2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n}ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS;\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION\n{\n  ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS  sEnableIcon;\n  ENABLE_CRTC_PARAMETERS                  sReserved;  \n}ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\t\n  UCHAR  ucPadding[3];\n}ENABLE_GRAPH_SURFACE_PARAMETERS;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR  ucPadding[2];\n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n  USHORT usDeviceId;                  // Active Device Id for this surface. If no device, set to 0. \n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PS_ALLOCATION\n{\n  ENABLE_GRAPH_SURFACE_PARAMETERS sSetSurface;          \n  ENABLE_YUV_PS_ALLOCATION        sReserved; // Don't set this one\n}ENABLE_GRAPH_SURFACE_PS_ALLOCATION;\n\ntypedef struct _MEMORY_CLEAN_UP_PARAMETERS\n{\n  USHORT  usMemoryStart;                //in 8Kb boundry, offset from memory base address\n  USHORT  usMemorySize;                 //8Kb blocks aligned\n}MEMORY_CLEAN_UP_PARAMETERS;\n#define MEMORY_CLEAN_UP_PS_ALLOCATION MEMORY_CLEAN_UP_PARAMETERS\n\ntypedef struct  _GET_DISPLAY_SURFACE_SIZE_PARAMETERS\n{\n  USHORT  usX_Size;                     //When use as input parameter, usX_Size indicates which CRTC                 \n  USHORT  usY_Size;\n}GET_DISPLAY_SURFACE_SIZE_PARAMETERS; \n\ntypedef struct _INDIRECT_IO_ACCESS\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    IOAccessSequence[256];\n} INDIRECT_IO_ACCESS;\n\n#define INDIRECT_READ              0x00\n#define INDIRECT_WRITE             0x80\n\n#define INDIRECT_IO_MM             0\n#define INDIRECT_IO_PLL            1\n#define INDIRECT_IO_MC             2\n#define INDIRECT_IO_PCIE           3\n#define INDIRECT_IO_PCIEP          4\n#define INDIRECT_IO_NBMISC         5\n\n#define INDIRECT_IO_PLL_READ       INDIRECT_IO_PLL   | INDIRECT_READ\n#define INDIRECT_IO_PLL_WRITE      INDIRECT_IO_PLL   | INDIRECT_WRITE\n#define INDIRECT_IO_MC_READ        INDIRECT_IO_MC    | INDIRECT_READ\n#define INDIRECT_IO_MC_WRITE       INDIRECT_IO_MC    | INDIRECT_WRITE\n#define INDIRECT_IO_PCIE_READ      INDIRECT_IO_PCIE  | INDIRECT_READ\n#define INDIRECT_IO_PCIE_WRITE     INDIRECT_IO_PCIE  | INDIRECT_WRITE\n#define INDIRECT_IO_PCIEP_READ     INDIRECT_IO_PCIEP | INDIRECT_READ\n#define INDIRECT_IO_PCIEP_WRITE    INDIRECT_IO_PCIEP | INDIRECT_WRITE\n#define INDIRECT_IO_NBMISC_READ    INDIRECT_IO_NBMISC | INDIRECT_READ\n#define INDIRECT_IO_NBMISC_WRITE   INDIRECT_IO_NBMISC | INDIRECT_WRITE\n\ntypedef struct _ATOM_OEM_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n}ATOM_OEM_INFO;\n\ntypedef struct _ATOM_TV_MODE\n{\n   UCHAR\tucVMode_Num;\t\t\t  //Video mode number\n   UCHAR\tucTV_Mode_Num;\t\t\t//Internal TV mode number\n}ATOM_TV_MODE;\n\ntypedef struct _ATOM_BIOS_INT_TVSTD_MODE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n   USHORT\tusTV_Mode_LUT_Offset;\t// Pointer to standard to internal number conversion table\n   USHORT\tusTV_FIFO_Offset;\t\t  // Pointer to FIFO entry table\n   USHORT\tusNTSC_Tbl_Offset;\t\t// Pointer to SDTV_Mode_NTSC table\n   USHORT\tusPAL_Tbl_Offset;\t\t  // Pointer to SDTV_Mode_PAL table \n   USHORT\tusCV_Tbl_Offset;\t\t  // Pointer to SDTV_Mode_PAL table \n}ATOM_BIOS_INT_TVSTD_MODE;\n\n\ntypedef struct _ATOM_TV_MODE_SCALER_PTR\n{\n   USHORT\tucFilter0_Offset;\t\t//Pointer to filter format 0 coefficients\n   USHORT\tusFilter1_Offset;\t\t//Pointer to filter format 0 coefficients\n   UCHAR\tucTV_Mode_Num;\n}ATOM_TV_MODE_SCALER_PTR;\n\ntypedef struct _ATOM_STANDARD_VESA_TIMING\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT \t\t\t\t aModeTimings[16];      // 16 is not the real array number, just for initial allocation\n}ATOM_STANDARD_VESA_TIMING;\n\n\ntypedef struct _ATOM_STD_FORMAT\n{ \n  USHORT    usSTD_HDisp;\n  USHORT    usSTD_VDisp;\n  USHORT    usSTD_RefreshRate;\n  USHORT    usReserved;\n}ATOM_STD_FORMAT;\n\ntypedef struct _ATOM_VESA_TO_EXTENDED_MODE\n{\n  USHORT  usVESA_ModeNumber;\n  USHORT  usExtendedModeNumber;\n}ATOM_VESA_TO_EXTENDED_MODE;\n\ntypedef struct _ATOM_VESA_TO_INTENAL_MODE_LUT\n{ \n  ATOM_COMMON_TABLE_HEADER   sHeader;  \n  ATOM_VESA_TO_EXTENDED_MODE asVESA_ToExtendedModeInfo[76];\n}ATOM_VESA_TO_INTENAL_MODE_LUT;\n\n/*************** ATOM Memory Related Data Structure ***********************/\ntypedef struct _ATOM_MEMORY_VENDOR_BLOCK{\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMemoryType;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMemoryVendor;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucAdjMCId;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucDynClkId;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulDllResetClkRange;\n}ATOM_MEMORY_VENDOR_BLOCK;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_ID_CONFIG{\n#if ATOM_BIG_ENDIAN\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n#else\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n#endif\n}ATOM_MEMORY_SETTING_ID_CONFIG;\n\ntypedef union _ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS\n{\n  ATOM_MEMORY_SETTING_ID_CONFIG slAccess;\n  ULONG                         ulAccess;\n}ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_DATA_BLOCK{\n\tATOM_MEMORY_SETTING_ID_CONFIG_ACCESS\t\t\tulMemoryID;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t        aulMemData[1];\n}ATOM_MEMORY_SETTING_DATA_BLOCK;\n\n\ntypedef struct _ATOM_INIT_REG_INDEX_FORMAT{\n\t USHORT\t\t\t\t\t\t\t\t\t\t\tusRegIndex;                                     // MC register index\n\t UCHAR\t\t\t\t\t\t\t\t\t\t\tucPreRegDataLength;                             // offset in ATOM_INIT_REG_DATA_BLOCK.saRegDataBuf\n}ATOM_INIT_REG_INDEX_FORMAT;\n\n\ntypedef struct _ATOM_INIT_REG_BLOCK{\n\tUSHORT\t\t\t\t\t\t\t\t\t\t\t\t\tusRegIndexTblSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//size of asRegIndexBuf\n\tUSHORT\t\t\t\t\t\t\t\t\t\t\t\t\tusRegDataBlkSize;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//size of ATOM_MEMORY_SETTING_DATA_BLOCK\n\tATOM_INIT_REG_INDEX_FORMAT\t\t\tasRegIndexBuf[1];\n\tATOM_MEMORY_SETTING_DATA_BLOCK\tasRegDataBuf[1];\n}ATOM_INIT_REG_BLOCK;\n\n#define END_OF_REG_INDEX_BLOCK  0x0ffff\n#define END_OF_REG_DATA_BLOCK   0x00000000\n#define ATOM_INIT_REG_MASK_FLAG 0x80\n#define\tCLOCK_RANGE_HIGHEST\t\t\t0x00ffffff\n\n#define VALUE_DWORD             SIZEOF ULONG\n#define VALUE_SAME_AS_ABOVE     0\n#define VALUE_MASK_DWORD        0x84\n\n#define INDEX_ACCESS_RANGE_BEGIN\t    (VALUE_DWORD + 1)\n#define INDEX_ACCESS_RANGE_END\t\t    (INDEX_ACCESS_RANGE_BEGIN + 1)\n#define VALUE_INDEX_ACCESS_SINGLE\t    (INDEX_ACCESS_RANGE_END + 1)\n\n\ntypedef struct _ATOM_MC_INIT_PARAM_TABLE\n{ \n  ATOM_COMMON_TABLE_HEADER\t\tsHeader;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusAdjustARB_SEQDataOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitMemTypeTblOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitCommonTblOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitPowerDownTblOffset;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulARB_SEQDataBuf[32];\n\tATOM_INIT_REG_BLOCK\t\t\t\t\tasMCInitMemType;\n\tATOM_INIT_REG_BLOCK\t\t\t\t\tasMCInitCommon;\n}ATOM_MC_INIT_PARAM_TABLE;\n\n\n#define _4Mx16              0x2\n#define _4Mx32              0x3\n#define _8Mx16              0x12\n#define _8Mx32              0x13\n#define _16Mx16             0x22\n#define _16Mx32             0x23\n#define _32Mx16             0x32\n#define _32Mx32             0x33\n#define _64Mx8              0x41\n#define _64Mx16             0x42\n\n#define SAMSUNG             0x1\n#define INFINEON            0x2\n#define ELPIDA              0x3\n#define ETRON               0x4\n#define NANYA               0x5\n#define HYNIX               0x6\n#define MOSEL               0x7\n#define WINBOND             0x8\n#define ESMT                0x9\n#define MICRON              0xF\n\n#define QIMONDA             INFINEON\n#define PROMOS              MOSEL\n#define KRETON              INFINEON\n\n/////////////Support for GDDR5 MC uCode to reside in upper 64K of ROM/////////////\n\n#define UCODE_ROM_START_ADDRESS\t\t0x1c000\n#define\tUCODE_SIGNATURE\t\t\t0x4375434d // 'MCuC' - MC uCode\n\n//uCode block header for reference\n\ntypedef struct _MCuCodeHeader\n{\n  ULONG  ulSignature;\n  UCHAR  ucRevision;\n  UCHAR  ucChecksum;\n  UCHAR  ucReserved1;\n  UCHAR  ucReserved2;\n  USHORT usParametersLength;\n  USHORT usUCodeLength;\n  USHORT usReserved1;\n  USHORT usReserved2;\n} MCuCodeHeader;\n\n//////////////////////////////////////////////////////////////////////////////////\n\n#define ATOM_MAX_NUMBER_OF_VRAM_MODULE\t16\n\n#define ATOM_VRAM_MODULE_MEMORY_VENDOR_ID_MASK\t0xF\ntypedef struct _ATOM_VRAM_MODULE_V1\n{\n  ULONG                      ulReserved;\n  USHORT                     usEMRSValue;  \n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] reserved;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender \n  UCHAR                      ucMemoryDeviceCfg; // [7:4]=0x0:4M;=0x1:8M;=0x2:16M;0x3:32M....[3:0]=0x0:x4;=0x1:x8;=0x2:x16;=0x3:x32...\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n  UCHAR                      ucChannelNum;      // Number of channel;\n  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2\n  UCHAR                      ucDefaultMVDDQ_ID; // Default MVDDQ setting for this memory block, ID linking to MVDDQ info table to find real set-up data;\n  UCHAR                      ucDefaultMVDDC_ID; // Default MVDDC setting for this memory block, ID linking to MVDDC info table to find real set-up data;\n  UCHAR                      ucReserved[2];\n}ATOM_VRAM_MODULE_V1;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V2\n{\n  ULONG                      ulReserved;\n  ULONG                      ulFlags;     \t\t\t// To enable/disable functionalities based on memory type\n  ULONG                      ulEngineClock;     // Override of default engine clock for particular memory type\n  ULONG                      ulMemoryClock;     // Override of default memory clock for particular memory type\n  USHORT                     usEMRS2Value;      // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT                     usEMRS3Value;      // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  USHORT                     usEMRSValue;  \n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender. If not predefined, vendor detection table gets executed\n  UCHAR                      ucMemoryDeviceCfg; // [7:4]=0x0:4M;=0x1:8M;=0x2:16M;0x3:32M....[3:0]=0x0:x4;=0x1:x8;=0x2:x16;=0x3:x32...\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n  UCHAR                      ucChannelNum;      // Number of channel;\n  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2\n  UCHAR                      ucDefaultMVDDQ_ID; // Default MVDDQ setting for this memory block, ID linking to MVDDQ info table to find real set-up data;\n  UCHAR                      ucDefaultMVDDC_ID; // Default MVDDC setting for this memory block, ID linking to MVDDC info table to find real set-up data;\n  UCHAR                      ucRefreshRateFactor;\n  UCHAR                      ucReserved[3];\n}ATOM_VRAM_MODULE_V2;\n\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n  union{\n\t  USHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n    USHORT                     usDDR3_MR0;\n  };\n  union{\n\t  USHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n    USHORT                     usDDR3_MR1;\n  };\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n  union \n  {\n    struct {\n\t    UCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n\t    UCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved;\t\t\t\t\t\t\n    };\n    USHORT                   usDDR3_MR2;\n  };\n}ATOM_MEMORY_TIMING_FORMAT;\n\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT_V1\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n////////////////////////////////////GDDR parameters///////////////////////////////////\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCCDL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCRL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCWL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSX;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW32;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTerminator;\n}ATOM_MEMORY_TIMING_FORMAT_V1;\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT_V2\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n////////////////////////////////////GDDR parameters///////////////////////////////////\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCCDL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCRL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCWL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSX;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW32;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR4lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR4hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTerminator;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved;\t\n}ATOM_MEMORY_TIMING_FORMAT_V2;\n\ntypedef\tstruct _ATOM_MEMORY_FORMAT\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulDllDisClock;\t\t\t// memory DLL will be disable when target memory clock is below this clock\n  union{\n    USHORT                     usEMRS2Value;      // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n    USHORT                     usDDR3_Reserved;   // Not used for DDR3 memory\n  };\n  union{\n    USHORT                     usEMRS3Value;      // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n    USHORT                     usDDR3_MR3;        // Used for DDR3 memory\n  };\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender. If not predefined, vendor detection table gets executed\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucBurstSize;\t\t\t\t// burst size, 0= burst size=4  1= burst size=8\n  UCHAR                      ucDllDisBit;\t\t\t\t// position of DLL Enable/Disable bit in EMRS ( Extended Mode Register )\n  UCHAR                      ucRefreshRateFactor;\t// memory refresh rate in unit of ms\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucDensity;\t\t\t\t\t// _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucPreamble;\t\t\t\t//[7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR\t\t\t\t\t\t\t\t\t\t\t ucMemAttrib;\t\t\t\t// Memory Device Addribute, like RDBI/WDBI etc\n\tATOM_MEMORY_TIMING_FORMAT\t asMemTiming[5];\t\t//Memory Timing block sort from lower clock to higher clock\n}ATOM_MEMORY_FORMAT;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V3\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulChannelMapCfg;\t\t// board dependent paramenter:Channel combination\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usSize;\t\t\t\t\t\t// size of ATOM_VRAM_MODULE_V3\n  USHORT                     usDefaultMVDDQ;\t\t// board dependent parameter:Default Memory Core Voltage\n  USHORT                     usDefaultMVDDC;\t\t// board dependent parameter:Default Memory IO Voltage\n\tUCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucChannelNum;      // board dependent parameter:Number of channel;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucChannelSize;\t\t\t// board dependent parameter:32bit or 64bit\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucVREFI;\t\t\t\t\t\t// board dependnt parameter: EXT or INT +160mv to -140mv\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucNPL_RT;\t\t\t\t\t// board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucFlag;\t\t\t\t\t\t// To enable/disable functionalities based on memory type\n\tATOM_MEMORY_FORMAT\t\t\t\t asMemory;\t\t\t\t\t// describ all of video memory parameters from memory spec\n}ATOM_VRAM_MODULE_V3;\n\n\n//ATOM_VRAM_MODULE_V3.ucNPL_RT\n#define NPL_RT_MASK\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x0f\n#define BATTERY_ODT_MASK\t\t\t\t\t\t\t\t\t\t\t\t0xc0\n\n#define ATOM_VRAM_MODULE\t\t ATOM_VRAM_MODULE_V3\n\ntypedef struct _ATOM_VRAM_MODULE_V4\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  union{\n    USHORT\tusEMRS2Value;                   // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n    USHORT  usDDR3_Reserved;\n  };\n  union{\n    USHORT\tusEMRS3Value;                   // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n    USHORT  usDDR3_MR3;                     // Used for DDR3 memory\n  };  \n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR   ucReserved2[2];\n  ATOM_MEMORY_TIMING_FORMAT  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V4;\n\n#define VRAM_MODULE_V4_MISC_RANK_MASK       0x3\n#define VRAM_MODULE_V4_MISC_DUAL_RANK       0x1\n#define VRAM_MODULE_V4_MISC_BL_MASK         0x4\n#define VRAM_MODULE_V4_MISC_BL8             0x4\n#define VRAM_MODULE_V4_MISC_DUAL_CS         0x10\n\ntypedef struct _ATOM_VRAM_MODULE_V5\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  USHORT\tusEMRS2Value;      \t\t            // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT\tusEMRS3Value;      \t\t            // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR\t  ucFIFODepth;\t\t\t                // FIFO depth supposes to be detected during vendor detection, but if we dont do vendor detection we have to hardcode FIFO Depth\n  UCHAR   ucCDR_Bandwidth;\t\t   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth\n  ATOM_MEMORY_TIMING_FORMAT_V1  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V5;\n\ntypedef struct _ATOM_VRAM_MODULE_V6\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  USHORT\tusEMRS2Value;      \t\t            // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT\tusEMRS3Value;      \t\t            // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR\t  ucFIFODepth;\t\t\t                // FIFO depth supposes to be detected during vendor detection, but if we dont do vendor detection we have to hardcode FIFO Depth\n  UCHAR   ucCDR_Bandwidth;\t\t   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth\n  ATOM_MEMORY_TIMING_FORMAT_V2  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V6;\n\n\n\ntypedef struct _ATOM_VRAM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE           aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n}ATOM_VRAM_INFO_V2;\n\ntypedef struct _ATOM_VRAM_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemAdjustTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t\t // offset of ATOM_INIT_REG_BLOCK structure for memory vendor specific MC adjust setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemClkPatchTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t //\toffset of ATOM_INIT_REG_BLOCK structure for memory clock specific MC setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usRerseved;\n\tUCHAR           \t         aVID_PinsShift[9];\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // 8 bit strap maximum+terminator\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE\t\t       aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemPatch;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // for allocation\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t //\tATOM_INIT_REG_BLOCK\t\t\t\t aMemAdjust;\n}ATOM_VRAM_INFO_V3;\n\n#define\tATOM_VRAM_INFO_LAST\t     ATOM_VRAM_INFO_V3\n\ntypedef struct _ATOM_VRAM_INFO_V4\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemAdjustTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t\t // offset of ATOM_INIT_REG_BLOCK structure for memory vendor specific MC adjust setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemClkPatchTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t //\toffset of ATOM_INIT_REG_BLOCK structure for memory clock specific MC setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usRerseved;\n\tUCHAR           \t         ucMemDQ7_0ByteRemap;\t\t\t\t\t\t\t\t\t\t\t\t\t   // DQ line byte remap, =0: Memory Data line BYTE0, =1: BYTE1, =2: BYTE2, =3: BYTE3\n  ULONG                      ulMemDQ7_0BitRemap;                             // each DQ line ( 7~0) use 3bits, like: DQ0=Bit[2:0], DQ1:[5:3], ... DQ7:[23:21]\n  UCHAR                      ucReservde[4]; \n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE_V4\t\t     aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemPatch;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // for allocation\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t //\tATOM_INIT_REG_BLOCK\t\t\t\t aMemAdjust;\n}ATOM_VRAM_INFO_V4;\n\ntypedef struct _ATOM_VRAM_GPIO_DETECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR           \t         aVID_PinsShift[9];   //8 bit strap maximum+terminator\n}ATOM_VRAM_GPIO_DETECTION_INFO;\n\n\ntypedef struct _ATOM_MEMORY_TRAINING_INFO\n{\n\tATOM_COMMON_TABLE_HEADER   sHeader;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTrainingLoop;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved[3];\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemTrainingSetting;\n}ATOM_MEMORY_TRAINING_INFO;\n\n\ntypedef struct SW_I2C_CNTL_DATA_PARAMETERS\n{\n  UCHAR    ucControl;\n  UCHAR    ucData; \n  UCHAR    ucSatus; \n  UCHAR    ucTemp; \n} SW_I2C_CNTL_DATA_PARAMETERS;\n\n#define SW_I2C_CNTL_DATA_PS_ALLOCATION  SW_I2C_CNTL_DATA_PARAMETERS\n\ntypedef struct _SW_I2C_IO_DATA_PARAMETERS\n{                               \n  USHORT   GPIO_Info;\n  UCHAR    ucAct; \n  UCHAR    ucData; \n } SW_I2C_IO_DATA_PARAMETERS;\n\n#define SW_I2C_IO_DATA_PS_ALLOCATION  SW_I2C_IO_DATA_PARAMETERS\n\n/****************************SW I2C CNTL DEFINITIONS**********************/\n#define SW_I2C_IO_RESET       0\n#define SW_I2C_IO_GET         1\n#define SW_I2C_IO_DRIVE       2\n#define SW_I2C_IO_SET         3\n#define SW_I2C_IO_START       4\n\n#define SW_I2C_IO_CLOCK       0\n#define SW_I2C_IO_DATA        0x80\n\n#define SW_I2C_IO_ZERO        0\n#define SW_I2C_IO_ONE         0x100\n\n#define SW_I2C_CNTL_READ      0\n#define SW_I2C_CNTL_WRITE     1\n#define SW_I2C_CNTL_START     2\n#define SW_I2C_CNTL_STOP      3\n#define SW_I2C_CNTL_OPEN      4\n#define SW_I2C_CNTL_CLOSE     5\n#define SW_I2C_CNTL_WRITE1BIT 6\n\n//==============================VESA definition Portion===============================\n#define VESA_OEM_PRODUCT_REV\t\t\t            '01.00'\n#define VESA_MODE_ATTRIBUTE_MODE_SUPPORT\t     0xBB\t//refer to VBE spec p.32, no TTY support\n#define VESA_MODE_WIN_ATTRIBUTE\t\t\t\t\t\t     7\n#define VESA_WIN_SIZE\t\t\t\t\t\t\t\t\t\t\t     64\n\ntypedef struct _PTR_32_BIT_STRUCTURE\n{\n\tUSHORT\tOffset16;\t\t\t\n\tUSHORT\tSegment16;\t\t\t\t\n} PTR_32_BIT_STRUCTURE;\n\ntypedef union _PTR_32_BIT_UNION\n{\n\tPTR_32_BIT_STRUCTURE\tSegmentOffset;\n\tULONG\t\t\t\t\t        Ptr32_Bit;\n} PTR_32_BIT_UNION;\n\ntypedef struct _VBE_1_2_INFO_BLOCK_UPDATABLE\n{\n\tUCHAR\t\t\t\t      VbeSignature[4];\n\tUSHORT\t\t\t\t    VbeVersion;\n\tPTR_32_BIT_UNION\tOemStringPtr;\n\tUCHAR\t\t\t\t      Capabilities[4];\n\tPTR_32_BIT_UNION\tVideoModePtr;\n\tUSHORT\t\t\t\t    TotalMemory;\n} VBE_1_2_INFO_BLOCK_UPDATABLE;\n\n\ntypedef struct _VBE_2_0_INFO_BLOCK_UPDATABLE\n{\n\tVBE_1_2_INFO_BLOCK_UPDATABLE\tCommonBlock;\n\tUSHORT\t\t\t\t\t\t\t    OemSoftRev;\n\tPTR_32_BIT_UNION\t\t\t\tOemVendorNamePtr;\n\tPTR_32_BIT_UNION\t\t\t\tOemProductNamePtr;\n\tPTR_32_BIT_UNION\t\t\t\tOemProductRevPtr;\n} VBE_2_0_INFO_BLOCK_UPDATABLE;\n\ntypedef union _VBE_VERSION_UNION\n{\n\tVBE_2_0_INFO_BLOCK_UPDATABLE\tVBE_2_0_InfoBlock;\n\tVBE_1_2_INFO_BLOCK_UPDATABLE\tVBE_1_2_InfoBlock;\n} VBE_VERSION_UNION;\n\ntypedef struct _VBE_INFO_BLOCK\n{\n\tVBE_VERSION_UNION\t\t\tUpdatableVBE_Info;\n\tUCHAR\t\t\t\t\t\t      Reserved[222];\n\tUCHAR\t\t\t\t\t\t      OemData[256];\n} VBE_INFO_BLOCK;\n\ntypedef struct _VBE_FP_INFO\n{\n  USHORT\tHSize;\n\tUSHORT\tVSize;\n\tUSHORT\tFPType;\n\tUCHAR\t\tRedBPP;\n\tUCHAR\t\tGreenBPP;\n\tUCHAR\t\tBlueBPP;\n\tUCHAR\t\tReservedBPP;\n\tULONG\t\tRsvdOffScrnMemSize;\n\tULONG\t\tRsvdOffScrnMEmPtr;\n\tUCHAR\t\tReserved[14];\n} VBE_FP_INFO;\n\ntypedef struct _VESA_MODE_INFO_BLOCK\n{\n// Mandatory information for all VBE revisions\n  USHORT    ModeAttributes;  //\t\t\tdw\t?\t; mode attributes\n\tUCHAR     WinAAttributes;  //\t\t\tdb\t?\t; window A attributes\n\tUCHAR     WinBAttributes;  //\t\t\tdb\t?\t; window B attributes\n\tUSHORT    WinGranularity;  //\t\t\tdw\t?\t; window granularity\n\tUSHORT    WinSize;         //\t\t\tdw\t?\t; window size\n\tUSHORT    WinASegment;     //\t\t\tdw\t?\t; window A start segment\n\tUSHORT    WinBSegment;     //\t\t\tdw\t?\t; window B start segment\n\tULONG     WinFuncPtr;      //\t\t\tdd\t?\t; real mode pointer to window function\n\tUSHORT    BytesPerScanLine;//\t\t\tdw\t?\t; bytes per scan line\n\n//; Mandatory information for VBE 1.2 and above\n  USHORT    XResolution;      //\t\t\tdw\t?\t; horizontal resolution in pixels or characters\n\tUSHORT    YResolution;      //\t\t\tdw\t?\t; vertical resolution in pixels or characters\n\tUCHAR     XCharSize;        //\t\t\tdb\t?\t; character cell width in pixels\n\tUCHAR     YCharSize;        //\t\t\tdb\t?\t; character cell height in pixels\n\tUCHAR     NumberOfPlanes;   //\t\t\tdb\t?\t; number of memory planes\n\tUCHAR     BitsPerPixel;     //\t\t\tdb\t?\t; bits per pixel\n\tUCHAR     NumberOfBanks;    //\t\t\tdb\t?\t; number of banks\n\tUCHAR     MemoryModel;      //\t\t\tdb\t?\t; memory model type\n\tUCHAR     BankSize;         //\t\t\tdb\t?\t; bank size in KB\n\tUCHAR     NumberOfImagePages;//\t\t  db\t?\t; number of images\n\tUCHAR     ReservedForPageFunction;//db\t1\t; reserved for page function\n\n//; Direct Color fields(required for direct/6 and YUV/7 memory models)\n\tUCHAR\t\t\tRedMaskSize;        //\t\tdb\t?\t; size of direct color red mask in bits\n\tUCHAR\t\t\tRedFieldPosition;   //\t\tdb\t?\t; bit position of lsb of red mask\n\tUCHAR\t\t\tGreenMaskSize;      //\t\tdb\t?\t; size of direct color green mask in bits\n\tUCHAR\t\t\tGreenFieldPosition; //\t\tdb\t?\t; bit position of lsb of green mask\n\tUCHAR\t\t\tBlueMaskSize;       //\t\tdb\t?\t; size of direct color blue mask in bits\n\tUCHAR\t\t\tBlueFieldPosition;  //\t\tdb\t?\t; bit position of lsb of blue mask\n\tUCHAR\t\t\tRsvdMaskSize;       //\t\tdb\t?\t; size of direct color reserved mask in bits\n\tUCHAR\t\t\tRsvdFieldPosition;  //\t\tdb\t?\t; bit position of lsb of reserved mask\n\tUCHAR\t\t\tDirectColorModeInfo;//\t\tdb\t?\t; direct color mode attributes\n\n//; Mandatory information for VBE 2.0 and above\n\tULONG\t\t\tPhysBasePtr;        //\t\tdd\t?\t; physical address for flat memory frame buffer\n\tULONG\t\t\tReserved_1;         //\t\tdd\t0\t; reserved - always set to 0\n\tUSHORT\t\tReserved_2;         //\t  dw\t0\t; reserved - always set to 0\n\n//; Mandatory information for VBE 3.0 and above\n\tUSHORT\t\tLinBytesPerScanLine;  //\tdw\t?\t; bytes per scan line for linear modes\n\tUCHAR\t\t\tBnkNumberOfImagePages;//\tdb\t?\t; number of images for banked modes\n\tUCHAR\t\t\tLinNumberOfImagPages; //\tdb\t?\t; number of images for linear modes\n\tUCHAR\t\t\tLinRedMaskSize;       //\tdb\t?\t; size of direct color red mask(linear modes)\n\tUCHAR\t\t\tLinRedFieldPosition;  //\tdb\t?\t; bit position of lsb of red mask(linear modes)\n\tUCHAR\t\t\tLinGreenMaskSize;     //\tdb\t?\t; size of direct color green mask(linear modes)\n\tUCHAR\t\t\tLinGreenFieldPosition;//\tdb\t?\t; bit position of lsb of green mask(linear modes)\n\tUCHAR\t\t\tLinBlueMaskSize;      //\tdb\t?\t; size of direct color blue mask(linear modes)\n\tUCHAR\t\t\tLinBlueFieldPosition; //\tdb\t?\t; bit position of lsb of blue mask(linear modes)\n\tUCHAR\t\t\tLinRsvdMaskSize;      //\tdb\t?\t; size of direct color reserved mask(linear modes)\n\tUCHAR\t\t\tLinRsvdFieldPosition; //\tdb\t?\t; bit position of lsb of reserved mask(linear modes)\n\tULONG\t\t\tMaxPixelClock;        //\tdd\t?\t; maximum pixel clock(in Hz) for graphics mode\n\tUCHAR\t\t\tReserved;             //\tdb\t190 dup (0)\n} VESA_MODE_INFO_BLOCK;\n\n// BIOS function CALLS\n#define ATOM_BIOS_EXTENDED_FUNCTION_CODE        0xA0\t        // ATI Extended Function code\n#define ATOM_BIOS_FUNCTION_COP_MODE             0x00\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY1         0x04\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY2         0x05\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY3         0x06\n#define ATOM_BIOS_FUNCTION_GET_DDC              0x0B   \n#define ATOM_BIOS_FUNCTION_ASIC_DSTATE          0x0E\n#define ATOM_BIOS_FUNCTION_DEBUG_PLAY           0x0F\n#define ATOM_BIOS_FUNCTION_STV_STD              0x16\n#define ATOM_BIOS_FUNCTION_DEVICE_DET           0x17\n#define ATOM_BIOS_FUNCTION_DEVICE_SWITCH        0x18\n\n#define ATOM_BIOS_FUNCTION_PANEL_CONTROL        0x82\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_DET       0x83\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_SWITCH    0x84\n#define ATOM_BIOS_FUNCTION_HW_ICON              0x8A \n#define ATOM_BIOS_FUNCTION_SET_CMOS             0x8B\n#define SUB_FUNCTION_UPDATE_DISPLAY_INFO        0x8000          // Sub function 80\n#define SUB_FUNCTION_UPDATE_EXPANSION_INFO      0x8100          // Sub function 80\n\n#define ATOM_BIOS_FUNCTION_DISPLAY_INFO         0x8D\n#define ATOM_BIOS_FUNCTION_DEVICE_ON_OFF        0x8E\n#define ATOM_BIOS_FUNCTION_VIDEO_STATE          0x8F \n#define ATOM_SUB_FUNCTION_GET_CRITICAL_STATE    0x0300          // Sub function 03  \n#define ATOM_SUB_FUNCTION_GET_LIDSTATE          0x0700          // Sub function 7\n#define ATOM_SUB_FUNCTION_THERMAL_STATE_NOTICE  0x1400          // Notify caller the current thermal state\n#define ATOM_SUB_FUNCTION_CRITICAL_STATE_NOTICE 0x8300          // Notify caller the current critical state\n#define ATOM_SUB_FUNCTION_SET_LIDSTATE          0x8500          // Sub function 85\n#define ATOM_SUB_FUNCTION_GET_REQ_DISPLAY_FROM_SBIOS_MODE 0x8900// Sub function 89\n#define ATOM_SUB_FUNCTION_INFORM_ADC_SUPPORT    0x9400          // Notify caller that ADC is supported\n     \n\n#define ATOM_BIOS_FUNCTION_VESA_DPMS            0x4F10          // Set DPMS \n#define ATOM_SUB_FUNCTION_SET_DPMS              0x0001          // BL: Sub function 01 \n#define ATOM_SUB_FUNCTION_GET_DPMS              0x0002          // BL: Sub function 02 \n#define ATOM_PARAMETER_VESA_DPMS_ON             0x0000          // BH Parameter for DPMS ON.  \n#define ATOM_PARAMETER_VESA_DPMS_STANDBY        0x0100          // BH Parameter for DPMS STANDBY  \n#define ATOM_PARAMETER_VESA_DPMS_SUSPEND        0x0200          // BH Parameter for DPMS SUSPEND\n#define ATOM_PARAMETER_VESA_DPMS_OFF            0x0400          // BH Parameter for DPMS OFF\n#define ATOM_PARAMETER_VESA_DPMS_REDUCE_ON      0x0800          // BH Parameter for DPMS REDUCE ON (NOT SUPPORTED)\n\n#define ATOM_BIOS_RETURN_CODE_MASK              0x0000FF00L\n#define ATOM_BIOS_REG_HIGH_MASK                 0x0000FF00L\n#define ATOM_BIOS_REG_LOW_MASK                  0x000000FFL\n\n// structure used for VBIOS only\n\n//DispOutInfoTable\ntypedef struct _ASIC_TRANSMITTER_INFO\n{\n\tUSHORT usTransmitterObjId;\n\tUSHORT usSupportDevice;\n  UCHAR  ucTransmitterCmdTblId;\n\tUCHAR  ucConfig;\n\tUCHAR  ucEncoderID;\t\t\t\t\t //available 1st encoder ( default )\n\tUCHAR  ucOptionEncoderID;    //available 2nd encoder ( optional )\n\tUCHAR  uc2ndEncoderID;\n\tUCHAR  ucReserved;\n}ASIC_TRANSMITTER_INFO;\n\ntypedef struct _ASIC_ENCODER_INFO\n{\n\tUCHAR ucEncoderID;\n\tUCHAR ucEncoderConfig;\n  USHORT usEncoderCmdTblId;\n}ASIC_ENCODER_INFO;\n\ntypedef struct _ATOM_DISP_OUT_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT ptrTransmitterInfo;\n\tUSHORT ptrEncoderInfo;\n\tASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n\tASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO;\n\ntypedef struct _ATOM_DISP_OUT_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT ptrTransmitterInfo;\n\tUSHORT ptrEncoderInfo;\n  USHORT ptrMainCallParserFar;                  // direct address of main parser call in VBIOS binary. \n\tASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n\tASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO_V2;\n\n// DispDevicePriorityInfo\ntypedef struct _ATOM_DISPLAY_DEVICE_PRIORITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT asDevicePriority[16];\n}ATOM_DISPLAY_DEVICE_PRIORITY_INFO;\n\n//ProcessAuxChannelTransactionTable\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n{\n\tUSHORT\tlpAuxRequest;\n\tUSHORT  lpDataOut;\n\tUCHAR\t\tucChannelID;\n\tunion\n\t{\n  UCHAR   ucReplyStatus;\n\tUCHAR   ucDelay;\n\t};\n  UCHAR   ucDataOutLen;\n\tUCHAR   ucReserved;\n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS;\n\n//ProcessAuxChannelTransactionTable\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2\n{\n\tUSHORT\tlpAuxRequest;\n\tUSHORT  lpDataOut;\n\tUCHAR\t\tucChannelID;\n\tunion\n\t{\n  UCHAR   ucReplyStatus;\n\tUCHAR   ucDelay;\n\t};\n  UCHAR   ucDataOutLen;\n\tUCHAR   ucHPD_ID;                                       //=0: HPD1, =1: HPD2, =2: HPD3, =3: HPD4, =4: HPD5, =5: HPD6\n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2;\n\n#define PROCESS_AUX_CHANNEL_TRANSACTION_PS_ALLOCATION\t\t\tPROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n\n//GetSinkType\n\ntypedef struct _DP_ENCODER_SERVICE_PARAMETERS\n{\n\tUSHORT ucLinkClock;\n\tunion \n\t{\n\tUCHAR ucConfig;\t\t\t\t// for DP training command\n\tUCHAR ucI2cId;\t\t\t\t// use for GET_SINK_TYPE command\n\t};\n\tUCHAR ucAction;\n\tUCHAR ucStatus;\n\tUCHAR ucLaneNum;\n\tUCHAR ucReserved[2];\n}DP_ENCODER_SERVICE_PARAMETERS;\n\n// ucAction\n#define ATOM_DP_ACTION_GET_SINK_TYPE\t\t\t\t\t\t\t0x01\n/* obselete */\n#define ATOM_DP_ACTION_TRAINING_START\t\t\t\t\t\t\t0x02\n#define ATOM_DP_ACTION_TRAINING_COMPLETE\t\t\t\t\t0x03\n#define ATOM_DP_ACTION_TRAINING_PATTERN_SEL\t\t\t\t0x04\n#define ATOM_DP_ACTION_SET_VSWING_PREEMP\t\t\t\t\t0x05\n#define ATOM_DP_ACTION_GET_VSWING_PREEMP\t\t\t\t\t0x06\n#define ATOM_DP_ACTION_BLANKING                   0x07\n\n// ucConfig\n#define ATOM_DP_CONFIG_ENCODER_SEL_MASK\t\t\t\t\t\t0x03\n#define ATOM_DP_CONFIG_DIG1_ENCODER\t\t\t\t\t\t\t\t0x00\n#define ATOM_DP_CONFIG_DIG2_ENCODER\t\t\t\t\t\t\t\t0x01\n#define ATOM_DP_CONFIG_EXTERNAL_ENCODER\t\t\t\t\t\t0x02\n#define ATOM_DP_CONFIG_LINK_SEL_MASK\t\t\t\t\t\t\t0x04\n#define ATOM_DP_CONFIG_LINK_A\t\t\t\t\t\t\t\t\t\t\t0x00\n#define ATOM_DP_CONFIG_LINK_B\t\t\t\t\t\t\t\t\t\t\t0x04\n/* /obselete */\n#define DP_ENCODER_SERVICE_PS_ALLOCATION\t\t\t\tWRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n// DP_TRAINING_TABLE\n#define DPCD_SET_LINKRATE_LANENUM_PATTERN1_TBL_ADDR\t\t\t\tATOM_DP_TRAINING_TBL_ADDR\t\t\n#define DPCD_SET_SS_CNTL_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 8 )\n#define DPCD_SET_LANE_VSWING_PREEMP_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 16 )\n#define DPCD_SET_TRAINING_PATTERN0_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 24 )\n#define DPCD_SET_TRAINING_PATTERN2_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 32)\n#define DPCD_GET_LINKRATE_LANENUM_SS_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 40)\n#define\tDPCD_GET_LANE_STATUS_ADJUST_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 48)\n#define DP_I2C_AUX_DDC_WRITE_START_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 60)\n#define DP_I2C_AUX_DDC_WRITE_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 64)\n#define DP_I2C_AUX_DDC_READ_START_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 72)\n#define DP_I2C_AUX_DDC_READ_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 76)\n#define DP_I2C_AUX_DDC_WRITE_END_TBL_ADDR                 (ATOM_DP_TRAINING_TBL_ADDR + 80) \n#define DP_I2C_AUX_DDC_READ_END_TBL_ADDR\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 84)\n\ntypedef struct _PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n{\n\tUCHAR   ucI2CSpeed;\n \tunion\n\t{\n   UCHAR ucRegIndex;\n   UCHAR ucStatus;\n\t};\n\tUSHORT  lpI2CDataOut;\n  UCHAR   ucFlag;               \n  UCHAR   ucTransBytes;\n  UCHAR   ucSlaveAddr;\n  UCHAR   ucLineNumber;\n}PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS;\n\n#define PROCESS_I2C_CHANNEL_TRANSACTION_PS_ALLOCATION       PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n\n//ucFlag\n#define HW_I2C_WRITE        1\n#define HW_I2C_READ         0\n#define I2C_2BYTE_ADDR      0x02\n\ntypedef struct _SET_HWBLOCK_INSTANCE_PARAMETER_V2\n{\n   UCHAR ucHWBlkInst;                // HW block instance, 0, 1, 2, ...\n   UCHAR ucReserved[3]; \n}SET_HWBLOCK_INSTANCE_PARAMETER_V2;\n\n#define HWBLKINST_INSTANCE_MASK       0x07\n#define HWBLKINST_HWBLK_MASK          0xF0\n#define HWBLKINST_HWBLK_SHIFT         0x04\n\n//ucHWBlock\n#define SELECT_DISP_ENGINE            0\n#define SELECT_DISP_PLL               1\n#define SELECT_DCIO_UNIPHY_LINK0      2\n#define SELECT_DCIO_UNIPHY_LINK1      3\n#define SELECT_DCIO_IMPCAL            4\n#define SELECT_DCIO_DIG               6\n#define SELECT_CRTC_PIXEL_RATE        7\n\n/****************************************************************************/\t\n//Portion VI: Definitinos for vbios MC scratch registers that driver used\n/****************************************************************************/\n\n#define MC_MISC0__MEMORY_TYPE_MASK    0xF0000000\n#define MC_MISC0__MEMORY_TYPE__GDDR1  0x10000000\n#define MC_MISC0__MEMORY_TYPE__DDR2   0x20000000\n#define MC_MISC0__MEMORY_TYPE__GDDR3  0x30000000\n#define MC_MISC0__MEMORY_TYPE__GDDR4  0x40000000\n#define MC_MISC0__MEMORY_TYPE__GDDR5  0x50000000\n#define MC_MISC0__MEMORY_TYPE__DDR3   0xB0000000\n\n/****************************************************************************/\t\n//Portion VI: Definitinos being oboselete\n/****************************************************************************/\n\n//==========================================================================================\n//Remove the definitions below when driver is ready!\ntypedef struct _ATOM_DAC_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  USHORT                   usMaxFrequency;      // in 10kHz unit\n  USHORT                   usReserved;\n}ATOM_DAC_INFO;\n\n\ntypedef struct  _COMPASSIONATE_DATA           \n{\n  ATOM_COMMON_TABLE_HEADER sHeader; \n\n  //==============================  DAC1 portion\n  UCHAR   ucDAC1_BG_Adjustment;\n  UCHAR   ucDAC1_DAC_Adjustment;\n  USHORT  usDAC1_FORCE_Data;\n  //==============================  DAC2 portion\n  UCHAR   ucDAC2_CRT2_BG_Adjustment;\n  UCHAR   ucDAC2_CRT2_DAC_Adjustment;\n  USHORT  usDAC2_CRT2_FORCE_Data;\n  USHORT  usDAC2_CRT2_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CRT2_MUX_RegisterInfo;     //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_NTSC_BG_Adjustment;\n  UCHAR   ucDAC2_NTSC_DAC_Adjustment;\n  USHORT  usDAC2_TV1_FORCE_Data;\n  USHORT  usDAC2_TV1_MUX_RegisterIndex;\n  UCHAR   ucDAC2_TV1_MUX_RegisterInfo;      //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_CV_BG_Adjustment;\n  UCHAR   ucDAC2_CV_DAC_Adjustment;\n  USHORT  usDAC2_CV_FORCE_Data;\n  USHORT  usDAC2_CV_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CV_MUX_RegisterInfo;       //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_PAL_BG_Adjustment;\n  UCHAR   ucDAC2_PAL_DAC_Adjustment;\n  USHORT  usDAC2_TV2_FORCE_Data;\n}COMPASSIONATE_DATA;\n\n/****************************Supported Device Info Table Definitions**********************/\n//  ucConnectInfo:\n//    [7:4] - connector type\n//      = 1   - VGA connector   \n//      = 2   - DVI-I\n//      = 3   - DVI-D\n//      = 4   - DVI-A\n//      = 5   - SVIDEO\n//      = 6   - COMPOSITE\n//      = 7   - LVDS\n//      = 8   - DIGITAL LINK\n//      = 9   - SCART\n//      = 0xA - HDMI_type A\n//      = 0xB - HDMI_type B\n//      = 0xE - Special case1 (DVI+DIN)\n//      Others=TBD\n//    [3:0] - DAC Associated\n//      = 0   - no DAC\n//      = 1   - DACA\n//      = 2   - DACB\n//      = 3   - External DAC\n//      Others=TBD\n//    \n\ntypedef struct _ATOM_CONNECTOR_INFO\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfConnectorType:4;\n  UCHAR   bfAssociatedDAC:4;\n#else\n  UCHAR   bfAssociatedDAC:4;\n  UCHAR   bfConnectorType:4;\n#endif\n}ATOM_CONNECTOR_INFO;\n\ntypedef union _ATOM_CONNECTOR_INFO_ACCESS\n{\n  ATOM_CONNECTOR_INFO sbfAccess;\n  UCHAR               ucAccess;\n}ATOM_CONNECTOR_INFO_ACCESS;\n\ntypedef struct _ATOM_CONNECTOR_INFO_I2C\n{\n  ATOM_CONNECTOR_INFO_ACCESS sucConnectorInfo;\n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;\n}ATOM_CONNECTOR_INFO_I2C;\n\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C   asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO];\n}ATOM_SUPPORTED_DEVICES_INFO;\n\n#define NO_INT_SRC_MAPPED       0xFF\n\ntypedef struct _ATOM_CONNECTOR_INC_SRC_BITMAP\n{\n  UCHAR   ucIntSrcBitmap;\n}ATOM_CONNECTOR_INC_SRC_BITMAP;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2\n{ \n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n}ATOM_SUPPORTED_DEVICES_INFO_2;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2d1\n{ \n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_SUPPORTED_DEVICES_INFO_2d1;\n\n#define ATOM_SUPPORTED_DEVICES_INFO_LAST ATOM_SUPPORTED_DEVICES_INFO_2d1\n\n\n\ntypedef struct _ATOM_MISC_CONTROL_INFO\n{\n   USHORT usFrequency;\n   UCHAR  ucPLL_ChargePump;\t\t\t\t                // PLL charge-pump gain control\n   UCHAR  ucPLL_DutyCycle;\t\t\t\t                // PLL duty cycle control\n   UCHAR  ucPLL_VCO_Gain;\t\t\t\t                  // PLL VCO gain control\n   UCHAR  ucPLL_VoltageSwing;\t\t\t                // PLL driver voltage swing control\n}ATOM_MISC_CONTROL_INFO;  \n\n\n#define ATOM_MAX_MISC_INFO       4\n\ntypedef struct _ATOM_TMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  USHORT\t\t\t\t\t\t\tusMaxFrequency;             // in 10Khz\n  ATOM_MISC_CONTROL_INFO\t\t\t\tasMiscInfo[ATOM_MAX_MISC_INFO];\n}ATOM_TMDS_INFO;\n\n\ntypedef struct _ATOM_ENCODER_ANALOG_ATTRIBUTE\n{\n  UCHAR ucTVStandard;     //Same as TV standards defined above, \n  UCHAR ucPadding[1];\n}ATOM_ENCODER_ANALOG_ATTRIBUTE;\n\ntypedef struct _ATOM_ENCODER_DIGITAL_ATTRIBUTE\n{\n  UCHAR ucAttribute;      //Same as other digital encoder attributes defined above\n  UCHAR ucPadding[1];\t\t\n}ATOM_ENCODER_DIGITAL_ATTRIBUTE;\n\ntypedef union _ATOM_ENCODER_ATTRIBUTE\n{\n  ATOM_ENCODER_ANALOG_ATTRIBUTE sAlgAttrib;\n  ATOM_ENCODER_DIGITAL_ATTRIBUTE sDigAttrib;\n}ATOM_ENCODER_ATTRIBUTE;\n\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock; \n  USHORT usEncoderID; \n  UCHAR  ucDeviceType;\t\t\t\t\t\t\t\t\t\t\t\t//Use ATOM_DEVICE_xxx1_Index to indicate device type only.\t\n  UCHAR  ucAction;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT\n  ATOM_ENCODER_ATTRIBUTE usDevAttr;     \t\t\n}DVO_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _DVO_ENCODER_CONTROL_PS_ALLOCATION\n{                               \n  DVO_ENCODER_CONTROL_PARAMETERS    sDVOEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     //Caller doesn't need to init this portion\n}DVO_ENCODER_CONTROL_PS_ALLOCATION;\n\n\n#define ATOM_XTMDS_ASIC_SI164_ID        1\n#define ATOM_XTMDS_ASIC_SI178_ID        2\n#define ATOM_XTMDS_ASIC_TFP513_ID       3\n#define ATOM_XTMDS_SUPPORTED_SINGLELINK 0x00000001\n#define ATOM_XTMDS_SUPPORTED_DUALLINK   0x00000002\n#define ATOM_XTMDS_MVPU_FPGA            0x00000004\n\n                           \ntypedef struct _ATOM_XTMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;  \n  USHORT                     usSingleLinkMaxFrequency; \n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;           //Point the ID on which I2C is used to control external chip\n  UCHAR                      ucXtransimitterID;          \n  UCHAR                      ucSupportedLink;    // Bit field, bit0=1, single link supported;bit1=1,dual link supported\n  UCHAR                      ucSequnceAlterID;   // Even with the same external TMDS asic, it's possible that the program seqence alters \n                                                 // due to design. This ID is used to alert driver that the sequence is not \"standard\"!              \n  UCHAR                      ucMasterAddress;    // Address to control Master xTMDS Chip\n  UCHAR                      ucSlaveAddress;     // Address to control Slave xTMDS Chip\n}ATOM_XTMDS_INFO;\n\ntypedef struct _DFP_DPMS_STATUS_CHANGE_PARAMETERS\n{  \n  UCHAR ucEnable;                     // ATOM_ENABLE=On or ATOM_DISABLE=Off\n  UCHAR ucDevice;                     // ATOM_DEVICE_DFP1_INDEX....\n  UCHAR ucPadding[2];             \n}DFP_DPMS_STATUS_CHANGE_PARAMETERS;\n\n/****************************Legacy Power Play Table Definitions **********************/\n\n//Definitions for ulPowerPlayMiscInfo\n#define ATOM_PM_MISCINFO_SPLIT_CLOCK                     0x00000000L\n#define ATOM_PM_MISCINFO_USING_MCLK_SRC                  0x00000001L\n#define ATOM_PM_MISCINFO_USING_SCLK_SRC                  0x00000002L\n\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT            0x00000004L\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH        0x00000008L\n\n#define ATOM_PM_MISCINFO_LOAD_PERFORMANCE_EN             0x00000010L\n\n#define ATOM_PM_MISCINFO_ENGINE_CLOCK_CONTRL_EN          0x00000020L\n#define ATOM_PM_MISCINFO_MEMORY_CLOCK_CONTRL_EN          0x00000040L\n#define ATOM_PM_MISCINFO_PROGRAM_VOLTAGE                 0x00000080L  //When this bit set, ucVoltageDropIndex is not an index for GPIO pin, but a voltage ID that SW needs program  \n \n#define ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN      0x00000100L\n#define ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN         0x00000200L\n#define ATOM_PM_MISCINFO_ASIC_SLEEP_MODE_EN              0x00000400L\n#define ATOM_PM_MISCINFO_LOAD_BALANCE_EN                 0x00000800L\n#define ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE     0x00001000L\n#define ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE 0x00002000L\n#define ATOM_PM_MISCINFO_LOW_LCD_REFRESH_RATE            0x00004000L\n\n#define ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE             0x00008000L\n#define ATOM_PM_MISCINFO_OVER_CLOCK_MODE                 0x00010000L \n#define ATOM_PM_MISCINFO_OVER_DRIVE_MODE                 0x00020000L\n#define ATOM_PM_MISCINFO_POWER_SAVING_MODE               0x00040000L\n#define ATOM_PM_MISCINFO_THERMAL_DIODE_MODE              0x00080000L\n\n#define ATOM_PM_MISCINFO_FRAME_MODULATION_MASK           0x00300000L  //0-FM Disable, 1-2 level FM, 2-4 level FM, 3-Reserved\n#define ATOM_PM_MISCINFO_FRAME_MODULATION_SHIFT          20 \n\n#define ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE                 0x00400000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2      0x00800000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4      0x01000000L\n#define ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN            0x02000000L  //When set, Dynamic \n#define ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN        0x04000000L  //When set, Dynamic\n#define ATOM_PM_MISCINFO_3D_ACCELERATION_EN              0x08000000L  //When set, This mode is for acceleated 3D mode\n\n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_MASK   0x70000000L  //1-Optimal Battery Life Group, 2-High Battery, 3-Balanced, 4-High Performance, 5- Optimal Performance (Default state with Default clocks) \n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_SHIFT  28\n#define ATOM_PM_MISCINFO_ENABLE_BACK_BIAS                0x80000000L\n\n#define ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE            0x00000001L\n#define ATOM_PM_MISCINFO2_MULTI_DISPLAY_SUPPORT          0x00000002L\n#define ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN           0x00000004L\n#define ATOM_PM_MISCINFO2_FS3D_OVERDRIVE_INFO            0x00000008L\n#define ATOM_PM_MISCINFO2_FORCEDLOWPWR_MODE              0x00000010L\n#define ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN       0x00000020L\n#define ATOM_PM_MISCINFO2_VIDEO_PLAYBACK_CAPABLE         0x00000040L  //If this bit is set in multi-pp mode, then driver will pack up one with the minior power consumption. \n                                                                      //If it's not set in any pp mode, driver will use its default logic to pick a pp mode in video playback\n#define ATOM_PM_MISCINFO2_NOT_VALID_ON_DC                0x00000080L\n#define ATOM_PM_MISCINFO2_STUTTER_MODE_EN                0x00000100L\n#define ATOM_PM_MISCINFO2_UVD_SUPPORT_MODE               0x00000200L \n\n//ucTableFormatRevision=1\n//ucTableContentRevision=1\ntypedef struct  _ATOM_POWERMODE_INFO\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulReserved1;                // must set to 0\n  ULONG     ulReserved2;                // must set to 0\n  USHORT    usEngineClock;\n  USHORT    usMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to GPIO table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n}ATOM_POWERMODE_INFO;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=1\ntypedef struct  _ATOM_POWERMODE_INFO_V2\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulMiscInfo2;                \n  ULONG     ulEngineClock;                \n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to GPIO table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n}ATOM_POWERMODE_INFO_V2;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=2\ntypedef struct  _ATOM_POWERMODE_INFO_V3\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulMiscInfo2;                \n  ULONG     ulEngineClock;                \n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to Core (VDDC) votage table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n  UCHAR     ucVDDCI_VoltageDropIndex;   // index to VDDCI votage table\n}ATOM_POWERMODE_INFO_V3;\n\n\n#define ATOM_MAX_NUMBEROF_POWER_BLOCK  8\n\n#define ATOM_PP_OVERDRIVE_INTBITMAP_AUXWIN            0x01\n#define ATOM_PP_OVERDRIVE_INTBITMAP_OVERDRIVE         0x02\n\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM63      0x01\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1032   0x02\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1030   0x03\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_MUA6649   0x04\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM64      0x05\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_F75375    0x06\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ASC7512   0x07\t// Andigilog\n\n\ntypedef struct  _ATOM_POWERPLAY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO;\n\ntypedef struct  _ATOM_POWERPLAY_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V2 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V2;\n  \ntypedef struct  _ATOM_POWERPLAY_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V3 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V3;\n\n/* New PPlib */\n/**************************************************************************/\ntypedef struct _ATOM_PPLIB_THERMALCONTROLLER\n\n{\n    UCHAR ucType;           // one of ATOM_PP_THERMALCONTROLLER_*\n    UCHAR ucI2cLine;        // as interpreted by DAL I2C\n    UCHAR ucI2cAddress;\n    UCHAR ucFanParameters;  // Fan Control Parameters.\n    UCHAR ucFanMinRPM;      // Fan Minimum RPM (hundreds) -- for display purposes only.\n    UCHAR ucFanMaxRPM;      // Fan Maximum RPM (hundreds) -- for display purposes only.\n    UCHAR ucReserved;       // ----\n    UCHAR ucFlags;          // to be defined\n} ATOM_PPLIB_THERMALCONTROLLER;\n\n#define ATOM_PP_FANPARAMETERS_TACHOMETER_PULSES_PER_REVOLUTION_MASK 0x0f\n#define ATOM_PP_FANPARAMETERS_NOFAN                                 0x80    // No fan is connected to this controller.\n\n#define ATOM_PP_THERMALCONTROLLER_NONE      0\n#define ATOM_PP_THERMALCONTROLLER_LM63      1  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_ADM1032   2  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_ADM1030   3  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_MUA6649   4  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_LM64      5\n#define ATOM_PP_THERMALCONTROLLER_F75375    6  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_RV6xx     7\n#define ATOM_PP_THERMALCONTROLLER_RV770     8\n#define ATOM_PP_THERMALCONTROLLER_ADT7473   9\n\ntypedef struct _ATOM_PPLIB_STATE\n{\n    UCHAR ucNonClockStateIndex;\n    UCHAR ucClockStateIndices[1]; // variable-sized\n} ATOM_PPLIB_STATE;\n\n//// ATOM_PPLIB_POWERPLAYTABLE::ulPlatformCaps\n#define ATOM_PP_PLATFORM_CAP_BACKBIAS 1\n#define ATOM_PP_PLATFORM_CAP_POWERPLAY 2\n#define ATOM_PP_PLATFORM_CAP_SBIOSPOWERSOURCE 4\n#define ATOM_PP_PLATFORM_CAP_ASPM_L0s 8\n#define ATOM_PP_PLATFORM_CAP_ASPM_L1 16\n#define ATOM_PP_PLATFORM_CAP_HARDWAREDC 32\n#define ATOM_PP_PLATFORM_CAP_GEMINIPRIMARY 64\n#define ATOM_PP_PLATFORM_CAP_STEPVDDC 128\n#define ATOM_PP_PLATFORM_CAP_VOLTAGECONTROL 256\n#define ATOM_PP_PLATFORM_CAP_SIDEPORTCONTROL 512\n#define ATOM_PP_PLATFORM_CAP_TURNOFFPLL_ASPML1 1024\n#define ATOM_PP_PLATFORM_CAP_HTLINKCONTROL 2048\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE\n{\n      ATOM_COMMON_TABLE_HEADER sHeader;\n\n      UCHAR ucDataRevision;\n\n      UCHAR ucNumStates;\n      UCHAR ucStateEntrySize;\n      UCHAR ucClockInfoSize;\n      UCHAR ucNonClockSize;\n\n      // offset from start of this table to array of ucNumStates ATOM_PPLIB_STATE structures\n      USHORT usStateArrayOffset;\n\n      // offset from start of this table to array of ASIC-specific structures,\n      // currently ATOM_PPLIB_CLOCK_INFO.\n      USHORT usClockInfoArrayOffset;\n\n      // offset from start of this table to array of ATOM_PPLIB_NONCLOCK_INFO\n      USHORT usNonClockInfoArrayOffset;\n\n      USHORT usBackbiasTime;    // in microseconds\n      USHORT usVoltageTime;     // in microseconds\n      USHORT usTableSize;       //the size of this structure, or the extended structure\n\n      ULONG ulPlatformCaps;            // See ATOM_PPLIB_CAPS_*\n\n      ATOM_PPLIB_THERMALCONTROLLER    sThermalController;\n\n      USHORT usBootClockInfoOffset;\n      USHORT usBootNonClockInfoOffset;\n\n} ATOM_PPLIB_POWERPLAYTABLE;\n\n//// ATOM_PPLIB_NONCLOCK_INFO::usClassification\n#define ATOM_PPLIB_CLASSIFICATION_UI_MASK          0x0007\n#define ATOM_PPLIB_CLASSIFICATION_UI_SHIFT         0\n#define ATOM_PPLIB_CLASSIFICATION_UI_NONE          0\n#define ATOM_PPLIB_CLASSIFICATION_UI_BATTERY       1\n#define ATOM_PPLIB_CLASSIFICATION_UI_BALANCED      3\n#define ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE   5\n// 2, 4, 6, 7 are reserved\n\n#define ATOM_PPLIB_CLASSIFICATION_BOOT                   0x0008\n#define ATOM_PPLIB_CLASSIFICATION_THERMAL                0x0010\n#define ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE     0x0020\n#define ATOM_PPLIB_CLASSIFICATION_REST                   0x0040\n#define ATOM_PPLIB_CLASSIFICATION_FORCED                 0x0080\n#define ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE          0x0100\n#define ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE      0x0200\n#define ATOM_PPLIB_CLASSIFICATION_UVDSTATE               0x0400\n#define ATOM_PPLIB_CLASSIFICATION_3DLOW                  0x0800\n#define ATOM_PPLIB_CLASSIFICATION_ACPI                   0x1000\n// remaining 3 bits are reserved\n\n//// ATOM_PPLIB_NONCLOCK_INFO::ulCapsAndSettings\n#define ATOM_PPLIB_SINGLE_DISPLAY_ONLY           0x00000001\n#define ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK         0x00000002\n\n// 0 is 2.5Gb/s, 1 is 5Gb/s\n#define ATOM_PPLIB_PCIE_LINK_SPEED_MASK            0x00000004\n#define ATOM_PPLIB_PCIE_LINK_SPEED_SHIFT           2\n\n// lanes - 1: 1, 2, 4, 8, 12, 16 permitted by PCIE spec\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_MASK            0x000000F8\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT           3\n\n// lookup into reduced refresh-rate table\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_MASK  0x00000F00\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_SHIFT 8\n\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_UNLIMITED    0\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_50HZ         1\n// 2-15 TBD as needed.\n\n#define ATOM_PPLIB_SOFTWARE_DISABLE_LOADBALANCING        0x00001000\n#define ATOM_PPLIB_SOFTWARE_ENABLE_SLEEP_FOR_TIMESTAMPS  0x00002000\n#define ATOM_PPLIB_ENABLE_VARIBRIGHT                     0x00008000\n\n#define ATOM_PPLIB_DISALLOW_ON_DC                       0x00004000\n\n// Contained in an array starting at the offset\n// in ATOM_PPLIB_POWERPLAYTABLE::usNonClockInfoArrayOffset.\n// referenced from ATOM_PPLIB_STATE_INFO::ucNonClockStateIndex\ntypedef struct _ATOM_PPLIB_NONCLOCK_INFO\n{\n      USHORT usClassification;\n      UCHAR  ucMinTemperature;\n      UCHAR  ucMaxTemperature;\n      ULONG  ulCapsAndSettings;\n      UCHAR  ucRequiredPower;\n      UCHAR  ucUnused1[3];\n} ATOM_PPLIB_NONCLOCK_INFO;\n\n// Contained in an array starting at the offset\n// in ATOM_PPLIB_POWERPLAYTABLE::usClockInfoArrayOffset.\n// referenced from ATOM_PPLIB_STATE::ucClockStateIndices\ntypedef struct _ATOM_PPLIB_R600_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR ucMemoryClockHigh;\n\n      USHORT usVDDC;\n      USHORT usUnused1;\n      USHORT usUnused2;\n\n      ULONG ulFlags; // ATOM_PPLIB_R600_FLAGS_*\n\n} ATOM_PPLIB_R600_CLOCK_INFO;\n\n// ulFlags in ATOM_PPLIB_R600_CLOCK_INFO\n#define ATOM_PPLIB_R600_FLAGS_PCIEGEN2          1\n#define ATOM_PPLIB_R600_FLAGS_UVDSAFE           2\n#define ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE    4\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_ODT_OFF    8\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_DLL_OFF    16\n\ntypedef struct _ATOM_PPLIB_RS780_CLOCK_INFO\n\n{\n      USHORT usLowEngineClockLow;         // Low Engine clock in MHz (the same way as on the R600).\n      UCHAR  ucLowEngineClockHigh;\n      USHORT usHighEngineClockLow;        // High Engine clock in MHz.\n      UCHAR  ucHighEngineClockHigh;\n      USHORT usMemoryClockLow;            // For now one of the ATOM_PPLIB_RS780_SPMCLK_XXXX constants.\n      UCHAR  ucMemoryClockHigh;           // Currentyl unused.\n      UCHAR  ucPadding;                   // For proper alignment and size.\n      USHORT usVDDC;                      // For the 780, use: None, Low, High, Variable\n      UCHAR  ucMaxHTLinkWidth;            // From SBIOS - {2, 4, 8, 16}\n      UCHAR  ucMinHTLinkWidth;            // From SBIOS - {2, 4, 8, 16}. Effective only if CDLW enabled. Minimum down stream width could be bigger as display BW requriement.\n      USHORT usHTLinkFreq;                // See definition ATOM_PPLIB_RS780_HTLINKFREQ_xxx or in MHz(>=200).\n      ULONG  ulFlags; \n} ATOM_PPLIB_RS780_CLOCK_INFO;\n\n#define ATOM_PPLIB_RS780_VOLTAGE_NONE       0 \n#define ATOM_PPLIB_RS780_VOLTAGE_LOW        1 \n#define ATOM_PPLIB_RS780_VOLTAGE_HIGH       2 \n#define ATOM_PPLIB_RS780_VOLTAGE_VARIABLE   3 \n\n#define ATOM_PPLIB_RS780_SPMCLK_NONE        0   // We cannot change the side port memory clock, leave it as it is.\n#define ATOM_PPLIB_RS780_SPMCLK_LOW         1\n#define ATOM_PPLIB_RS780_SPMCLK_HIGH        2\n\n#define ATOM_PPLIB_RS780_HTLINKFREQ_NONE       0 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_LOW        1 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_HIGH       2 \n\n/**************************************************************************/\n\n\n// Following definitions are for compatiblity issue in different SW components. \n#define ATOM_MASTER_DATA_TABLE_REVISION   0x01\n#define Object_Info\t\t\t\t\t\t\t\t\t\t\t\tObject_Header\t\t\t\n#define\tAdjustARB_SEQ\t\t\t\t\t\t\t\t\t\t\tMC_InitParameter\n#define\tVRAM_GPIO_DetectionInfo\t\t\t\t\t\tVoltageObjectInfo\n#define\tASIC_VDDCI_Info                   ASIC_ProfilingInfo\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n#define ASIC_MVDDQ_Info\t\t\t\t\t\t\t\t\t\tMemoryTrainingInfo\n#define SS_Info                           PPLL_SS_Info                      \n#define ASIC_MVDDC_Info                   ASIC_InternalSS_Info\n#define DispDevicePriorityInfo\t\t\t\t\t\tSaveRestoreInfo\n#define DispOutInfo\t\t\t\t\t\t\t\t\t\t\t\tTV_VideoMode\n\n\n#define ATOM_ENCODER_OBJECT_TABLE         ATOM_OBJECT_TABLE\n#define ATOM_CONNECTOR_OBJECT_TABLE       ATOM_OBJECT_TABLE\n\n//New device naming, remove them when both DAL/VBIOS is ready\n#define DFP2I_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP2I_OUTPUT_CONTROL_PS_ALLOCATION DFP2I_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1X_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1X_OUTPUT_CONTROL_PS_ALLOCATION DFP1X_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1I_OUTPUT_CONTROL_PARAMETERS    DFP1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1I_OUTPUT_CONTROL_PS_ALLOCATION DFP1_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define ATOM_DEVICE_DFP1I_SUPPORT          ATOM_DEVICE_DFP1_SUPPORT\n#define ATOM_DEVICE_DFP1X_SUPPORT          ATOM_DEVICE_DFP2_SUPPORT\n\n#define ATOM_DEVICE_DFP1I_INDEX            ATOM_DEVICE_DFP1_INDEX\n#define ATOM_DEVICE_DFP1X_INDEX            ATOM_DEVICE_DFP2_INDEX\n \n#define ATOM_DEVICE_DFP2I_INDEX            0x00000009\n#define ATOM_DEVICE_DFP2I_SUPPORT          (0x1L << ATOM_DEVICE_DFP2I_INDEX)\n\n#define ATOM_S0_DFP1I                      ATOM_S0_DFP1\n#define ATOM_S0_DFP1X                      ATOM_S0_DFP2\n\n#define ATOM_S0_DFP2I                      0x00200000L\n#define ATOM_S0_DFP2Ib2                    0x20\n\n#define ATOM_S2_DFP1I_DPMS_STATE           ATOM_S2_DFP1_DPMS_STATE\n#define ATOM_S2_DFP1X_DPMS_STATE           ATOM_S2_DFP2_DPMS_STATE\n\n#define ATOM_S2_DFP2I_DPMS_STATE           0x02000000L\n#define ATOM_S2_DFP2I_DPMS_STATEb3         0x02\n\n#define ATOM_S3_DFP2I_ACTIVEb1             0x02\n\n#define ATOM_S3_DFP1I_ACTIVE               ATOM_S3_DFP1_ACTIVE \n#define ATOM_S3_DFP1X_ACTIVE               ATOM_S3_DFP2_ACTIVE\n\n#define ATOM_S3_DFP2I_ACTIVE               0x00000200L\n\n#define ATOM_S3_DFP1I_CRTC_ACTIVE          ATOM_S3_DFP1_CRTC_ACTIVE\n#define ATOM_S3_DFP1X_CRTC_ACTIVE          ATOM_S3_DFP2_CRTC_ACTIVE\n#define ATOM_S3_DFP2I_CRTC_ACTIVE          0x02000000L\n\n#define ATOM_S3_DFP2I_CRTC_ACTIVEb3        0x02\n#define ATOM_S5_DOS_REQ_DFP2Ib1            0x02\n\n#define ATOM_S5_DOS_REQ_DFP2I              0x0200\n#define ATOM_S6_ACC_REQ_DFP1I              ATOM_S6_ACC_REQ_DFP1\n#define ATOM_S6_ACC_REQ_DFP1X              ATOM_S6_ACC_REQ_DFP2\n\n#define ATOM_S6_ACC_REQ_DFP2Ib3            0x02\n#define ATOM_S6_ACC_REQ_DFP2I              0x02000000L\n\n#define TMDS1XEncoderControl               DVOEncoderControl           \n#define DFP1XOutputControl                 DVOOutputControl\n\n#define ExternalDFPOutputControl           DFP1XOutputControl\n#define EnableExternalTMDS_Encoder         TMDS1XEncoderControl\n\n#define DFP1IOutputControl                 TMDSAOutputControl\n#define DFP2IOutputControl                 LVTMAOutputControl      \n\n#define DAC1_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC1_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define DAC2_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC2_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define ucDac1Standard  ucDacStandard\n#define ucDac2Standard  ucDacStandard  \n\n#define TMDS1EncoderControl TMDSAEncoderControl\n#define TMDS2EncoderControl LVTMAEncoderControl\n\n#define DFP1OutputControl   TMDSAOutputControl\n#define DFP2OutputControl   LVTMAOutputControl\n#define CRT1OutputControl   DAC1OutputControl\n#define CRT2OutputControl   DAC2OutputControl\n\n//These two lines will be removed for sure in a few days, will follow up with Michael V.\n#define EnableLVDS_SS   EnableSpreadSpectrumOnPPLL\n#define ENABLE_LVDS_SS_PARAMETERS_V3  ENABLE_SPREAD_SPECTRUM_ON_PPLL  \n\n//#define ATOM_S2_CRT1_DPMS_STATE         0x00010000L\n//#define ATOM_S2_LCD1_DPMS_STATE\t        ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_TV1_DPMS_STATE          ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_DFP1_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_CRT2_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n\n#define ATOM_S6_ACC_REQ_TV2             0x00400000L\n#define ATOM_DEVICE_TV2_INDEX           0x00000006\n#define ATOM_DEVICE_TV2_SUPPORT         (0x1L << ATOM_DEVICE_TV2_INDEX)\n#define ATOM_S0_TV2                     0x00100000L\n#define ATOM_S3_TV2_ACTIVE              ATOM_S3_DFP6_ACTIVE\n#define ATOM_S3_TV2_CRTC_ACTIVE         ATOM_S3_DFP6_CRTC_ACTIVE\n\n//\n#define ATOM_S2_CRT1_DPMS_STATE         0x00010000L\n#define ATOM_S2_LCD1_DPMS_STATE\t        0x00020000L\n#define ATOM_S2_TV1_DPMS_STATE          0x00040000L\n#define ATOM_S2_DFP1_DPMS_STATE         0x00080000L\n#define ATOM_S2_CRT2_DPMS_STATE         0x00100000L\n#define ATOM_S2_LCD2_DPMS_STATE         0x00200000L\n#define ATOM_S2_TV2_DPMS_STATE          0x00400000L\n#define ATOM_S2_DFP2_DPMS_STATE         0x00800000L\n#define ATOM_S2_CV_DPMS_STATE           0x01000000L\n#define ATOM_S2_DFP3_DPMS_STATE\t\t\t\t\t0x02000000L\n#define ATOM_S2_DFP4_DPMS_STATE\t\t\t\t\t0x04000000L\n#define ATOM_S2_DFP5_DPMS_STATE\t\t\t\t\t0x08000000L\n\n#define ATOM_S2_CRT1_DPMS_STATEb2       0x01\n#define ATOM_S2_LCD1_DPMS_STATEb2       0x02\n#define ATOM_S2_TV1_DPMS_STATEb2        0x04\n#define ATOM_S2_DFP1_DPMS_STATEb2       0x08\n#define ATOM_S2_CRT2_DPMS_STATEb2       0x10\n#define ATOM_S2_LCD2_DPMS_STATEb2       0x20\n#define ATOM_S2_TV2_DPMS_STATEb2        0x40\n#define ATOM_S2_DFP2_DPMS_STATEb2       0x80\n#define ATOM_S2_CV_DPMS_STATEb3         0x01\n#define ATOM_S2_DFP3_DPMS_STATEb3\t\t\t\t0x02\n#define ATOM_S2_DFP4_DPMS_STATEb3\t\t\t\t0x04\n#define ATOM_S2_DFP5_DPMS_STATEb3\t\t\t\t0x08\n\n#define ATOM_S3_ASIC_GUI_ENGINE_HUNGb3\t0x20\n#define ATOM_S3_ALLOW_FAST_PWR_SWITCHb3 0x40\n#define ATOM_S3_RQST_GPU_USE_MIN_PWRb3  0x80\n\n/*********************************************************************************/\n\n#pragma pack() // BIOS data must use byte aligment\n\n#endif /* _ATOMBIOS_H */\n", "/*\n * Copyright 2007-8 Advanced Micro Devices, Inc.\n * Copyright 2008 Red Hat Inc.\n *\n * Permission is hereby granted, free of charge, to any person obtaining a\n * copy of this software and associated documentation files (the \"Software\"),\n * to deal in the Software without restriction, including without limitation\n * the rights to use, copy, modify, merge, publish, distribute, sublicense,\n * and/or sell copies of the Software, and to permit persons to whom the\n * Software is furnished to do so, subject to the following conditions:\n *\n * The above copyright notice and this permission notice shall be included in\n * all copies or substantial portions of the Software.\n *\n * THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\n * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\n * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL\n * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR\n * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,\n * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\n * OTHER DEALINGS IN THE SOFTWARE.\n *\n * Authors: Dave Airlie\n *          Alex Deucher\n */\n#include \"drmP.h\"\n#include \"radeon_drm.h\"\n#include \"radeon.h\"\n\n#include \"atom.h\"\n#include \"atom-bits.h\"\n\n/* from radeon_encoder.c */\nextern uint32_t\nradeon_get_encoder_id(struct drm_device *dev, uint32_t supported_device,\n\t\t      uint8_t dac);\nextern void radeon_link_encoder_connector(struct drm_device *dev);\nextern void\nradeon_add_atom_encoder(struct drm_device *dev, uint32_t encoder_id,\n\t\t\tuint32_t supported_device);\n\n/* from radeon_connector.c */\nextern void\nradeon_add_atom_connector(struct drm_device *dev,\n\t\t\t  uint32_t connector_id,\n\t\t\t  uint32_t supported_device,\n\t\t\t  int connector_type,\n\t\t\t  struct radeon_i2c_bus_rec *i2c_bus,\n\t\t\t  bool linkb, uint32_t igp_lane_info,\n\t\t\t  uint16_t connector_object_id,\n\t\t\t  struct radeon_hpd *hpd);\n\n/* from radeon_legacy_encoder.c */\nextern void\nradeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_id,\n\t\t\t  uint32_t supported_device);\n\nunion atom_supported_devices {\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO info;\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO_2 info_2;\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO_2d1 info_2d1;\n};\n\nstatic inline struct radeon_i2c_bus_rec radeon_lookup_i2c_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\t       uint8_t id)\n{\n\tstruct atom_context *ctx = rdev->mode_info.atom_context;\n\tATOM_GPIO_I2C_ASSIGMENT *gpio;\n\tstruct radeon_i2c_bus_rec i2c;\n\tint index = GetIndexIntoMasterTable(DATA, GPIO_I2C_Info);\n\tstruct _ATOM_GPIO_I2C_INFO *i2c_info;\n\tuint16_t data_offset, size;\n\tint i, num_indices;\n\n\tmemset(&i2c, 0, sizeof(struct radeon_i2c_bus_rec));\n\ti2c.valid = false;\n\n\tif (atom_parse_data_header(ctx, index, &size, NULL, NULL, &data_offset)) {\n\t\ti2c_info = (struct _ATOM_GPIO_I2C_INFO *)(ctx->bios + data_offset);\n\n\t\tnum_indices = (size - sizeof(ATOM_COMMON_TABLE_HEADER)) /\n\t\t\tsizeof(ATOM_GPIO_I2C_ASSIGMENT);\n\n\t\tfor (i = 0; i < num_indices; i++) {\n\t\t\tgpio = &i2c_info->asGPIO_Info[i];\n\n\t\t\tif (gpio->sucI2cId.ucAccess == id) {\n\t\t\t\ti2c.mask_clk_reg = le16_to_cpu(gpio->usClkMaskRegisterIndex) * 4;\n\t\t\t\ti2c.mask_data_reg = le16_to_cpu(gpio->usDataMaskRegisterIndex) * 4;\n\t\t\t\ti2c.en_clk_reg = le16_to_cpu(gpio->usClkEnRegisterIndex) * 4;\n\t\t\t\ti2c.en_data_reg = le16_to_cpu(gpio->usDataEnRegisterIndex) * 4;\n\t\t\t\ti2c.y_clk_reg = le16_to_cpu(gpio->usClkY_RegisterIndex) * 4;\n\t\t\t\ti2c.y_data_reg = le16_to_cpu(gpio->usDataY_RegisterIndex) * 4;\n\t\t\t\ti2c.a_clk_reg = le16_to_cpu(gpio->usClkA_RegisterIndex) * 4;\n\t\t\t\ti2c.a_data_reg = le16_to_cpu(gpio->usDataA_RegisterIndex) * 4;\n\t\t\t\ti2c.mask_clk_mask = (1 << gpio->ucClkMaskShift);\n\t\t\t\ti2c.mask_data_mask = (1 << gpio->ucDataMaskShift);\n\t\t\t\ti2c.en_clk_mask = (1 << gpio->ucClkEnShift);\n\t\t\t\ti2c.en_data_mask = (1 << gpio->ucDataEnShift);\n\t\t\t\ti2c.y_clk_mask = (1 << gpio->ucClkY_Shift);\n\t\t\t\ti2c.y_data_mask = (1 << gpio->ucDataY_Shift);\n\t\t\t\ti2c.a_clk_mask = (1 << gpio->ucClkA_Shift);\n\t\t\t\ti2c.a_data_mask = (1 << gpio->ucDataA_Shift);\n\n\t\t\t\tif (gpio->sucI2cId.sbfAccess.bfHW_Capable)\n\t\t\t\t\ti2c.hw_capable = true;\n\t\t\t\telse\n\t\t\t\t\ti2c.hw_capable = false;\n\n\t\t\t\tif (gpio->sucI2cId.ucAccess == 0xa0)\n\t\t\t\t\ti2c.mm_i2c = true;\n\t\t\t\telse\n\t\t\t\t\ti2c.mm_i2c = false;\n\n\t\t\t\ti2c.i2c_id = gpio->sucI2cId.ucAccess;\n\n\t\t\t\ti2c.valid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn i2c;\n}\n\nstatic inline struct radeon_gpio_rec radeon_lookup_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\tu8 id)\n{\n\tstruct atom_context *ctx = rdev->mode_info.atom_context;\n\tstruct radeon_gpio_rec gpio;\n\tint index = GetIndexIntoMasterTable(DATA, GPIO_Pin_LUT);\n\tstruct _ATOM_GPIO_PIN_LUT *gpio_info;\n\tATOM_GPIO_PIN_ASSIGNMENT *pin;\n\tu16 data_offset, size;\n\tint i, num_indices;\n\n\tmemset(&gpio, 0, sizeof(struct radeon_gpio_rec));\n\tgpio.valid = false;\n\n\tif (atom_parse_data_header(ctx, index, &size, NULL, NULL, &data_offset)) {\n\t\tgpio_info = (struct _ATOM_GPIO_PIN_LUT *)(ctx->bios + data_offset);\n\n\t\tnum_indices = (size - sizeof(ATOM_COMMON_TABLE_HEADER)) /\n\t\t\tsizeof(ATOM_GPIO_PIN_ASSIGNMENT);\n\n\t\tfor (i = 0; i < num_indices; i++) {\n\t\t\tpin = &gpio_info->asGPIO_Pin[i];\n\t\t\tif (id == pin->ucGPIO_ID) {\n\t\t\t\tgpio.id = pin->ucGPIO_ID;\n\t\t\t\tgpio.reg = pin->usGpioPin_AIndex * 4;\n\t\t\t\tgpio.mask = (1 << pin->ucGpioPinBitShift);\n\t\t\t\tgpio.valid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn gpio;\n}\n\nstatic struct radeon_hpd radeon_atom_get_hpd_info_from_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\t    struct radeon_gpio_rec *gpio)\n{\n\tstruct radeon_hpd hpd;\n\tu32 reg;\n\n\tif (ASIC_IS_DCE4(rdev))\n\t\treg = EVERGREEN_DC_GPIO_HPD_A;\n\telse\n\t\treg = AVIVO_DC_GPIO_HPD_A;\n\n\thpd.gpio = *gpio;\n\tif (gpio->reg == reg) {\n\t\tswitch(gpio->mask) {\n\t\tcase (1 << 0):\n\t\t\thpd.hpd = RADEON_HPD_1;\n\t\t\tbreak;\n\t\tcase (1 << 8):\n\t\t\thpd.hpd = RADEON_HPD_2;\n\t\t\tbreak;\n\t\tcase (1 << 16):\n\t\t\thpd.hpd = RADEON_HPD_3;\n\t\t\tbreak;\n\t\tcase (1 << 24):\n\t\t\thpd.hpd = RADEON_HPD_4;\n\t\t\tbreak;\n\t\tcase (1 << 26):\n\t\t\thpd.hpd = RADEON_HPD_5;\n\t\t\tbreak;\n\t\tcase (1 << 28):\n\t\t\thpd.hpd = RADEON_HPD_6;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\thpd.hpd = RADEON_HPD_NONE;\n\t\t\tbreak;\n\t\t}\n\t} else\n\t\thpd.hpd = RADEON_HPD_NONE;\n\treturn hpd;\n}\n\nstatic bool radeon_atom_apply_quirks(struct drm_device *dev,\n\t\t\t\t     uint32_t supported_device,\n\t\t\t\t     int *connector_type,\n\t\t\t\t     struct radeon_i2c_bus_rec *i2c_bus,\n\t\t\t\t     uint16_t *line_mux,\n\t\t\t\t     struct radeon_hpd *hpd)\n{\n\n\t/* Asus M2A-VM HDMI board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x791e) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x826d)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_HDMIA) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP3_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* Asrock RS600 board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x7941) &&\n\t    (dev->pdev->subsystem_vendor == 0x1849) &&\n\t    (dev->pdev->subsystem_device == 0x7941)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_HDMIA) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP3_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* a-bit f-i90hd - ciaranm on #radeonhd - this board has no DVI */\n\tif ((dev->pdev->device == 0x7941) &&\n\t    (dev->pdev->subsystem_vendor == 0x147b) &&\n\t    (dev->pdev->subsystem_device == 0x2412)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\treturn false;\n\t}\n\n\t/* Falcon NW laptop lists vga ddc line for LVDS */\n\tif ((dev->pdev->device == 0x5653) &&\n\t    (dev->pdev->subsystem_vendor == 0x1462) &&\n\t    (dev->pdev->subsystem_device == 0x0291)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_LVDS) {\n\t\t\ti2c_bus->valid = false;\n\t\t\t*line_mux = 53;\n\t\t}\n\t}\n\n\t/* HIS X1300 is DVI+VGA, not DVI+DVI */\n\tif ((dev->pdev->device == 0x7146) &&\n\t    (dev->pdev->subsystem_vendor == 0x17af) &&\n\t    (dev->pdev->subsystem_device == 0x2058)) {\n\t\tif (supported_device == ATOM_DEVICE_DFP1_SUPPORT)\n\t\t\treturn false;\n\t}\n\n\t/* Gigabyte X1300 is DVI+VGA, not DVI+DVI */\n\tif ((dev->pdev->device == 0x7142) &&\n\t    (dev->pdev->subsystem_vendor == 0x1458) &&\n\t    (dev->pdev->subsystem_device == 0x2134)) {\n\t\tif (supported_device == ATOM_DEVICE_DFP1_SUPPORT)\n\t\t\treturn false;\n\t}\n\n\n\t/* Funky macbooks */\n\tif ((dev->pdev->device == 0x71C5) &&\n\t    (dev->pdev->subsystem_vendor == 0x106b) &&\n\t    (dev->pdev->subsystem_device == 0x0080)) {\n\t\tif ((supported_device == ATOM_DEVICE_CRT1_SUPPORT) ||\n\t\t    (supported_device == ATOM_DEVICE_DFP2_SUPPORT))\n\t\t\treturn false;\n\t\tif (supported_device == ATOM_DEVICE_CRT2_SUPPORT)\n\t\t\t*line_mux = 0x90;\n\t}\n\n\t/* ASUS HD 3600 XT board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x9598) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x01da)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVII;\n\t\t}\n\t}\n\n\t/* ASUS HD 3450 board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x95C5) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x01e2)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVII;\n\t\t}\n\t}\n\n\t/* some BIOSes seem to report DAC on HDMI - usually this is a board with\n\t * HDMI + VGA reporting as HDMI\n\t */\n\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\tif (supported_device & (ATOM_DEVICE_CRT_SUPPORT)) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_VGA;\n\t\t\t*line_mux = 0;\n\t\t}\n\t}\n\n\t/* Acer laptop reports DVI-D as DVI-I */\n\tif ((dev->pdev->device == 0x95c4) &&\n\t    (dev->pdev->subsystem_vendor == 0x1025) &&\n\t    (dev->pdev->subsystem_device == 0x013c)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_DVII) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP1_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* XFX Pine Group device rv730 reports no VGA DDC lines\n\t * even though they are wired up to record 0x93\n\t */\n\tif ((dev->pdev->device == 0x9498) &&\n\t    (dev->pdev->subsystem_vendor == 0x1682) &&\n\t    (dev->pdev->subsystem_device == 0x2452)) {\n\t\tstruct radeon_device *rdev = dev->dev_private;\n\t\t*i2c_bus = radeon_lookup_i2c_gpio(rdev, 0x93);\n\t}\n\treturn true;\n}\n\nconst int supported_devices_connector_convert[] = {\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_VGA,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_DVIA,\n\tDRM_MODE_CONNECTOR_SVIDEO,\n\tDRM_MODE_CONNECTOR_Composite,\n\tDRM_MODE_CONNECTOR_LVDS,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_HDMIA,\n\tDRM_MODE_CONNECTOR_HDMIB,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_DisplayPort\n};\n\nconst uint16_t supported_devices_connector_object_id_convert[] = {\n\tCONNECTOR_OBJECT_ID_NONE,\n\tCONNECTOR_OBJECT_ID_VGA,\n\tCONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I, /* not all boards support DL */\n\tCONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D, /* not all boards support DL */\n\tCONNECTOR_OBJECT_ID_VGA, /* technically DVI-A */\n\tCONNECTOR_OBJECT_ID_COMPOSITE,\n\tCONNECTOR_OBJECT_ID_SVIDEO,\n\tCONNECTOR_OBJECT_ID_LVDS,\n\tCONNECTOR_OBJECT_ID_9PIN_DIN,\n\tCONNECTOR_OBJECT_ID_9PIN_DIN,\n\tCONNECTOR_OBJECT_ID_DISPLAYPORT,\n\tCONNECTOR_OBJECT_ID_HDMI_TYPE_A,\n\tCONNECTOR_OBJECT_ID_HDMI_TYPE_B,\n\tCONNECTOR_OBJECT_ID_SVIDEO\n};\n\nconst int object_connector_convert[] = {\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_VGA,\n\tDRM_MODE_CONNECTOR_Composite,\n\tDRM_MODE_CONNECTOR_SVIDEO,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_HDMIA,\n\tDRM_MODE_CONNECTOR_HDMIB,\n\tDRM_MODE_CONNECTOR_LVDS,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_DisplayPort,\n\tDRM_MODE_CONNECTOR_eDP,\n\tDRM_MODE_CONNECTOR_Unknown\n};\n\nbool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tstruct atom_context *ctx = mode_info->atom_context;\n\tint index = GetIndexIntoMasterTable(DATA, Object_Header);\n\tu16 size, data_offset;\n\tu8 frev, crev;\n\tATOM_CONNECTOR_OBJECT_TABLE *con_obj;\n\tATOM_DISPLAY_OBJECT_PATH_TABLE *path_obj;\n\tATOM_OBJECT_HEADER *obj_header;\n\tint i, j, path_size, device_support;\n\tint connector_type;\n\tu16 igp_lane_info, conn_id, connector_object_id;\n\tbool linkb;\n\tstruct radeon_i2c_bus_rec ddc_bus;\n\tstruct radeon_gpio_rec gpio;\n\tstruct radeon_hpd hpd;\n\n\tif (!atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tif (crev < 2)\n\t\treturn false;\n\n\tobj_header = (ATOM_OBJECT_HEADER *) (ctx->bios + data_offset);\n\tpath_obj = (ATOM_DISPLAY_OBJECT_PATH_TABLE *)\n\t    (ctx->bios + data_offset +\n\t     le16_to_cpu(obj_header->usDisplayPathTableOffset));\n\tcon_obj = (ATOM_CONNECTOR_OBJECT_TABLE *)\n\t    (ctx->bios + data_offset +\n\t     le16_to_cpu(obj_header->usConnectorObjectTableOffset));\n\tdevice_support = le16_to_cpu(obj_header->usDeviceSupport);\n\n\tpath_size = 0;\n\tfor (i = 0; i < path_obj->ucNumOfDispPath; i++) {\n\t\tuint8_t *addr = (uint8_t *) path_obj->asDispPath;\n\t\tATOM_DISPLAY_OBJECT_PATH *path;\n\t\taddr += path_size;\n\t\tpath = (ATOM_DISPLAY_OBJECT_PATH *) addr;\n\t\tpath_size += le16_to_cpu(path->usSize);\n\t\tlinkb = false;\n\t\tif (device_support & le16_to_cpu(path->usDeviceTag)) {\n\t\t\tuint8_t con_obj_id, con_obj_num, con_obj_type;\n\n\t\t\tcon_obj_id =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) & OBJECT_ID_MASK)\n\t\t\t    >> OBJECT_ID_SHIFT;\n\t\t\tcon_obj_num =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) & ENUM_ID_MASK)\n\t\t\t    >> ENUM_ID_SHIFT;\n\t\t\tcon_obj_type =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) &\n\t\t\t     OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;\n\n\t\t\t/* TODO CV support */\n\t\t\tif (le16_to_cpu(path->usDeviceTag) ==\n\t\t\t\tATOM_DEVICE_CV_SUPPORT)\n\t\t\t\tcontinue;\n\n\t\t\t/* IGP chips */\n\t\t\tif ((rdev->flags & RADEON_IS_IGP) &&\n\t\t\t    (con_obj_id ==\n\t\t\t     CONNECTOR_OBJECT_ID_PCIE_CONNECTOR)) {\n\t\t\t\tuint16_t igp_offset = 0;\n\t\t\t\tATOM_INTEGRATED_SYSTEM_INFO_V2 *igp_obj;\n\n\t\t\t\tindex =\n\t\t\t\t    GetIndexIntoMasterTable(DATA,\n\t\t\t\t\t\t\t    IntegratedSystemInfo);\n\n\t\t\t\tif (atom_parse_data_header(ctx, index, &size, &frev,\n\t\t\t\t\t\t\t   &crev, &igp_offset)) {\n\n\t\t\t\t\tif (crev >= 2) {\n\t\t\t\t\t\tigp_obj =\n\t\t\t\t\t\t\t(ATOM_INTEGRATED_SYSTEM_INFO_V2\n\t\t\t\t\t\t\t *) (ctx->bios + igp_offset);\n\n\t\t\t\t\t\tif (igp_obj) {\n\t\t\t\t\t\t\tuint32_t slot_config, ct;\n\n\t\t\t\t\t\t\tif (con_obj_num == 1)\n\t\t\t\t\t\t\t\tslot_config =\n\t\t\t\t\t\t\t\t\tigp_obj->\n\t\t\t\t\t\t\t\t\tulDDISlot1Config;\n\t\t\t\t\t\t\telse\n\t\t\t\t\t\t\t\tslot_config =\n\t\t\t\t\t\t\t\t\tigp_obj->\n\t\t\t\t\t\t\t\t\tulDDISlot2Config;\n\n\t\t\t\t\t\t\tct = (slot_config >> 16) & 0xff;\n\t\t\t\t\t\t\tconnector_type =\n\t\t\t\t\t\t\t\tobject_connector_convert\n\t\t\t\t\t\t\t\t[ct];\n\t\t\t\t\t\t\tconnector_object_id = ct;\n\t\t\t\t\t\t\tigp_lane_info =\n\t\t\t\t\t\t\t\tslot_config & 0xffff;\n\t\t\t\t\t\t} else\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t} else\n\t\t\t\t\t\tcontinue;\n\t\t\t\t} else {\n\t\t\t\t\tigp_lane_info = 0;\n\t\t\t\t\tconnector_type =\n\t\t\t\t\t\tobject_connector_convert[con_obj_id];\n\t\t\t\t\tconnector_object_id = con_obj_id;\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\tigp_lane_info = 0;\n\t\t\t\tconnector_type =\n\t\t\t\t    object_connector_convert[con_obj_id];\n\t\t\t\tconnector_object_id = con_obj_id;\n\t\t\t}\n\n\t\t\tif (connector_type == DRM_MODE_CONNECTOR_Unknown)\n\t\t\t\tcontinue;\n\n\t\t\tfor (j = 0; j < ((le16_to_cpu(path->usSize) - 8) / 2);\n\t\t\t     j++) {\n\t\t\t\tuint8_t enc_obj_id, enc_obj_num, enc_obj_type;\n\n\t\t\t\tenc_obj_id =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;\n\t\t\t\tenc_obj_num =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     ENUM_ID_MASK) >> ENUM_ID_SHIFT;\n\t\t\t\tenc_obj_type =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;\n\n\t\t\t\t/* FIXME: add support for router objects */\n\t\t\t\tif (enc_obj_type == GRAPH_OBJECT_TYPE_ENCODER) {\n\t\t\t\t\tif (enc_obj_num == 2)\n\t\t\t\t\t\tlinkb = true;\n\t\t\t\t\telse\n\t\t\t\t\t\tlinkb = false;\n\n\t\t\t\t\tradeon_add_atom_encoder(dev,\n\t\t\t\t\t\t\t\tenc_obj_id,\n\t\t\t\t\t\t\t\tle16_to_cpu\n\t\t\t\t\t\t\t\t(path->\n\t\t\t\t\t\t\t\t usDeviceTag));\n\n\t\t\t\t}\n\t\t\t}\n\n\t\t\t/* look up gpio for ddc, hpd */\n\t\t\tif ((le16_to_cpu(path->usDeviceTag) &\n\t\t\t     (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) == 0) {\n\t\t\t\tfor (j = 0; j < con_obj->ucNumberOfObjects; j++) {\n\t\t\t\t\tif (le16_to_cpu(path->usConnObjectId) ==\n\t\t\t\t\t    le16_to_cpu(con_obj->asObjects[j].\n\t\t\t\t\t\t\tusObjectID)) {\n\t\t\t\t\t\tATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t    *record =\n\t\t\t\t\t\t    (ATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t     *)\n\t\t\t\t\t\t    (ctx->bios + data_offset +\n\t\t\t\t\t\t     le16_to_cpu(con_obj->\n\t\t\t\t\t\t\t\t asObjects[j].\n\t\t\t\t\t\t\t\t usRecordOffset));\n\t\t\t\t\t\tATOM_I2C_RECORD *i2c_record;\n\t\t\t\t\t\tATOM_HPD_INT_RECORD *hpd_record;\n\t\t\t\t\t\tATOM_I2C_ID_CONFIG_ACCESS *i2c_config;\n\t\t\t\t\t\thpd.hpd = RADEON_HPD_NONE;\n\n\t\t\t\t\t\twhile (record->ucRecordType > 0\n\t\t\t\t\t\t       && record->\n\t\t\t\t\t\t       ucRecordType <=\n\t\t\t\t\t\t       ATOM_MAX_OBJECT_RECORD_NUMBER) {\n\t\t\t\t\t\t\tswitch (record->ucRecordType) {\n\t\t\t\t\t\t\tcase ATOM_I2C_RECORD_TYPE:\n\t\t\t\t\t\t\t\ti2c_record =\n\t\t\t\t\t\t\t\t    (ATOM_I2C_RECORD *)\n\t\t\t\t\t\t\t\t\trecord;\n\t\t\t\t\t\t\t\ti2c_config =\n\t\t\t\t\t\t\t\t\t(ATOM_I2C_ID_CONFIG_ACCESS *)\n\t\t\t\t\t\t\t\t\t&i2c_record->sucI2cId;\n\t\t\t\t\t\t\t\tddc_bus = radeon_lookup_i2c_gpio(rdev,\n\t\t\t\t\t\t\t\t\t\t\t\t i2c_config->\n\t\t\t\t\t\t\t\t\t\t\t\t ucAccess);\n\t\t\t\t\t\t\t\tbreak;\n\t\t\t\t\t\t\tcase ATOM_HPD_INT_RECORD_TYPE:\n\t\t\t\t\t\t\t\thpd_record =\n\t\t\t\t\t\t\t\t\t(ATOM_HPD_INT_RECORD *)\n\t\t\t\t\t\t\t\t\trecord;\n\t\t\t\t\t\t\t\tgpio = radeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\t\t\t\t\t  hpd_record->ucHPDIntGPIOID);\n\t\t\t\t\t\t\t\thpd = radeon_atom_get_hpd_info_from_gpio(rdev, &gpio);\n\t\t\t\t\t\t\t\thpd.plugged_state = hpd_record->ucPlugged_PinState;\n\t\t\t\t\t\t\t\tbreak;\n\t\t\t\t\t\t\t}\n\t\t\t\t\t\t\trecord =\n\t\t\t\t\t\t\t    (ATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t\t     *) ((char *)record\n\t\t\t\t\t\t\t\t +\n\t\t\t\t\t\t\t\t record->\n\t\t\t\t\t\t\t\t ucRecordSize);\n\t\t\t\t\t\t}\n\t\t\t\t\t\tbreak;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\thpd.hpd = RADEON_HPD_NONE;\n\t\t\t\tddc_bus.valid = false;\n\t\t\t}\n\n\t\t\t/* needed for aux chan transactions */\n\t\t\tddc_bus.hpd_id = hpd.hpd ? (hpd.hpd - 1) : 0;\n\n\t\t\tconn_id = le16_to_cpu(path->usConnObjectId);\n\n\t\t\tif (!radeon_atom_apply_quirks\n\t\t\t    (dev, le16_to_cpu(path->usDeviceTag), &connector_type,\n\t\t\t     &ddc_bus, &conn_id, &hpd))\n\t\t\t\tcontinue;\n\n\t\t\tradeon_add_atom_connector(dev,\n\t\t\t\t\t\t  conn_id,\n\t\t\t\t\t\t  le16_to_cpu(path->\n\t\t\t\t\t\t\t      usDeviceTag),\n\t\t\t\t\t\t  connector_type, &ddc_bus,\n\t\t\t\t\t\t  linkb, igp_lane_info,\n\t\t\t\t\t\t  connector_object_id,\n\t\t\t\t\t\t  &hpd);\n\n\t\t}\n\t}\n\n\tradeon_link_encoder_connector(dev);\n\n\treturn true;\n}\n\nstatic uint16_t atombios_get_connector_object_id(struct drm_device *dev,\n\t\t\t\t\t\t int connector_type,\n\t\t\t\t\t\t uint16_t devices)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\n\tif (rdev->flags & RADEON_IS_IGP) {\n\t\treturn supported_devices_connector_object_id_convert\n\t\t\t[connector_type];\n\t} else if (((connector_type == DRM_MODE_CONNECTOR_DVII) ||\n\t\t    (connector_type == DRM_MODE_CONNECTOR_DVID)) &&\n\t\t   (devices & ATOM_DEVICE_DFP2_SUPPORT))  {\n\t\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\t\tstruct atom_context *ctx = mode_info->atom_context;\n\t\tint index = GetIndexIntoMasterTable(DATA, XTMDS_Info);\n\t\tuint16_t size, data_offset;\n\t\tuint8_t frev, crev;\n\t\tATOM_XTMDS_INFO *xtmds;\n\n\t\tif (atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset)) {\n\t\t\txtmds = (ATOM_XTMDS_INFO *)(ctx->bios + data_offset);\n\n\t\t\tif (xtmds->ucSupportedLink & ATOM_XTMDS_SUPPORTED_DUALLINK) {\n\t\t\t\tif (connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;\n\t\t\t\telse\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;\n\t\t\t} else {\n\t\t\t\tif (connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;\n\t\t\t\telse\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;\n\t\t\t}\n\t\t} else\n\t\t\treturn supported_devices_connector_object_id_convert\n\t\t\t\t[connector_type];\n\t} else {\n\t\treturn supported_devices_connector_object_id_convert\n\t\t\t[connector_type];\n\t}\n}\n\nstruct bios_connector {\n\tbool valid;\n\tuint16_t line_mux;\n\tuint16_t devices;\n\tint connector_type;\n\tstruct radeon_i2c_bus_rec ddc_bus;\n\tstruct radeon_hpd hpd;\n};\n\nbool radeon_get_atom_connector_info_from_supported_devices_table(struct\n\t\t\t\t\t\t\t\t drm_device\n\t\t\t\t\t\t\t\t *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tstruct atom_context *ctx = mode_info->atom_context;\n\tint index = GetIndexIntoMasterTable(DATA, SupportedDevicesInfo);\n\tuint16_t size, data_offset;\n\tuint8_t frev, crev;\n\tuint16_t device_support;\n\tuint8_t dac;\n\tunion atom_supported_devices *supported_devices;\n\tint i, j, max_device;\n\tstruct bios_connector bios_connectors[ATOM_MAX_SUPPORTED_DEVICE];\n\n\tif (!atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tsupported_devices =\n\t    (union atom_supported_devices *)(ctx->bios + data_offset);\n\n\tdevice_support = le16_to_cpu(supported_devices->info.usDeviceSupport);\n\n\tif (frev > 1)\n\t\tmax_device = ATOM_MAX_SUPPORTED_DEVICE;\n\telse\n\t\tmax_device = ATOM_MAX_SUPPORTED_DEVICE_INFO;\n\n\tfor (i = 0; i < max_device; i++) {\n\t\tATOM_CONNECTOR_INFO_I2C ci =\n\t\t    supported_devices->info.asConnInfo[i];\n\n\t\tbios_connectors[i].valid = false;\n\n\t\tif (!(device_support & (1 << i))) {\n\t\t\tcontinue;\n\t\t}\n\n\t\tif (i == ATOM_DEVICE_CV_INDEX) {\n\t\t\tDRM_DEBUG(\"Skipping Component Video\\n\");\n\t\t\tcontinue;\n\t\t}\n\n\t\tbios_connectors[i].connector_type =\n\t\t    supported_devices_connector_convert[ci.sucConnectorInfo.\n\t\t\t\t\t\t\tsbfAccess.\n\t\t\t\t\t\t\tbfConnectorType];\n\n\t\tif (bios_connectors[i].connector_type ==\n\t\t    DRM_MODE_CONNECTOR_Unknown)\n\t\t\tcontinue;\n\n\t\tdac = ci.sucConnectorInfo.sbfAccess.bfAssociatedDAC;\n\n\t\tbios_connectors[i].line_mux =\n\t\t\tci.sucI2cId.ucAccess;\n\n\t\t/* give tv unique connector ids */\n\t\tif (i == ATOM_DEVICE_TV1_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 50;\n\t\t} else if (i == ATOM_DEVICE_TV2_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 51;\n\t\t} else if (i == ATOM_DEVICE_CV_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 52;\n\t\t} else\n\t\t\tbios_connectors[i].ddc_bus =\n\t\t\t    radeon_lookup_i2c_gpio(rdev,\n\t\t\t\t\t\t   bios_connectors[i].line_mux);\n\n\t\tif ((crev > 1) && (frev > 1)) {\n\t\t\tu8 isb = supported_devices->info_2d1.asIntSrcInfo[i].ucIntSrcBitmap;\n\t\t\tswitch (isb) {\n\t\t\tcase 0x4:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_1;\n\t\t\t\tbreak;\n\t\t\tcase 0xa:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_2;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_NONE;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t} else {\n\t\t\tif (i == ATOM_DEVICE_DFP1_INDEX)\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_1;\n\t\t\telse if (i == ATOM_DEVICE_DFP2_INDEX)\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_2;\n\t\t\telse\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_NONE;\n\t\t}\n\n\t\t/* Always set the connector type to VGA for CRT1/CRT2. if they are\n\t\t * shared with a DVI port, we'll pick up the DVI connector when we\n\t\t * merge the outputs.  Some bioses incorrectly list VGA ports as DVI.\n\t\t */\n\t\tif (i == ATOM_DEVICE_CRT1_INDEX || i == ATOM_DEVICE_CRT2_INDEX)\n\t\t\tbios_connectors[i].connector_type =\n\t\t\t    DRM_MODE_CONNECTOR_VGA;\n\n\t\tif (!radeon_atom_apply_quirks\n\t\t    (dev, (1 << i), &bios_connectors[i].connector_type,\n\t\t     &bios_connectors[i].ddc_bus, &bios_connectors[i].line_mux,\n\t\t     &bios_connectors[i].hpd))\n\t\t\tcontinue;\n\n\t\tbios_connectors[i].valid = true;\n\t\tbios_connectors[i].devices = (1 << i);\n\n\t\tif (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom)\n\t\t\tradeon_add_atom_encoder(dev,\n\t\t\t\t\t\tradeon_get_encoder_id(dev,\n\t\t\t\t\t\t\t\t      (1 << i),\n\t\t\t\t\t\t\t\t      dac),\n\t\t\t\t\t\t(1 << i));\n\t\telse\n\t\t\tradeon_add_legacy_encoder(dev,\n\t\t\t\t\t\t  radeon_get_encoder_id(dev,\n\t\t\t\t\t\t\t\t\t(1 << i),\n\t\t\t\t\t\t\t\t\tdac),\n\t\t\t\t\t\t  (1 << i));\n\t}\n\n\t/* combine shared connectors */\n\tfor (i = 0; i < max_device; i++) {\n\t\tif (bios_connectors[i].valid) {\n\t\t\tfor (j = 0; j < max_device; j++) {\n\t\t\t\tif (bios_connectors[j].valid && (i != j)) {\n\t\t\t\t\tif (bios_connectors[i].line_mux ==\n\t\t\t\t\t    bios_connectors[j].line_mux) {\n\t\t\t\t\t\t/* make sure not to combine LVDS */\n\t\t\t\t\t\tif (bios_connectors[i].devices & (ATOM_DEVICE_LCD_SUPPORT)) {\n\t\t\t\t\t\t\tbios_connectors[i].line_mux = 53;\n\t\t\t\t\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t}\n\t\t\t\t\t\tif (bios_connectors[j].devices & (ATOM_DEVICE_LCD_SUPPORT)) {\n\t\t\t\t\t\t\tbios_connectors[j].line_mux = 53;\n\t\t\t\t\t\t\tbios_connectors[j].ddc_bus.valid = false;\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t}\n\t\t\t\t\t\t/* combine analog and digital for DVI-I */\n\t\t\t\t\t\tif (((bios_connectors[i].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&\n\t\t\t\t\t\t     (bios_connectors[j].devices & (ATOM_DEVICE_CRT_SUPPORT))) ||\n\t\t\t\t\t\t    ((bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&\n\t\t\t\t\t\t     (bios_connectors[i].devices & (ATOM_DEVICE_CRT_SUPPORT)))) {\n\t\t\t\t\t\t\tbios_connectors[i].devices |=\n\t\t\t\t\t\t\t\tbios_connectors[j].devices;\n\t\t\t\t\t\t\tbios_connectors[i].connector_type =\n\t\t\t\t\t\t\t\tDRM_MODE_CONNECTOR_DVII;\n\t\t\t\t\t\t\tif (bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT))\n\t\t\t\t\t\t\t\tbios_connectors[i].hpd =\n\t\t\t\t\t\t\t\t\tbios_connectors[j].hpd;\n\t\t\t\t\t\t\tbios_connectors[j].valid = false;\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\n\t/* add the connectors */\n\tfor (i = 0; i < max_device; i++) {\n\t\tif (bios_connectors[i].valid) {\n\t\t\tuint16_t connector_object_id =\n\t\t\t\tatombios_get_connector_object_id(dev,\n\t\t\t\t\t\t      bios_connectors[i].connector_type,\n\t\t\t\t\t\t      bios_connectors[i].devices);\n\t\t\tradeon_add_atom_connector(dev,\n\t\t\t\t\t\t  bios_connectors[i].line_mux,\n\t\t\t\t\t\t  bios_connectors[i].devices,\n\t\t\t\t\t\t  bios_connectors[i].\n\t\t\t\t\t\t  connector_type,\n\t\t\t\t\t\t  &bios_connectors[i].ddc_bus,\n\t\t\t\t\t\t  false, 0,\n\t\t\t\t\t\t  connector_object_id,\n\t\t\t\t\t\t  &bios_connectors[i].hpd);\n\t\t}\n\t}\n\n\tradeon_link_encoder_connector(dev);\n\n\treturn true;\n}\n\nunion firmware_info {\n\tATOM_FIRMWARE_INFO info;\n\tATOM_FIRMWARE_INFO_V1_2 info_12;\n\tATOM_FIRMWARE_INFO_V1_3 info_13;\n\tATOM_FIRMWARE_INFO_V1_4 info_14;\n\tATOM_FIRMWARE_INFO_V2_1 info_21;\n};\n\nbool radeon_atom_get_clock_info(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, FirmwareInfo);\n\tunion firmware_info *firmware_info;\n\tuint8_t frev, crev;\n\tstruct radeon_pll *p1pll = &rdev->clock.p1pll;\n\tstruct radeon_pll *p2pll = &rdev->clock.p2pll;\n\tstruct radeon_pll *dcpll = &rdev->clock.dcpll;\n\tstruct radeon_pll *spll = &rdev->clock.spll;\n\tstruct radeon_pll *mpll = &rdev->clock.mpll;\n\tuint16_t data_offset;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tfirmware_info =\n\t\t\t(union firmware_info *)(mode_info->atom_context->bios +\n\t\t\t\t\t\tdata_offset);\n\t\t/* pixel clocks */\n\t\tp1pll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tp1pll->reference_div = 0;\n\n\t\tif (crev < 2)\n\t\t\tp1pll->pll_out_min =\n\t\t\t\tle16_to_cpu(firmware_info->info.usMinPixelClockPLL_Output);\n\t\telse\n\t\t\tp1pll->pll_out_min =\n\t\t\t\tle32_to_cpu(firmware_info->info_12.ulMinPixelClockPLL_Output);\n\t\tp1pll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxPixelClockPLL_Output);\n\n\t\tif (crev >= 4) {\n\t\t\tp1pll->lcd_pll_out_min =\n\t\t\t\tle16_to_cpu(firmware_info->info_14.usLcdMinPixelClockPLL_Output) * 100;\n\t\t\tif (p1pll->lcd_pll_out_min == 0)\n\t\t\t\tp1pll->lcd_pll_out_min = p1pll->pll_out_min;\n\t\t\tp1pll->lcd_pll_out_max =\n\t\t\t\tle16_to_cpu(firmware_info->info_14.usLcdMaxPixelClockPLL_Output) * 100;\n\t\t\tif (p1pll->lcd_pll_out_max == 0)\n\t\t\t\tp1pll->lcd_pll_out_max = p1pll->pll_out_max;\n\t\t} else {\n\t\t\tp1pll->lcd_pll_out_min = p1pll->pll_out_min;\n\t\t\tp1pll->lcd_pll_out_max = p1pll->pll_out_max;\n\t\t}\n\n\t\tif (p1pll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tp1pll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tp1pll->pll_out_min = 20000;\n\t\t} else if (p1pll->pll_out_min > 64800) {\n\t\t\t/* Limiting the pll output range is a good thing generally as\n\t\t\t * it limits the number of possible pll combinations for a given\n\t\t\t * frequency presumably to the ones that work best on each card.\n\t\t\t * However, certain duallink DVI monitors seem to like\n\t\t\t * pll combinations that would be limited by this at least on\n\t\t\t * pre-DCE 3.0 r6xx hardware.  This might need to be adjusted per\n\t\t\t * family.\n\t\t\t */\n\t\t\tif (!radeon_new_pll)\n\t\t\t\tp1pll->pll_out_min = 64800;\n\t\t}\n\n\t\tp1pll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinPixelClockPLL_Input);\n\t\tp1pll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxPixelClockPLL_Input);\n\n\t\t*p2pll = *p1pll;\n\n\t\t/* system clock */\n\t\tspll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tspll->reference_div = 0;\n\n\t\tspll->pll_out_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Output);\n\t\tspll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxEngineClockPLL_Output);\n\n\t\t/* ??? */\n\t\tif (spll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tspll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tspll->pll_out_min = 20000;\n\t\t}\n\n\t\tspll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Input);\n\t\tspll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxEngineClockPLL_Input);\n\n\t\t/* memory clock */\n\t\tmpll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tmpll->reference_div = 0;\n\n\t\tmpll->pll_out_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Output);\n\t\tmpll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxMemoryClockPLL_Output);\n\n\t\t/* ??? */\n\t\tif (mpll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tmpll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tmpll->pll_out_min = 20000;\n\t\t}\n\n\t\tmpll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Input);\n\t\tmpll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxMemoryClockPLL_Input);\n\n\t\trdev->clock.default_sclk =\n\t\t    le32_to_cpu(firmware_info->info.ulDefaultEngineClock);\n\t\trdev->clock.default_mclk =\n\t\t    le32_to_cpu(firmware_info->info.ulDefaultMemoryClock);\n\n\t\tif (ASIC_IS_DCE4(rdev)) {\n\t\t\trdev->clock.default_dispclk =\n\t\t\t\tle32_to_cpu(firmware_info->info_21.ulDefaultDispEngineClkFreq);\n\t\t\tif (rdev->clock.default_dispclk == 0)\n\t\t\t\trdev->clock.default_dispclk = 60000; /* 600 Mhz */\n\t\t\trdev->clock.dp_extclk =\n\t\t\t\tle16_to_cpu(firmware_info->info_21.usUniphyDPModeExtClkFreq);\n\t\t}\n\t\t*dcpll = *p1pll;\n\n\t\treturn true;\n\t}\n\n\treturn false;\n}\n\nunion igp_info {\n\tstruct _ATOM_INTEGRATED_SYSTEM_INFO info;\n\tstruct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2;\n};\n\nbool radeon_atombios_sideport_present(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);\n\tunion igp_info *igp_info;\n\tu8 frev, crev;\n\tu16 data_offset;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tigp_info = (union igp_info *)(mode_info->atom_context->bios +\n\t\t\t\t      data_offset);\n\t\tswitch (crev) {\n\t\tcase 1:\n\t\t\tif (igp_info->info.ucMemoryType & 0xf0)\n\t\t\t\treturn true;\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tif (igp_info->info_2.ucMemoryType & 0x0f)\n\t\t\t\treturn true;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tDRM_ERROR(\"Unsupported IGP table: %d %d\\n\", frev, crev);\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn false;\n}\n\nbool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,\n\t\t\t\t   struct radeon_encoder_int_tmds *tmds)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, TMDS_Info);\n\tuint16_t data_offset;\n\tstruct _ATOM_TMDS_INFO *tmds_info;\n\tuint8_t frev, crev;\n\tuint16_t maxfreq;\n\tint i;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\ttmds_info =\n\t\t\t(struct _ATOM_TMDS_INFO *)(mode_info->atom_context->bios +\n\t\t\t\t\t\t   data_offset);\n\n\t\tmaxfreq = le16_to_cpu(tmds_info->usMaxFrequency);\n\t\tfor (i = 0; i < 4; i++) {\n\t\t\ttmds->tmds_pll[i].freq =\n\t\t\t    le16_to_cpu(tmds_info->asMiscInfo[i].usFrequency);\n\t\t\ttmds->tmds_pll[i].value =\n\t\t\t    tmds_info->asMiscInfo[i].ucPLL_ChargePump & 0x3f;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_VCO_Gain & 0x3f) << 6;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_DutyCycle & 0xf) << 12;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_VoltageSwing & 0xf) << 16;\n\n\t\t\tDRM_DEBUG(\"TMDS PLL From ATOMBIOS %u %x\\n\",\n\t\t\t\t  tmds->tmds_pll[i].freq,\n\t\t\t\t  tmds->tmds_pll[i].value);\n\n\t\t\tif (maxfreq == tmds->tmds_pll[i].freq) {\n\t\t\t\ttmds->tmds_pll[i].freq = 0xffffffff;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic struct radeon_atom_ss *radeon_atombios_get_ss_info(struct\n\t\t\t\t\t\t\t  radeon_encoder\n\t\t\t\t\t\t\t  *encoder,\n\t\t\t\t\t\t\t  int id)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, PPLL_SS_Info);\n\tuint16_t data_offset;\n\tstruct _ATOM_SPREAD_SPECTRUM_INFO *ss_info;\n\tuint8_t frev, crev;\n\tstruct radeon_atom_ss *ss = NULL;\n\tint i;\n\n\tif (id > ATOM_MAX_SS_ENTRY)\n\t\treturn NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tss_info =\n\t\t\t(struct _ATOM_SPREAD_SPECTRUM_INFO *)(mode_info->atom_context->bios + data_offset);\n\n\t\tss =\n\t\t    kzalloc(sizeof(struct radeon_atom_ss), GFP_KERNEL);\n\n\t\tif (!ss)\n\t\t\treturn NULL;\n\n\t\tfor (i = 0; i < ATOM_MAX_SS_ENTRY; i++) {\n\t\t\tif (ss_info->asSS_Info[i].ucSS_Id == id) {\n\t\t\t\tss->percentage =\n\t\t\t\t\tle16_to_cpu(ss_info->asSS_Info[i].usSpreadSpectrumPercentage);\n\t\t\t\tss->type = ss_info->asSS_Info[i].ucSpreadSpectrumType;\n\t\t\t\tss->step = ss_info->asSS_Info[i].ucSS_Step;\n\t\t\t\tss->delay = ss_info->asSS_Info[i].ucSS_Delay;\n\t\t\t\tss->range = ss_info->asSS_Info[i].ucSS_Range;\n\t\t\t\tss->refdiv = ss_info->asSS_Info[i].ucRecommendedRef_Div;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\treturn ss;\n}\n\nunion lvds_info {\n\tstruct _ATOM_LVDS_INFO info;\n\tstruct _ATOM_LVDS_INFO_V12 info_12;\n};\n\nstruct radeon_encoder_atom_dig *radeon_atombios_get_lvds_info(struct\n\t\t\t\t\t\t\t      radeon_encoder\n\t\t\t\t\t\t\t      *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, LVDS_Info);\n\tuint16_t data_offset, misc;\n\tunion lvds_info *lvds_info;\n\tuint8_t frev, crev;\n\tstruct radeon_encoder_atom_dig *lvds = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tlvds_info =\n\t\t\t(union lvds_info *)(mode_info->atom_context->bios + data_offset);\n\t\tlvds =\n\t\t    kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL);\n\n\t\tif (!lvds)\n\t\t\treturn NULL;\n\n\t\tlvds->native_mode.clock =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usPixClk) * 10;\n\t\tlvds->native_mode.hdisplay =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usHActive);\n\t\tlvds->native_mode.vdisplay =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usVActive);\n\t\tlvds->native_mode.htotal = lvds->native_mode.hdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHBlanking_Time);\n\t\tlvds->native_mode.hsync_start = lvds->native_mode.hdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHSyncOffset);\n\t\tlvds->native_mode.hsync_end = lvds->native_mode.hsync_start +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHSyncWidth);\n\t\tlvds->native_mode.vtotal = lvds->native_mode.vdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVBlanking_Time);\n\t\tlvds->native_mode.vsync_start = lvds->native_mode.vdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);\n\t\tlvds->native_mode.vsync_end = lvds->native_mode.vsync_start +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);\n\t\tlvds->panel_pwr_delay =\n\t\t    le16_to_cpu(lvds_info->info.usOffDelayInMs);\n\t\tlvds->lvds_misc = lvds_info->info.ucLVDS_Misc;\n\n\t\tmisc = le16_to_cpu(lvds_info->info.sLCDTiming.susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\t/* set crtc values */\n\t\tdrm_mode_set_crtcinfo(&lvds->native_mode, CRTC_INTERLACE_HALVE_V);\n\n\t\tlvds->ss = radeon_atombios_get_ss_info(encoder, lvds_info->info.ucSS_Id);\n\n\t\tif (ASIC_IS_AVIVO(rdev)) {\n\t\t\tif (radeon_new_pll == 0)\n\t\t\t\tlvds->pll_algo = PLL_ALGO_LEGACY;\n\t\t\telse\n\t\t\t\tlvds->pll_algo = PLL_ALGO_NEW;\n\t\t} else {\n\t\t\tif (radeon_new_pll == 1)\n\t\t\t\tlvds->pll_algo = PLL_ALGO_NEW;\n\t\t\telse\n\t\t\t\tlvds->pll_algo = PLL_ALGO_LEGACY;\n\t\t}\n\n\t\tencoder->native_mode = lvds->native_mode;\n\t}\n\treturn lvds;\n}\n\nstruct radeon_encoder_primary_dac *\nradeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, CompassionateData);\n\tuint16_t data_offset;\n\tstruct _COMPASSIONATE_DATA *dac_info;\n\tuint8_t frev, crev;\n\tuint8_t bg, dac;\n\tstruct radeon_encoder_primary_dac *p_dac = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tdac_info = (struct _COMPASSIONATE_DATA *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\tp_dac = kzalloc(sizeof(struct radeon_encoder_primary_dac), GFP_KERNEL);\n\n\t\tif (!p_dac)\n\t\t\treturn NULL;\n\n\t\tbg = dac_info->ucDAC1_BG_Adjustment;\n\t\tdac = dac_info->ucDAC1_DAC_Adjustment;\n\t\tp_dac->ps2_pdac_adj = (bg << 8) | (dac);\n\n\t}\n\treturn p_dac;\n}\n\nbool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index,\n\t\t\t\tstruct drm_display_mode *mode)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tATOM_ANALOG_TV_INFO *tv_info;\n\tATOM_ANALOG_TV_INFO_V1_2 *tv_info_v1_2;\n\tATOM_DTD_FORMAT *dtd_timings;\n\tint data_index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);\n\tu8 frev, crev;\n\tu16 data_offset, misc;\n\n\tif (!atom_parse_data_header(mode_info->atom_context, data_index, NULL,\n\t\t\t\t    &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tswitch (crev) {\n\tcase 1:\n\t\ttv_info = (ATOM_ANALOG_TV_INFO *)(mode_info->atom_context->bios + data_offset);\n\t\tif (index > MAX_SUPPORTED_TV_TIMING)\n\t\t\treturn false;\n\n\t\tmode->crtc_htotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Total);\n\t\tmode->crtc_hdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Disp);\n\t\tmode->crtc_hsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart);\n\t\tmode->crtc_hsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart) +\n\t\t\tle16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncWidth);\n\n\t\tmode->crtc_vtotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Total);\n\t\tmode->crtc_vdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Disp);\n\t\tmode->crtc_vsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart);\n\t\tmode->crtc_vsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart) +\n\t\t\tle16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncWidth);\n\n\t\tmode->flags = 0;\n\t\tmisc = le16_to_cpu(tv_info->aModeTimings[index].susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tmode->flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\tmode->clock = le16_to_cpu(tv_info->aModeTimings[index].usPixelClock) * 10;\n\n\t\tif (index == 1) {\n\t\t\t/* PAL timings appear to have wrong values for totals */\n\t\t\tmode->crtc_htotal -= 1;\n\t\t\tmode->crtc_vtotal -= 1;\n\t\t}\n\t\tbreak;\n\tcase 2:\n\t\ttv_info_v1_2 = (ATOM_ANALOG_TV_INFO_V1_2 *)(mode_info->atom_context->bios + data_offset);\n\t\tif (index > MAX_SUPPORTED_TV_TIMING_V1_2)\n\t\t\treturn false;\n\n\t\tdtd_timings = &tv_info_v1_2->aModeTimings[index];\n\t\tmode->crtc_htotal = le16_to_cpu(dtd_timings->usHActive) +\n\t\t\tle16_to_cpu(dtd_timings->usHBlanking_Time);\n\t\tmode->crtc_hdisplay = le16_to_cpu(dtd_timings->usHActive);\n\t\tmode->crtc_hsync_start = le16_to_cpu(dtd_timings->usHActive) +\n\t\t\tle16_to_cpu(dtd_timings->usHSyncOffset);\n\t\tmode->crtc_hsync_end = mode->crtc_hsync_start +\n\t\t\tle16_to_cpu(dtd_timings->usHSyncWidth);\n\n\t\tmode->crtc_vtotal = le16_to_cpu(dtd_timings->usVActive) +\n\t\t\tle16_to_cpu(dtd_timings->usVBlanking_Time);\n\t\tmode->crtc_vdisplay = le16_to_cpu(dtd_timings->usVActive);\n\t\tmode->crtc_vsync_start = le16_to_cpu(dtd_timings->usVActive) +\n\t\t\tle16_to_cpu(dtd_timings->usVSyncOffset);\n\t\tmode->crtc_vsync_end = mode->crtc_vsync_start +\n\t\t\tle16_to_cpu(dtd_timings->usVSyncWidth);\n\n\t\tmode->flags = 0;\n\t\tmisc = le16_to_cpu(dtd_timings->susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tmode->flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\tmode->clock = le16_to_cpu(dtd_timings->usPixClk) * 10;\n\t\tbreak;\n\t}\n\treturn true;\n}\n\nenum radeon_tv_std\nradeon_atombios_get_tv_info(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);\n\tuint16_t data_offset;\n\tuint8_t frev, crev;\n\tstruct _ATOM_ANALOG_TV_INFO *tv_info;\n\tenum radeon_tv_std tv_std = TV_STD_NTSC;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\n\t\ttv_info = (struct _ATOM_ANALOG_TV_INFO *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\tswitch (tv_info->ucTV_BootUpDefaultStandard) {\n\t\tcase ATOM_TV_NTSC:\n\t\t\ttv_std = TV_STD_NTSC;\n\t\t\tDRM_INFO(\"Default TV standard: NTSC\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_NTSCJ:\n\t\t\ttv_std = TV_STD_NTSC_J;\n\t\t\tDRM_INFO(\"Default TV standard: NTSC-J\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PAL:\n\t\t\ttv_std = TV_STD_PAL;\n\t\t\tDRM_INFO(\"Default TV standard: PAL\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALM:\n\t\t\ttv_std = TV_STD_PAL_M;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-M\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALN:\n\t\t\ttv_std = TV_STD_PAL_N;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-N\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALCN:\n\t\t\ttv_std = TV_STD_PAL_CN;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-CN\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PAL60:\n\t\t\ttv_std = TV_STD_PAL_60;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-60\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_SECAM:\n\t\t\ttv_std = TV_STD_SECAM;\n\t\t\tDRM_INFO(\"Default TV standard: SECAM\\n\");\n\t\t\tbreak;\n\t\tdefault:\n\t\t\ttv_std = TV_STD_NTSC;\n\t\t\tDRM_INFO(\"Unknown TV standard; defaulting to NTSC\\n\");\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn tv_std;\n}\n\nstruct radeon_encoder_tv_dac *\nradeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, CompassionateData);\n\tuint16_t data_offset;\n\tstruct _COMPASSIONATE_DATA *dac_info;\n\tuint8_t frev, crev;\n\tuint8_t bg, dac;\n\tstruct radeon_encoder_tv_dac *tv_dac = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\n\t\tdac_info = (struct _COMPASSIONATE_DATA *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\ttv_dac = kzalloc(sizeof(struct radeon_encoder_tv_dac), GFP_KERNEL);\n\n\t\tif (!tv_dac)\n\t\t\treturn NULL;\n\n\t\tbg = dac_info->ucDAC2_CRT2_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_CRT2_DAC_Adjustment;\n\t\ttv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\tbg = dac_info->ucDAC2_PAL_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_PAL_DAC_Adjustment;\n\t\ttv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\tbg = dac_info->ucDAC2_NTSC_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_NTSC_DAC_Adjustment;\n\t\ttv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\ttv_dac->tv_std = radeon_atombios_get_tv_info(rdev);\n\t}\n\treturn tv_dac;\n}\n\nstatic const char *thermal_controller_names[] = {\n\t\"NONE\",\n\t\"LM63\",\n\t\"ADM1032\",\n\t\"ADM1030\",\n\t\"MUA6649\",\n\t\"LM64\",\n\t\"F75375\",\n\t\"ASC7512\",\n};\n\nstatic const char *pp_lib_thermal_controller_names[] = {\n\t\"NONE\",\n\t\"LM63\",\n\t\"ADM1032\",\n\t\"ADM1030\",\n\t\"MUA6649\",\n\t\"LM64\",\n\t\"F75375\",\n\t\"RV6xx\",\n\t\"RV770\",\n\t\"ADT7473\",\n};\n\nunion power_info {\n\tstruct _ATOM_POWERPLAY_INFO info;\n\tstruct _ATOM_POWERPLAY_INFO_V2 info_2;\n\tstruct _ATOM_POWERPLAY_INFO_V3 info_3;\n\tstruct _ATOM_PPLIB_POWERPLAYTABLE info_4;\n};\n\nvoid radeon_atombios_get_power_modes(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);\n\tu16 data_offset;\n\tu8 frev, crev;\n\tu32 misc, misc2 = 0, sclk, mclk;\n\tunion power_info *power_info;\n\tstruct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;\n\tstruct _ATOM_PPLIB_STATE *power_state;\n\tint num_modes = 0, i, j;\n\tint state_index = 0, mode_index = 0;\n\tstruct radeon_i2c_bus_rec i2c_bus;\n\n\trdev->pm.default_power_state = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tpower_info = (union power_info *)(mode_info->atom_context->bios + data_offset);\n\t\tif (frev < 4) {\n\t\t\t/* add the i2c bus for thermal/fan chip */\n\t\t\tif (power_info->info.ucOverdriveThermalController > 0) {\n\t\t\t\tDRM_INFO(\"Possible %s thermal controller at 0x%02x\\n\",\n\t\t\t\t\t thermal_controller_names[power_info->info.ucOverdriveThermalController],\n\t\t\t\t\t power_info->info.ucOverdriveControllerAddress >> 1);\n\t\t\t\ti2c_bus = radeon_lookup_i2c_gpio(rdev, power_info->info.ucOverdriveI2cLine);\n\t\t\t\trdev->pm.i2c_bus = radeon_i2c_create(rdev->ddev, &i2c_bus, \"Thermal\");\n\t\t\t}\n\t\t\tnum_modes = power_info->info.ucNumOfPowerModeEntries;\n\t\t\tif (num_modes > ATOM_MAX_NUMBEROF_POWER_BLOCK)\n\t\t\t\tnum_modes = ATOM_MAX_NUMBEROF_POWER_BLOCK;\n\t\t\tfor (i = 0; i < num_modes; i++) {\n\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;\n\t\t\t\tswitch (frev) {\n\t\t\t\tcase 1:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle16_to_cpu(power_info->info.asPowerPlayInfo[i].usMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle16_to_cpu(power_info->info.asPowerPlayInfo[i].usEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\tcase 2:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tmisc2 = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo2);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\tcase 3:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tmisc2 = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo2);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN) {\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddci_enabled =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddci_id =\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVDDCI_VoltageDropIndex;\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t} else if (frev == 4) {\n\t\t\t/* add the i2c bus for thermal/fan chip */\n\t\t\t/* no support for internal controller yet */\n\t\t\tif (power_info->info_4.sThermalController.ucType > 0) {\n\t\t\t\tif ((power_info->info_4.sThermalController.ucType == ATOM_PP_THERMALCONTROLLER_RV6xx) ||\n\t\t\t\t    (power_info->info_4.sThermalController.ucType == ATOM_PP_THERMALCONTROLLER_RV770)) {\n\t\t\t\t\tDRM_INFO(\"Internal thermal controller %s fan control\\n\",\n\t\t\t\t\t\t (power_info->info_4.sThermalController.ucFanParameters &\n\t\t\t\t\t\t  ATOM_PP_FANPARAMETERS_NOFAN) ? \"without\" : \"with\");\n\t\t\t\t} else {\n\t\t\t\t\tDRM_INFO(\"Possible %s thermal controller at 0x%02x %s fan control\\n\",\n\t\t\t\t\t\t pp_lib_thermal_controller_names[power_info->info_4.sThermalController.ucType],\n\t\t\t\t\t\t power_info->info_4.sThermalController.ucI2cAddress >> 1,\n\t\t\t\t\t\t (power_info->info_4.sThermalController.ucFanParameters &\n\t\t\t\t\t\t  ATOM_PP_FANPARAMETERS_NOFAN) ? \"without\" : \"with\");\n\t\t\t\t\ti2c_bus = radeon_lookup_i2c_gpio(rdev, power_info->info_4.sThermalController.ucI2cLine);\n\t\t\t\t\trdev->pm.i2c_bus = radeon_i2c_create(rdev->ddev, &i2c_bus, \"Thermal\");\n\t\t\t\t}\n\t\t\t}\n\t\t\tfor (i = 0; i < power_info->info_4.ucNumStates; i++) {\n\t\t\t\tmode_index = 0;\n\t\t\t\tpower_state = (struct _ATOM_PPLIB_STATE *)\n\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t data_offset +\n\t\t\t\t\t le16_to_cpu(power_info->info_4.usStateArrayOffset) +\n\t\t\t\t\t i * power_info->info_4.ucStateEntrySize);\n\t\t\t\tnon_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)\n\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t data_offset +\n\t\t\t\t\t le16_to_cpu(power_info->info_4.usNonClockInfoArrayOffset) +\n\t\t\t\t\t (power_state->ucNonClockStateIndex *\n\t\t\t\t\t  power_info->info_4.ucNonClockSize));\n\t\t\t\tfor (j = 0; j < (power_info->info_4.ucStateEntrySize - 1); j++) {\n\t\t\t\t\tif (rdev->flags & RADEON_IS_IGP) {\n\t\t\t\t\t\tstruct _ATOM_PPLIB_RS780_CLOCK_INFO *clock_info =\n\t\t\t\t\t\t\t(struct _ATOM_PPLIB_RS780_CLOCK_INFO *)\n\t\t\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t\t\t data_offset +\n\t\t\t\t\t\t\t le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +\n\t\t\t\t\t\t\t (power_state->ucClockStateIndices[j] *\n\t\t\t\t\t\t\t  power_info->info_4.ucClockInfoSize));\n\t\t\t\t\t\tsclk = le16_to_cpu(clock_info->usLowEngineClockLow);\n\t\t\t\t\t\tsclk |= clock_info->ucLowEngineClockHigh << 16;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;\n\t\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\t\tif (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0)\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\t\tif (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >\n\t\t\t\t\t\t    rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN)\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_SW;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =\n\t\t\t\t\t\t\tclock_info->usVDDC;\n\t\t\t\t\t\tmode_index++;\n\t\t\t\t\t} else {\n\t\t\t\t\t\tstruct _ATOM_PPLIB_R600_CLOCK_INFO *clock_info =\n\t\t\t\t\t\t\t(struct _ATOM_PPLIB_R600_CLOCK_INFO *)\n\t\t\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t\t\t data_offset +\n\t\t\t\t\t\t\t le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +\n\t\t\t\t\t\t\t (power_state->ucClockStateIndices[j] *\n\t\t\t\t\t\t\t  power_info->info_4.ucClockInfoSize));\n\t\t\t\t\t\tsclk = le16_to_cpu(clock_info->usEngineClockLow);\n\t\t\t\t\t\tsclk |= clock_info->ucEngineClockHigh << 16;\n\t\t\t\t\t\tmclk = le16_to_cpu(clock_info->usMemoryClockLow);\n\t\t\t\t\t\tmclk |= clock_info->ucMemoryClockHigh << 16;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].mclk = mclk;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;\n\t\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk == 0) ||\n\t\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0))\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk >\n\t\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >\n\t\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_SW;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =\n\t\t\t\t\t\t\tclock_info->usVDDC;\n\t\t\t\t\t\tmode_index++;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = mode_index;\n\t\t\t\tif (mode_index) {\n\t\t\t\t\tmisc = le32_to_cpu(non_clock_info->ulCapsAndSettings);\n\t\t\t\t\tmisc2 = le16_to_cpu(non_clock_info->usClassification);\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\t((misc & ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) >>\n\t\t\t\t\t\tATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;\n\t\t\t\t\tswitch (misc2 & ATOM_PPLIB_CLASSIFICATION_UI_MASK) {\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_BALANCED:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\t}\n\t\t\t\t\tif (misc2 & ATOM_PPLIB_CLASSIFICATION_BOOT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[mode_index - 1];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t} else {\n\t\t/* XXX figure out some good default low power mode for cards w/out power tables */\n\t}\n\n\tif (rdev->pm.default_power_state == NULL) {\n\t\t/* add the default mode */\n\t\trdev->pm.power_state[state_index].type =\n\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\trdev->pm.power_state[state_index].clock_info[0].mclk = rdev->clock.default_mclk;\n\t\trdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;\n\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;\n\t\tif (rdev->asic->get_pcie_lanes)\n\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes = radeon_get_pcie_lanes(rdev);\n\t\telse\n\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes = 16;\n\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\tstate_index++;\n\t}\n\trdev->pm.num_power_states = state_index;\n\n\trdev->pm.current_power_state = rdev->pm.default_power_state;\n\trdev->pm.current_clock_mode =\n\t\trdev->pm.default_power_state->default_clock_mode;\n}\n\nvoid radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable)\n{\n\tDYNAMIC_CLOCK_GATING_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, DynamicClockGating);\n\n\targs.ucEnable = enable;\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nuint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev)\n{\n\tGET_ENGINE_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, GetEngineClock);\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n\treturn args.ulReturnEngineClock;\n}\n\nuint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev)\n{\n\tGET_MEMORY_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, GetMemoryClock);\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n\treturn args.ulReturnMemoryClock;\n}\n\nvoid radeon_atom_set_engine_clock(struct radeon_device *rdev,\n\t\t\t\t  uint32_t eng_clock)\n{\n\tSET_ENGINE_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, SetEngineClock);\n\n\targs.ulTargetEngineClock = eng_clock;\t/* 10 khz */\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nvoid radeon_atom_set_memory_clock(struct radeon_device *rdev,\n\t\t\t\t  uint32_t mem_clock)\n{\n\tSET_MEMORY_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, SetMemoryClock);\n\n\tif (rdev->flags & RADEON_IS_IGP)\n\t\treturn;\n\n\targs.ulTargetMemoryClock = mem_clock;\t/* 10 khz */\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nvoid radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tuint32_t bios_2_scratch, bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tbios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\t} else {\n\t\tbios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\t}\n\n\t/* let the bios control the backlight */\n\tbios_2_scratch &= ~ATOM_S2_VRI_BRIGHT_ENABLE;\n\n\t/* tell the bios not to handle mode switching */\n\tbios_6_scratch |= (ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH | ATOM_S6_ACC_MODE);\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tWREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\t} else {\n\t\tWREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n\t}\n\n}\n\nvoid radeon_save_bios_scratch_regs(struct radeon_device *rdev)\n{\n\tuint32_t scratch_reg;\n\tint i;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tscratch_reg = R600_BIOS_0_SCRATCH;\n\telse\n\t\tscratch_reg = RADEON_BIOS_0_SCRATCH;\n\n\tfor (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)\n\t\trdev->bios_scratch[i] = RREG32(scratch_reg + (i * 4));\n}\n\nvoid radeon_restore_bios_scratch_regs(struct radeon_device *rdev)\n{\n\tuint32_t scratch_reg;\n\tint i;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tscratch_reg = R600_BIOS_0_SCRATCH;\n\telse\n\t\tscratch_reg = RADEON_BIOS_0_SCRATCH;\n\n\tfor (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)\n\t\tWREG32(scratch_reg + (i * 4), rdev->bios_scratch[i]);\n}\n\nvoid radeon_atom_output_lock(struct drm_encoder *encoder, bool lock)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tuint32_t bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\telse\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\n\tif (lock)\n\t\tbios_6_scratch |= ATOM_S6_CRITICAL_STATE;\n\telse\n\t\tbios_6_scratch &= ~ATOM_S6_CRITICAL_STATE;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n}\n\n/* at some point we may want to break this out into individual functions */\nvoid\nradeon_atombios_connected_scratch_regs(struct drm_connector *connector,\n\t\t\t\t       struct drm_encoder *encoder,\n\t\t\t\t       bool connected)\n{\n\tstruct drm_device *dev = connector->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_connector *radeon_connector =\n\t    to_radeon_connector(connector);\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_0_scratch, bios_3_scratch, bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tbios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);\n\t\tbios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\t} else {\n\t\tbios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);\n\t\tbios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\t}\n\n\tif ((radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"TV1 connected\\n\");\n\t\t\tbios_3_scratch |= ATOM_S3_TV1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_TV1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"TV1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_TV1_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_TV1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_TV1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CV connected\\n\");\n\t\t\tbios_3_scratch |= ATOM_S3_CV_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CV;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CV disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CV_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CV_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CV;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_LCD1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"LCD1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_LCD1;\n\t\t\tbios_3_scratch |= ATOM_S3_LCD1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_LCD1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"LCD1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_LCD1;\n\t\t\tbios_3_scratch &= ~ATOM_S3_LCD1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_LCD1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CRT1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_CRT1_COLOR;\n\t\t\tbios_3_scratch |= ATOM_S3_CRT1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CRT1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CRT1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CRT1_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CRT1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CRT2 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_CRT2_COLOR;\n\t\t\tbios_3_scratch |= ATOM_S3_CRT2_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CRT2;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CRT2 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CRT2_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CRT2_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT2;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP1;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP1;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP2_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP2 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP2;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP2_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP2;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP2 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP2;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP2_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP2;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP3_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP3 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP3;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP3_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP3;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP3 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP3;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP3_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP3;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP4_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP4 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP4;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP4_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP4;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP4 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP4;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP4_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP4;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP5_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP5 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP5;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP5_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP5;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP5 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP5;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP5_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP5;\n\t\t}\n\t}\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tWREG32(R600_BIOS_0_SCRATCH, bios_0_scratch);\n\t\tWREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\t} else {\n\t\tWREG32(RADEON_BIOS_0_SCRATCH, bios_0_scratch);\n\t\tWREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n\t}\n}\n\nvoid\nradeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_3_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);\n\telse\n\t\tbios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);\n\n\tif (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_TV1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 18);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CV_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 24);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CRT1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 16);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CRT2_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 20);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_LCD1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 17);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 19);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP2_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 23);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP3_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 25);\n\t}\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);\n}\n\nvoid\nradeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_2_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);\n\telse\n\t\tbios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);\n\n\tif (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_TV1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_TV1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CV_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CV_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CRT1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CRT1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CRT2_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CRT2_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_LCD1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_LCD1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP2_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP2_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP3_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP3_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP4_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP4_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP5_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP5_DPMS_STATE;\n\t}\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);\n}\n"], "fixing_code": ["/*\n * Copyright 2006-2007 Advanced Micro Devices, Inc.  \n *\n * Permission is hereby granted, free of charge, to any person obtaining a\n * copy of this software and associated documentation files (the \"Software\"),\n * to deal in the Software without restriction, including without limitation\n * the rights to use, copy, modify, merge, publish, distribute, sublicense,\n * and/or sell copies of the Software, and to permit persons to whom the\n * Software is furnished to do so, subject to the following conditions:\n *\n * The above copyright notice and this permission notice shall be included in\n * all copies or substantial portions of the Software.\n *\n * THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\n * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\n * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL\n * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR\n * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,\n * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\n * OTHER DEALINGS IN THE SOFTWARE.\n */\n\n\n/****************************************************************************/\t\n/*Portion I: Definitions  shared between VBIOS and Driver                   */\n/****************************************************************************/\n\n\n#ifndef _ATOMBIOS_H\n#define _ATOMBIOS_H\n\n#define ATOM_VERSION_MAJOR                   0x00020000\n#define ATOM_VERSION_MINOR                   0x00000002\n\n#define ATOM_HEADER_VERSION (ATOM_VERSION_MAJOR | ATOM_VERSION_MINOR)\n\n/* Endianness should be specified before inclusion,\n * default to little endian\n */\n#ifndef ATOM_BIG_ENDIAN\n#error Endian not specified\n#endif\n\n#ifdef _H2INC\n  #ifndef ULONG \n    typedef unsigned long ULONG;\n  #endif\n\n  #ifndef UCHAR\n    typedef unsigned char UCHAR;\n  #endif\n\n  #ifndef USHORT \n    typedef unsigned short USHORT;\n  #endif\n#endif\n      \n#define ATOM_DAC_A            0 \n#define ATOM_DAC_B            1\n#define ATOM_EXT_DAC          2\n\n#define ATOM_CRTC1            0\n#define ATOM_CRTC2            1\n#define ATOM_CRTC3            2\n#define ATOM_CRTC4            3\n#define ATOM_CRTC5            4\n#define ATOM_CRTC6            5\n#define ATOM_CRTC_INVALID     0xFF\n\n#define ATOM_DIGA             0\n#define ATOM_DIGB             1\n\n#define ATOM_PPLL1            0\n#define ATOM_PPLL2            1\n#define ATOM_DCPLL            2\n#define ATOM_PPLL_INVALID     0xFF\n\n#define ATOM_SCALER1          0\n#define ATOM_SCALER2          1\n\n#define ATOM_SCALER_DISABLE   0   \n#define ATOM_SCALER_CENTER    1   \n#define ATOM_SCALER_EXPANSION 2   \n#define ATOM_SCALER_MULTI_EX  3   \n\n#define ATOM_DISABLE          0\n#define ATOM_ENABLE           1\n#define ATOM_LCD_BLOFF                          (ATOM_DISABLE+2)\n#define ATOM_LCD_BLON                           (ATOM_ENABLE+2)\n#define ATOM_LCD_BL_BRIGHTNESS_CONTROL          (ATOM_ENABLE+3)\n#define ATOM_LCD_SELFTEST_START\t\t\t\t\t\t\t\t\t(ATOM_DISABLE+5)\n#define ATOM_LCD_SELFTEST_STOP\t\t\t\t\t\t\t\t\t(ATOM_ENABLE+5)\n#define ATOM_ENCODER_INIT\t\t\t                  (ATOM_DISABLE+7)\n#define ATOM_GET_STATUS                         (ATOM_DISABLE+8)\n\n#define ATOM_BLANKING         1\n#define ATOM_BLANKING_OFF     0\n\n#define ATOM_CURSOR1          0\n#define ATOM_CURSOR2          1\n\n#define ATOM_ICON1            0\n#define ATOM_ICON2            1\n\n#define ATOM_CRT1             0\n#define ATOM_CRT2             1\n\n#define ATOM_TV_NTSC          1\n#define ATOM_TV_NTSCJ         2\n#define ATOM_TV_PAL           3\n#define ATOM_TV_PALM          4\n#define ATOM_TV_PALCN         5\n#define ATOM_TV_PALN          6\n#define ATOM_TV_PAL60         7\n#define ATOM_TV_SECAM         8\n#define ATOM_TV_CV            16\n\n#define ATOM_DAC1_PS2         1\n#define ATOM_DAC1_CV          2\n#define ATOM_DAC1_NTSC        3\n#define ATOM_DAC1_PAL         4\n\n#define ATOM_DAC2_PS2         ATOM_DAC1_PS2\n#define ATOM_DAC2_CV          ATOM_DAC1_CV\n#define ATOM_DAC2_NTSC        ATOM_DAC1_NTSC\n#define ATOM_DAC2_PAL         ATOM_DAC1_PAL\n \n#define ATOM_PM_ON            0\n#define ATOM_PM_STANDBY       1\n#define ATOM_PM_SUSPEND       2\n#define ATOM_PM_OFF           3\n\n/* Bit0:{=0:single, =1:dual},\n   Bit1 {=0:666RGB, =1:888RGB},\n   Bit2:3:{Grey level}\n   Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}*/\n\n#define ATOM_PANEL_MISC_DUAL               0x00000001\n#define ATOM_PANEL_MISC_888RGB             0x00000002\n#define ATOM_PANEL_MISC_GREY_LEVEL         0x0000000C\n#define ATOM_PANEL_MISC_FPDI               0x00000010\n#define ATOM_PANEL_MISC_GREY_LEVEL_SHIFT   2\n#define ATOM_PANEL_MISC_SPATIAL            0x00000020\n#define ATOM_PANEL_MISC_TEMPORAL           0x00000040\n#define ATOM_PANEL_MISC_API_ENABLED        0x00000080\n\n\n#define MEMTYPE_DDR1              \"DDR1\"\n#define MEMTYPE_DDR2              \"DDR2\"\n#define MEMTYPE_DDR3              \"DDR3\"\n#define MEMTYPE_DDR4              \"DDR4\"\n\n#define ASIC_BUS_TYPE_PCI         \"PCI\"\n#define ASIC_BUS_TYPE_AGP         \"AGP\"\n#define ASIC_BUS_TYPE_PCIE        \"PCI_EXPRESS\"\n\n/* Maximum size of that FireGL flag string */\n\n#define ATOM_FIREGL_FLAG_STRING     \"FGL\"             //Flag used to enable FireGL Support\n#define ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING  3        //sizeof( ATOM_FIREGL_FLAG_STRING )\n\n#define ATOM_FAKE_DESKTOP_STRING    \"DSK\"             //Flag used to enable mobile ASIC on Desktop\n#define ATOM_MAX_SIZE_OF_FAKE_DESKTOP_STRING  ATOM_MAX_SIZE_OF_FIREGL_FLAG_STRING \n\n#define ATOM_M54T_FLAG_STRING       \"M54T\"            //Flag used to enable M54T Support\n#define ATOM_MAX_SIZE_OF_M54T_FLAG_STRING    4        //sizeof( ATOM_M54T_FLAG_STRING )\n\n#define HW_ASSISTED_I2C_STATUS_FAILURE          2\n#define HW_ASSISTED_I2C_STATUS_SUCCESS          1\n\n#pragma pack(1)                                       /* BIOS data must use byte aligment */\n\n/*  Define offset to location of ROM header. */\n\n#define OFFSET_TO_POINTER_TO_ATOM_ROM_HEADER\t\t0x00000048L\n#define OFFSET_TO_ATOM_ROM_IMAGE_SIZE\t\t\t\t    0x00000002L\n\n#define OFFSET_TO_ATOMBIOS_ASIC_BUS_MEM_TYPE    0x94\n#define MAXSIZE_OF_ATOMBIOS_ASIC_BUS_MEM_TYPE   20    /* including the terminator 0x0! */\n#define\tOFFSET_TO_GET_ATOMBIOS_STRINGS_NUMBER\t\t0x002f\n#define\tOFFSET_TO_GET_ATOMBIOS_STRINGS_START\t\t0x006e\n\n/* Common header for all ROM Data tables.\n  Every table pointed  _ATOM_MASTER_DATA_TABLE has this common header. \n  And the pointer actually points to this header. */\n\ntypedef struct _ATOM_COMMON_TABLE_HEADER\n{\n  USHORT usStructureSize;\n  UCHAR  ucTableFormatRevision;   /*Change it when the Parser is not backward compatible */\n  UCHAR  ucTableContentRevision;  /*Change it only when the table needs to change but the firmware */\n                                  /*Image can't be updated, while Driver needs to carry the new table! */\n}ATOM_COMMON_TABLE_HEADER;\n\ntypedef struct _ATOM_ROM_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER\t\tsHeader;\n  UCHAR\t uaFirmWareSignature[4];    /*Signature to distinguish between Atombios and non-atombios, \n                                      atombios should init it as \"ATOM\", don't change the position */\n  USHORT usBiosRuntimeSegmentAddress;\n  USHORT usProtectedModeInfoOffset;\n  USHORT usConfigFilenameOffset;\n  USHORT usCRC_BlockOffset;\n  USHORT usBIOS_BootupMessageOffset;\n  USHORT usInt10Offset;\n  USHORT usPciBusDevInitCode;\n  USHORT usIoBaseAddress;\n  USHORT usSubsystemVendorID;\n  USHORT usSubsystemID;\n  USHORT usPCI_InfoOffset; \n  USHORT usMasterCommandTableOffset; /*Offset for SW to get all command table offsets, Don't change the position */\n  USHORT usMasterDataTableOffset;   /*Offset for SW to get all data table offsets, Don't change the position */\n  UCHAR  ucExtendedFunctionCode;\n  UCHAR  ucReserved;\n}ATOM_ROM_HEADER;\n\n/*==============================Command Table Portion==================================== */\n\n#ifdef\tUEFI_BUILD\n\t#define\tUTEMP\tUSHORT\n\t#define\tUSHORT\tvoid*\n#endif\n\ntypedef struct _ATOM_MASTER_LIST_OF_COMMAND_TABLES{\n  USHORT ASIC_Init;                              //Function Table, used by various SW components,latest version 1.1\n  USHORT GetDisplaySurfaceSize;                  //Atomic Table,  Used by Bios when enabling HW ICON\n  USHORT ASIC_RegistersInit;                     //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT VRAM_BlockVenderDetection;              //Atomic Table,  used only by Bios\n  USHORT DIGxEncoderControl;\t\t\t\t\t\t\t\t\t\t //Only used by Bios\n  USHORT MemoryControllerInit;                   //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT EnableCRTCMemReq;                       //Function Table,directly used by various SW components,latest version 2.1\n  USHORT MemoryParamAdjust; \t\t\t\t\t\t\t\t\t\t //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock if needed\n  USHORT DVOEncoderControl;                      //Function Table,directly used by various SW components,latest version 1.2\n  USHORT GPIOPinControl;\t\t\t\t\t\t\t\t\t\t\t\t //Atomic Table,  only used by Bios\n  USHORT SetEngineClock;                         //Function Table,directly used by various SW components,latest version 1.1\n  USHORT SetMemoryClock;                         //Function Table,directly used by various SW components,latest version 1.1\n  USHORT SetPixelClock;                          //Function Table,directly used by various SW components,latest version 1.2  \n  USHORT DynamicClockGating;                     //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT ResetMemoryDLL;                         //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT ResetMemoryDevice;                      //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT MemoryPLLInit;\n  USHORT AdjustDisplayPll;\t\t\t\t\t\t\t\t\t\t\t\t//only used by Bios\n  USHORT AdjustMemoryController;                 //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock                \n  USHORT EnableASIC_StaticPwrMgt;                //Atomic Table,  only used by Bios\n  USHORT ASIC_StaticPwrMgtStatusChange;          //Obsolete ,     only used by Bios   \n  USHORT DAC_LoadDetection;                      //Atomic Table,  directly used by various SW components,latest version 1.2  \n  USHORT LVTMAEncoderControl;                    //Atomic Table,directly used by various SW components,latest version 1.3\n  USHORT LCD1OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT DAC1EncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1  \n  USHORT DAC2EncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT DVOOutputControl;                       //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT CV1OutputControl;                       //Atomic Table,  Atomic Table,  Obsolete from Ry6xx, use DAC2 Output instead \n  USHORT GetConditionalGoldenSetting;            //only used by Bios\n  USHORT TVEncoderControl;                       //Function Table,directly used by various SW components,latest version 1.1\n  USHORT TMDSAEncoderControl;                    //Atomic Table,  directly used by various SW components,latest version 1.3\n  USHORT LVDSEncoderControl;                     //Atomic Table,  directly used by various SW components,latest version 1.3\n  USHORT TV1OutputControl;                       //Atomic Table,  Obsolete from Ry6xx, use DAC2 Output instead\n  USHORT EnableScaler;                           //Atomic Table,  used only by Bios\n  USHORT BlankCRTC;                              //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableCRTC;                             //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT GetPixelClock;                          //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableVGA_Render;                       //Function Table,directly used by various SW components,latest version 1.1\n  USHORT GetSCLKOverMCLKRatio;                   //Atomic Table,  only used by Bios\n  USHORT SetCRTC_Timing;                         //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetCRTC_OverScan;                       //Atomic Table,  used by various SW components,latest version 1.1 \n  USHORT SetCRTC_Replication;                    //Atomic Table,  used only by Bios\n  USHORT SelectCRTC_Source;                      //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT EnableGraphSurfaces;                    //Atomic Table,  used only by Bios\n  USHORT UpdateCRTC_DoubleBufferRegisters;\n  USHORT LUT_AutoFill;                           //Atomic Table,  only used by Bios\n  USHORT EnableHW_IconCursor;                    //Atomic Table,  only used by Bios\n  USHORT GetMemoryClock;                         //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT GetEngineClock;                         //Atomic Table,  directly used by various SW components,latest version 1.1 \n  USHORT SetCRTC_UsingDTDTiming;                 //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT ExternalEncoderControl;                 //Atomic Table,  directly used by various SW components,latest version 2.1\n  USHORT LVTMAOutputControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT VRAM_BlockDetectionByStrap;             //Atomic Table,  used only by Bios\n  USHORT MemoryCleanUp;                          //Atomic Table,  only used by Bios    \n  USHORT ProcessI2cChannelTransaction;           //Function Table,only used by Bios\n  USHORT WriteOneByteToHWAssistedI2C;            //Function Table,indirectly used by various SW components \n  USHORT ReadHWAssistedI2CStatus;                //Atomic Table,  indirectly used by various SW components\n  USHORT SpeedFanControl;                        //Function Table,indirectly used by various SW components,called from ASIC_Init\n  USHORT PowerConnectorDetection;                //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT MC_Synchronization;                     //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT ComputeMemoryEnginePLL;                 //Atomic Table,  indirectly used by various SW components,called from SetMemory/EngineClock\n  USHORT MemoryRefreshConversion;                //Atomic Table,  indirectly used by various SW components,called from SetMemory or SetEngineClock\n  USHORT VRAM_GetCurrentInfoBlock;               //Atomic Table,  used only by Bios\n  USHORT DynamicMemorySettings;                  //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT MemoryTraining;                         //Atomic Table,  used only by Bios\n  USHORT EnableSpreadSpectrumOnPPLL;             //Atomic Table,  directly used by various SW components,latest version 1.2\n  USHORT TMDSAOutputControl;                     //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetVoltage;                             //Function Table,directly and/or indirectly used by various SW components,latest version 1.1\n  USHORT DAC1OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT DAC2OutputControl;                      //Atomic Table,  directly used by various SW components,latest version 1.1\n  USHORT SetupHWAssistedI2CStatus;               //Function Table,only used by Bios, obsolete soon.Switch to use \"ReadEDIDFromHWAssistedI2C\"\n  USHORT ClockSource;                            //Atomic Table,  indirectly used by various SW components,called from ASIC_Init\n  USHORT MemoryDeviceInit;                       //Atomic Table,  indirectly used by various SW components,called from SetMemoryClock\n  USHORT EnableYUV;                              //Atomic Table,  indirectly used by various SW components,called from EnableVGARender\n  USHORT DIG1EncoderControl;                     //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG2EncoderControl;                     //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG1TransmitterControl;                 //Atomic Table,directly used by various SW components,latest version 1.1\n  USHORT DIG2TransmitterControl;\t               //Atomic Table,directly used by various SW components,latest version 1.1 \n  USHORT ProcessAuxChannelTransaction;\t\t\t\t\t //Function Table,only used by Bios\n  USHORT DPEncoderService;\t\t\t\t\t\t\t\t\t\t\t //Function Table,only used by Bios\n}ATOM_MASTER_LIST_OF_COMMAND_TABLES;   \n\n// For backward compatible \n#define ReadEDIDFromHWAssistedI2C                ProcessI2cChannelTransaction\n#define UNIPHYTransmitterControl\t\t\t\t\t\t     DIG1TransmitterControl\n#define LVTMATransmitterControl\t\t\t\t\t\t\t     DIG2TransmitterControl\n#define SetCRTC_DPM_State                        GetConditionalGoldenSetting\n#define SetUniphyInstance                        ASIC_StaticPwrMgtStatusChange\n#define HPDInterruptService                      ReadHWAssistedI2CStatus\n#define EnableVGA_Access                         GetSCLKOverMCLKRatio\n\ntypedef struct _ATOM_MASTER_COMMAND_TABLE\n{\n  ATOM_COMMON_TABLE_HEADER           sHeader;\n  ATOM_MASTER_LIST_OF_COMMAND_TABLES ListOfCommandTables;\n}ATOM_MASTER_COMMAND_TABLE;\n\n/****************************************************************************/\t\n// Structures used in every command table\n/****************************************************************************/\t\ntypedef struct _ATOM_TABLE_ATTRIBUTE\n{\n#if ATOM_BIG_ENDIAN\n  USHORT  UpdatedByUtility:1;         //[15]=Table updated by utility flag\n  USHORT  PS_SizeInBytes:7;           //[14:8]=Size of parameter space in Bytes (multiple of a dword), \n  USHORT  WS_SizeInBytes:8;           //[7:0]=Size of workspace in Bytes (in multiple of a dword), \n#else\n  USHORT  WS_SizeInBytes:8;           //[7:0]=Size of workspace in Bytes (in multiple of a dword), \n  USHORT  PS_SizeInBytes:7;           //[14:8]=Size of parameter space in Bytes (multiple of a dword), \n  USHORT  UpdatedByUtility:1;         //[15]=Table updated by utility flag\n#endif\n}ATOM_TABLE_ATTRIBUTE;\n\ntypedef union _ATOM_TABLE_ATTRIBUTE_ACCESS\n{\n  ATOM_TABLE_ATTRIBUTE sbfAccess;\n  USHORT               susAccess;\n}ATOM_TABLE_ATTRIBUTE_ACCESS;\n\n/****************************************************************************/\t\n// Common header for all command tables.\n// Every table pointed by _ATOM_MASTER_COMMAND_TABLE has this common header. \n// And the pointer actually points to this header.\n/****************************************************************************/\t\ntypedef struct _ATOM_COMMON_ROM_COMMAND_TABLE_HEADER\n{\n  ATOM_COMMON_TABLE_HEADER CommonHeader;\n  ATOM_TABLE_ATTRIBUTE     TableAttribute;\t\n}ATOM_COMMON_ROM_COMMAND_TABLE_HEADER;\n\n/****************************************************************************/\t\n// Structures used by ComputeMemoryEnginePLLTable\n/****************************************************************************/\t\n#define COMPUTE_MEMORY_PLL_PARAM        1\n#define COMPUTE_ENGINE_PLL_PARAM        2\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n{\n  ULONG   ulClock;        //When returen, it's the re-calculated clock based on given Fb_div Post_Div and ref_div\n  UCHAR   ucAction;       //0:reserved //1:Memory //2:Engine  \n  UCHAR   ucReserved;     //may expand to return larger Fbdiv later\n  UCHAR   ucFbDiv;        //return value\n  UCHAR   ucPostDiv;      //return value\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2\n{\n  ULONG   ulClock;        //When return, [23:0] return real clock \n  UCHAR   ucAction;       //0:reserved;COMPUTE_MEMORY_PLL_PARAM:Memory;COMPUTE_ENGINE_PLL_PARAM:Engine. it return ref_div to be written to register\n  USHORT  usFbDiv;\t\t    //return Feedback value to be written to register\n  UCHAR   ucPostDiv;      //return post div to be written to register\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V2;\n#define COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION   COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS\n\n\n#define SET_CLOCK_FREQ_MASK                     0x00FFFFFF  //Clock change tables only take bit [23:0] as the requested clock value\n#define USE_NON_BUS_CLOCK_MASK                  0x01000000  //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)\n#define USE_MEMORY_SELF_REFRESH_MASK            0x02000000\t//Only applicable to memory clock change, when set, using memory self refresh during clock transition\n#define SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE   0x04000000  //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change\n#define FIRST_TIME_CHANGE_CLOCK\t\t\t\t\t\t\t\t\t0x08000000\t//Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup\n#define SKIP_SW_PROGRAM_PLL\t\t\t\t\t\t\t\t\t\t\t0x10000000\t//Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL\n#define USE_SS_ENABLED_PIXEL_CLOCK  USE_NON_BUS_CLOCK_MASK\n\n#define b3USE_NON_BUS_CLOCK_MASK                  0x01       //Applicable to both memory and engine clock change, when set, it uses another clock as the temporary clock (engine uses memory and vice versa)\n#define b3USE_MEMORY_SELF_REFRESH                 0x02\t     //Only applicable to memory clock change, when set, using memory self refresh during clock transition\n#define b3SKIP_INTERNAL_MEMORY_PARAMETER_CHANGE   0x04       //Only applicable to memory clock change, when set, the table will skip predefined internal memory parameter change\n#define b3FIRST_TIME_CHANGE_CLOCK\t\t\t\t\t\t\t\t\t0x08       //Applicable to both memory and engine clock change,when set, it means this is 1st time to change clock after ASIC bootup\n#define b3SKIP_SW_PROGRAM_PLL\t\t\t\t\t\t\t\t\t\t\t0x10\t\t\t //Applicable to both memory and engine clock change, when set, it means the table will not program SPLL/MPLL\n\ntypedef struct _ATOM_COMPUTE_CLOCK_FREQ\n{\n#if ATOM_BIG_ENDIAN\n  ULONG ulComputeClockFlag:8;                 // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM\n  ULONG ulClockFreq:24;                       // in unit of 10kHz\n#else\n  ULONG ulClockFreq:24;                       // in unit of 10kHz\n  ULONG ulComputeClockFlag:8;                 // =1: COMPUTE_MEMORY_PLL_PARAM, =2: COMPUTE_ENGINE_PLL_PARAM\n#endif\n}ATOM_COMPUTE_CLOCK_FREQ;\n\ntypedef struct _ATOM_S_MPLL_FB_DIVIDER\n{\n  USHORT usFbDivFrac;  \n  USHORT usFbDiv;  \n}ATOM_S_MPLL_FB_DIVIDER;\n\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3\n{\n  union\n  {\n    ATOM_COMPUTE_CLOCK_FREQ  ulClock;         //Input Parameter\n    ATOM_S_MPLL_FB_DIVIDER   ulFbDiv;         //Output Parameter\n  };\n  UCHAR   ucRefDiv;                           //Output Parameter      \n  UCHAR   ucPostDiv;                          //Output Parameter      \n  UCHAR   ucCntlFlag;                         //Output Parameter      \n  UCHAR   ucReserved;\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V3;\n\n// ucCntlFlag\n#define ATOM_PLL_CNTL_FLAG_PLL_POST_DIV_EN          1\n#define ATOM_PLL_CNTL_FLAG_MPLL_VCO_MODE            2\n#define ATOM_PLL_CNTL_FLAG_FRACTION_DISABLE         4\n#define ATOM_PLL_CNTL_FLAG_SPLL_ISPARE_9\t\t\t\t\t\t8\n\n\n// V4 are only used for APU which PLL outside GPU\ntypedef struct _COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4\n{\n#if ATOM_BIG_ENDIAN\n  ULONG  ucPostDiv;          //return parameter: post divider which is used to program to register directly\n  ULONG  ulClock:24;         //Input= target clock, output = actual clock \n#else\n  ULONG  ulClock:24;         //Input= target clock, output = actual clock \n  ULONG  ucPostDiv;          //return parameter: post divider which is used to program to register directly\n#endif\n}COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_V4;\n\ntypedef struct _DYNAMICE_MEMORY_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulReserved[2];\n}DYNAMICE_MEMORY_SETTINGS_PARAMETER;\n\ntypedef struct _DYNAMICE_ENGINE_SETTINGS_PARAMETER\n{\n  ATOM_COMPUTE_CLOCK_FREQ ulClock;\n  ULONG ulMemoryClock;\n  ULONG ulReserved;\n}DYNAMICE_ENGINE_SETTINGS_PARAMETER;\n\n/****************************************************************************/\t\n// Structures used by SetEngineClockTable\n/****************************************************************************/\t\ntypedef struct _SET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulTargetEngineClock;          //In 10Khz unit\n}SET_ENGINE_CLOCK_PARAMETERS;\n\ntypedef struct _SET_ENGINE_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetEngineClock;          //In 10Khz unit\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_ENGINE_CLOCK_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by SetMemoryClockTable\n/****************************************************************************/\t\ntypedef struct _SET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n}SET_MEMORY_CLOCK_PARAMETERS;\n\ntypedef struct _SET_MEMORY_CLOCK_PS_ALLOCATION\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n  COMPUTE_MEMORY_ENGINE_PLL_PARAMETERS_PS_ALLOCATION sReserved;\n}SET_MEMORY_CLOCK_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by ASIC_Init.ctb\n/****************************************************************************/\t\ntypedef struct _ASIC_INIT_PARAMETERS\n{\n  ULONG ulDefaultEngineClock;         //In 10Khz unit\n  ULONG ulDefaultMemoryClock;         //In 10Khz unit\n}ASIC_INIT_PARAMETERS;\n\ntypedef struct _ASIC_INIT_PS_ALLOCATION\n{\n  ASIC_INIT_PARAMETERS sASICInitClocks;\n  SET_ENGINE_CLOCK_PS_ALLOCATION sReserved; //Caller doesn't need to init this structure\n}ASIC_INIT_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structure used by DynamicClockGatingTable.ctb\n/****************************************************************************/\t\ntypedef struct _DYNAMIC_CLOCK_GATING_PARAMETERS \n{\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR ucPadding[3];\n}DYNAMIC_CLOCK_GATING_PARAMETERS;\n#define  DYNAMIC_CLOCK_GATING_PS_ALLOCATION  DYNAMIC_CLOCK_GATING_PARAMETERS\n\n/****************************************************************************/\t\n// Structure used by EnableASIC_StaticPwrMgtTable.ctb\n/****************************************************************************/\t\ntypedef struct _ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n{\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR ucPadding[3];\n}ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS;\n#define ENABLE_ASIC_STATIC_PWR_MGT_PS_ALLOCATION  ENABLE_ASIC_STATIC_PWR_MGT_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by DAC_LoadDetectionTable.ctb\n/****************************************************************************/\t\ntypedef struct _DAC_LOAD_DETECTION_PARAMETERS\n{\n  USHORT usDeviceID;                  //{ATOM_DEVICE_CRTx_SUPPORT,ATOM_DEVICE_TVx_SUPPORT,ATOM_DEVICE_CVx_SUPPORT}\n  UCHAR  ucDacType;                   //{ATOM_DAC_A,ATOM_DAC_B, ATOM_EXT_DAC}\n  UCHAR  ucMisc;\t\t\t\t\t\t\t\t\t\t\t//Valid only when table revision =1.3 and above\n}DAC_LOAD_DETECTION_PARAMETERS;\n\n// DAC_LOAD_DETECTION_PARAMETERS.ucMisc\n#define DAC_LOAD_MISC_YPrPb\t\t\t\t\t\t0x01\n\ntypedef struct _DAC_LOAD_DETECTION_PS_ALLOCATION\n{\n  DAC_LOAD_DETECTION_PARAMETERS            sDacload;\n  ULONG                                    Reserved[2];// Don't set this one, allocation for EXT DAC\n}DAC_LOAD_DETECTION_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by DAC1EncoderControlTable.ctb and DAC2EncoderControlTable.ctb\n/****************************************************************************/\t\ntypedef struct _DAC_ENCODER_CONTROL_PARAMETERS \n{\n  USHORT usPixelClock;                // in 10KHz; for bios convenient\n  UCHAR  ucDacStandard;               // See definition of ATOM_DACx_xxx, For DEC3.0, bit 7 used as internal flag to indicate DAC2 (==1) or DAC1 (==0)\n  UCHAR  ucAction;                    // 0: turn off encoder\n                                      // 1: setup and turn on encoder\n                                      // 7: ATOM_ENCODER_INIT Initialize DAC\n}DAC_ENCODER_CONTROL_PARAMETERS;\n\n#define DAC_ENCODER_CONTROL_PS_ALLOCATION  DAC_ENCODER_CONTROL_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by DIG1EncoderControlTable\n//                    DIG2EncoderControlTable\n//                    ExternalEncoderControlTable\n/****************************************************************************/\t\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n  UCHAR  ucConfig;\t\t  \n                            // [2] Link Select:\n                            // =0: PHY linkA if bfLane<3\n                            // =1: PHY linkB if bfLanes<3\n                            // =0: PHY linkA+B if bfLanes=3\n                            // [3] Transmitter Sel\n                            // =0: UNIPHY or PCIEPHY\n                            // =1: LVTMA \t\t\t\t\t\n  UCHAR ucAction;           // =0: turn off encoder\t\t\t\t\t\n                            // =1: turn on encoder\t\t\t\n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucReserved[2];\n}DIG_ENCODER_CONTROL_PARAMETERS;\n#define DIG_ENCODER_CONTROL_PS_ALLOCATION\t\t\t  DIG_ENCODER_CONTROL_PARAMETERS\n#define EXTERNAL_ENCODER_CONTROL_PARAMETER\t\t\tDIG_ENCODER_CONTROL_PARAMETERS\n\n//ucConfig\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_MASK\t\t\t\t0x01\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_1_62GHZ\t\t0x00\n#define ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ\t\t0x01\n#define ATOM_ENCODER_CONFIG_LINK_SEL_MASK\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_LINKA\t\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_LINKB\t\t\t\t\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_LINKA_B\t\t\t\t\t\t\t  ATOM_TRANSMITTER_CONFIG_LINKA\n#define ATOM_ENCODER_CONFIG_LINKB_A\t\t\t\t\t\t\t  ATOM_ENCODER_CONFIG_LINKB\n#define ATOM_ENCODER_CONFIG_TRANSMITTER_SEL_MASK\t0x08\n#define ATOM_ENCODER_CONFIG_UNIPHY\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_LVTMA\t\t\t\t\t\t\t\t  0x08\n#define ATOM_ENCODER_CONFIG_TRANSMITTER1\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_TRANSMITTER2\t\t\t\t  0x08\n#define ATOM_ENCODER_CONFIG_DIGB\t\t\t\t\t\t\t\t  0x80\t\t\t// VBIOS Internal use, outside SW should set this bit=0\n// ucAction\n// ATOM_ENABLE:  Enable Encoder\n// ATOM_DISABLE: Disable Encoder\n\n//ucEncoderMode\n#define ATOM_ENCODER_MODE_DP\t\t\t\t\t\t\t\t\t\t\t0\n#define ATOM_ENCODER_MODE_LVDS\t\t\t\t\t\t\t\t\t\t1\n#define ATOM_ENCODER_MODE_DVI\t\t\t\t\t\t\t\t\t\t\t2\n#define ATOM_ENCODER_MODE_HDMI\t\t\t\t\t\t\t\t\t\t3\n#define ATOM_ENCODER_MODE_SDVO\t\t\t\t\t\t\t\t\t\t4\n#define ATOM_ENCODER_MODE_DP_AUDIO                5\n#define ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t\t13\n#define ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t\t14\n#define ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t\t15\n\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:2;\n    UCHAR ucTransmitterSel:2;     // =0: UniphyAB, =1: UniphyCD  =2: UniphyEF\n    UCHAR ucLinkSel:1;            // =0: linkA/C/E =1: linkB/D/F\n    UCHAR ucReserved:1;\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n#else\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n    UCHAR ucReserved:1;\n    UCHAR ucLinkSel:1;            // =0: linkA/C/E =1: linkB/D/F\n    UCHAR ucTransmitterSel:2;     // =0: UniphyAB, =1: UniphyCD  =2: UniphyEF\n    UCHAR ucReserved1:2;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V2;\n\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;      // in 10KHz; for bios convenient\n  ATOM_DIG_ENCODER_CONFIG_V2 acConfig;\n  UCHAR ucAction;                                       \n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucStatus;           // = DP_LINK_TRAINING_COMPLETE or DP_LINK_TRAINING_INCOMPLETE, only used by VBIOS with command ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS\n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V2;\n\n//ucConfig\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_MASK\t\t\t\t0x01\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_1_62GHZ\t\t  0x00\n#define ATOM_ENCODER_CONFIG_V2_DPLINKRATE_2_70GHZ\t\t  0x01\n#define ATOM_ENCODER_CONFIG_V2_LINK_SEL_MASK\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_V2_LINKA\t\t\t\t\t\t\t\t  0x00\n#define ATOM_ENCODER_CONFIG_V2_LINKB\t\t\t\t\t\t\t\t  0x04\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER_SEL_MASK\t  0x18\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER1\t\t\t\t    0x00\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER2\t\t\t\t    0x08\n#define ATOM_ENCODER_CONFIG_V2_TRANSMITTER3\t\t\t\t    0x10\n\n// ucAction:\n// ATOM_DISABLE\n// ATOM_ENABLE\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_START       0x08\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN1    0x09\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_PATTERN2    0x0a\n#define ATOM_ENCODER_CMD_DP_LINK_TRAINING_COMPLETE    0x0b\n#define ATOM_ENCODER_CMD_DP_VIDEO_OFF                 0x0c\n#define ATOM_ENCODER_CMD_DP_VIDEO_ON                  0x0d\n#define ATOM_ENCODER_CMD_QUERY_DP_LINK_TRAINING_STATUS    0x0e\n#define ATOM_ENCODER_CMD_SETUP                        0x0f\n\n// ucStatus\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_COMPLETE    0x10\n#define ATOM_ENCODER_STATUS_LINK_TRAINING_INCOMPLETE  0x00\n\n// Following function ENABLE sub-function will be used by driver when TMDS/HDMI/LVDS is used, disable function will be used by driver\ntypedef struct _ATOM_DIG_ENCODER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n    UCHAR ucReserved1:1;\n    UCHAR ucDigSel:3;             // =0: DIGA/B/C/D/E/F\n    UCHAR ucReserved:3;\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n#else\n    UCHAR ucDPLinkRate:1;         // =0: 1.62Ghz, =1: 2.7Ghz\n    UCHAR ucReserved:3;\n    UCHAR ucDigSel:3;             // =0: DIGA/B/C/D/E/F\n    UCHAR ucReserved1:1;\n#endif\n}ATOM_DIG_ENCODER_CONFIG_V3;\n\n#define ATOM_ENCODER_CONFIG_V3_ENCODER_SEL\t\t\t\t\t  0x70\n\n\ntypedef struct _DIG_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock;      // in 10KHz; for bios convenient\n  ATOM_DIG_ENCODER_CONFIG_V3 acConfig;\n  UCHAR ucAction;                              \n  UCHAR ucEncoderMode;\n                            // =0: DP   encoder      \n                            // =1: LVDS encoder          \n                            // =2: DVI  encoder  \n                            // =3: HDMI encoder\n                            // =4: SDVO encoder\n                            // =5: DP audio\n  UCHAR ucLaneNum;          // how many lanes to enable\n  UCHAR ucBitPerColor;      // only valid for DP mode when ucAction = ATOM_ENCODER_CMD_SETUP\n  UCHAR ucReserved;\n}DIG_ENCODER_CONTROL_PARAMETERS_V3;\n\n\n// define ucBitPerColor: \n#define PANEL_BPC_UNDEFINE                               0x00\n#define PANEL_6BIT_PER_COLOR                             0x01 \n#define PANEL_8BIT_PER_COLOR                             0x02\n#define PANEL_10BIT_PER_COLOR                            0x03\n#define PANEL_12BIT_PER_COLOR                            0x04\n#define PANEL_16BIT_PER_COLOR                            0x05\n\n/****************************************************************************/\t\n// Structures used by UNIPHYTransmitterControlTable\n//                    LVTMATransmitterControlTable\n//                    DVOOutputControlTable\n/****************************************************************************/\t\ntypedef struct _ATOM_DP_VS_MODE\n{\n  UCHAR ucLaneSel;\n  UCHAR ucLaneSet;\n}ATOM_DP_VS_MODE;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS\n{\n\tunion\n\t{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\tUSHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n  ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  UCHAR ucConfig;\n\t\t\t\t\t\t\t\t\t\t\t\t\t// [0]=0: 4 lane Link,      \n\t\t\t\t\t\t\t\t\t\t\t\t\t//    =1: 8 lane Link ( Dual Links TMDS ) \n                          // [1]=0: InCoherent mode   \n\t\t\t\t\t\t\t\t\t\t\t\t\t//    =1: Coherent Mode\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t// [2] Link Select:\n  \t\t\t\t\t\t\t\t\t\t\t\t// =0: PHY linkA   if bfLane<3\n\t\t\t\t\t\t\t\t\t\t\t\t\t// =1: PHY linkB   if bfLanes<3\n\t\t  \t\t\t\t\t\t\t\t\t\t// =0: PHY linkA+B if bfLanes=3\t\t\n                          // [5:4]PCIE lane Sel\n                          // =0: lane 0~3 or 0~7\n                          // =1: lane 4~7\n                          // =2: lane 8~11 or 8~15\n                          // =3: lane 12~15 \n\tUCHAR ucAction;\t\t\t\t  // =0: turn off encoder\t\t\t\t\t\n\t                        // =1: turn on encoder\t\t\t\n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS;\n\n#define DIG_TRANSMITTER_CONTROL_PS_ALLOCATION\t\tDIG_TRANSMITTER_CONTROL_PARAMETERS\t\t\t\t\t\n\n//ucInitInfo\n#define ATOM_TRAMITTER_INITINFO_CONNECTOR_MASK\t0x00ff\t\t\t\n\n//ucConfig \n#define ATOM_TRANSMITTER_CONFIG_8LANE_LINK\t\t\t0x01\n#define ATOM_TRANSMITTER_CONFIG_COHERENT\t\t\t\t0x02\n#define ATOM_TRANSMITTER_CONFIG_LINK_SEL_MASK\t\t0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA\t\t\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LINKB\t\t\t\t\t\t0x04\n#define ATOM_TRANSMITTER_CONFIG_LINKA_B\t\t\t\t\t0x00\t\t\t\n#define ATOM_TRANSMITTER_CONFIG_LINKB_A\t\t\t\t\t0x04\n\n#define ATOM_TRANSMITTER_CONFIG_ENCODER_SEL_MASK\t0x08\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n#define ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER\t\t0x00\t\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n#define ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER\t\t0x08\t\t\t\t// only used when ATOM_TRANSMITTER_ACTION_ENABLE\n\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_MASK\t\t\t0x30\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_PCIE\t\t\t0x20\n#define ATOM_TRANSMITTER_CONFIG_CLKSRC_XTALIN\t\t0x30\n#define ATOM_TRANSMITTER_CONFIG_LANE_SEL_MASK\t\t0xc0\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_3\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_0_7\t\t\t\t0x00\n#define ATOM_TRANSMITTER_CONFIG_LANE_4_7\t\t\t\t0x40\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_11\t\t\t\t0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_8_15\t\t\t\t0x80\n#define ATOM_TRANSMITTER_CONFIG_LANE_12_15\t\t\t0xc0\n\n//ucAction\n#define ATOM_TRANSMITTER_ACTION_DISABLE\t\t\t\t\t       0\n#define ATOM_TRANSMITTER_ACTION_ENABLE\t\t\t\t\t       1\n#define ATOM_TRANSMITTER_ACTION_LCD_BLOFF\t\t\t\t       2\n#define ATOM_TRANSMITTER_ACTION_LCD_BLON\t\t\t\t       3\n#define ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL  4\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_START\t\t 5\n#define ATOM_TRANSMITTER_ACTION_LCD_SELFTEST_STOP\t\t\t 6\n#define ATOM_TRANSMITTER_ACTION_INIT\t\t\t\t\t\t       7\n#define ATOM_TRANSMITTER_ACTION_DISABLE_OUTPUT\t       8\n#define ATOM_TRANSMITTER_ACTION_ENABLE_OUTPUT\t\t       9\n#define ATOM_TRANSMITTER_ACTION_SETUP\t\t\t\t\t\t       10\n#define ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH           11\n#define ATOM_TRANSMITTER_ACTION_POWER_ON               12\n#define ATOM_TRANSMITTER_ACTION_POWER_OFF              13\n\n// Following are used for DigTransmitterControlTable ver1.2\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V2\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n  UCHAR ucReserved:1;               \n  UCHAR fDPConnector:1;             //bit4=0: DP connector  =1: None DP connector\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n#else\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA( DIG inst0 ). =1: Data/clk path source from DIGB ( DIG inst1 )\n  UCHAR fDPConnector:1;             //bit4=0: DP connector  =1: None DP connector\n  UCHAR ucReserved:1;               \n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V2;\n\n//ucConfig \n//Bit0\n#define ATOM_TRANSMITTER_CONFIG_V2_DUAL_LINK_CONNECTOR\t\t\t0x01\n\n//Bit1\n#define ATOM_TRANSMITTER_CONFIG_V2_COHERENT\t\t\t\t          0x02\n\n//Bit2\n#define ATOM_TRANSMITTER_CONFIG_V2_LINK_SEL_MASK\t\t        0x04\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKA  \t\t\t            0x00\n#define ATOM_TRANSMITTER_CONFIG_V2_LINKB\t\t\t\t            0x04\n\n// Bit3\n#define ATOM_TRANSMITTER_CONFIG_V2_ENCODER_SEL_MASK\t        0x08\n#define ATOM_TRANSMITTER_CONFIG_V2_DIG1_ENCODER\t\t          0x00\t\t\t\t// only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP\n#define ATOM_TRANSMITTER_CONFIG_V2_DIG2_ENCODER\t\t          0x08\t\t\t\t// only used when ucAction == ATOM_TRANSMITTER_ACTION_ENABLE or ATOM_TRANSMITTER_ACTION_SETUP\n\n// Bit4\n#define ATOM_TRASMITTER_CONFIG_V2_DP_CONNECTOR\t\t\t        0x10\n\n// Bit7:6\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER1           \t0x00\t//AB\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER2           \t0x40\t//CD\n#define ATOM_TRANSMITTER_CONFIG_V2_TRANSMITTER3           \t0x80\t//EF\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V2\n{\n\tunion\n\t{\n  USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\tUSHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n  ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  ATOM_DIG_TRANSMITTER_CONFIG_V2 acConfig;\n\tUCHAR ucAction;\t\t\t\t  // define as ATOM_TRANSMITER_ACTION_XXX\n  UCHAR ucReserved[4];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V2;\n\ntypedef struct _ATOM_DIG_TRANSMITTER_CONFIG_V3\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n  UCHAR ucRefClkSource:2;           //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n#else\n  UCHAR fDualLinkConnector:1;       //bit0=1: Dual Link DVI connector\n  UCHAR fCoherentMode:1;            //bit1=1: Coherent Mode ( for DVI/HDMI mode )\n  UCHAR ucLinkSel:1;                //bit2=0: Uniphy LINKA or C or E when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is A or C or E\n                                    //    =1: Uniphy LINKB or D or F when fDualLinkConnector=0. when fDualLinkConnector=1, it means master link of dual link is B or D or F\n  UCHAR ucEncoderSel:1;             //bit3=0: Data/Clk path source from DIGA/C/E. =1: Data/clk path source from DIGB/D/F\n  UCHAR ucRefClkSource:2;           //bit5:4: PPLL1 =0, PPLL2=1, EXT_CLK=2\n  UCHAR ucTransmitterSel:2;         //bit7:6: =0 Dig Transmitter 1 ( Uniphy AB )\n                                    //        =1 Dig Transmitter 2 ( Uniphy CD )\n                                    //        =2 Dig Transmitter 3 ( Uniphy EF )\n#endif\n}ATOM_DIG_TRANSMITTER_CONFIG_V3;\n\ntypedef struct _DIG_TRANSMITTER_CONTROL_PARAMETERS_V3\n{\n\tunion\n\t{\n    USHORT usPixelClock;\t\t// in 10KHz; for bios convenient\n\t  USHORT usInitInfo;\t\t\t// when init uniphy,lower 8bit is used for connector type defined in objectid.h\n    ATOM_DP_VS_MODE asMode; // DP Voltage swing mode\n\t};\n  ATOM_DIG_TRANSMITTER_CONFIG_V3 acConfig;\n\tUCHAR ucAction;\t\t\t\t    // define as ATOM_TRANSMITER_ACTION_XXX\n  UCHAR ucLaneNum;\n  UCHAR ucReserved[3];\n}DIG_TRANSMITTER_CONTROL_PARAMETERS_V3;\n\n//ucConfig \n//Bit0\n#define ATOM_TRANSMITTER_CONFIG_V3_DUAL_LINK_CONNECTOR\t\t\t0x01\n\n//Bit1\n#define ATOM_TRANSMITTER_CONFIG_V3_COHERENT\t\t\t\t          0x02\n\n//Bit2\n#define ATOM_TRANSMITTER_CONFIG_V3_LINK_SEL_MASK\t\t        0x04\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKA  \t\t\t            0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_LINKB\t\t\t\t            0x04\n\n// Bit3\n#define ATOM_TRANSMITTER_CONFIG_V3_ENCODER_SEL_MASK\t        0x08\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG1_ENCODER\t\t          0x00\n#define ATOM_TRANSMITTER_CONFIG_V3_DIG2_ENCODER\t\t          0x08\n\n// Bit5:4\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SEL_MASK \t        0x30\n#define ATOM_TRASMITTER_CONFIG_V3_P1PLL          \t\t        0x00\n#define ATOM_TRASMITTER_CONFIG_V3_P2PLL\t\t                  0x10\n#define ATOM_TRASMITTER_CONFIG_V3_REFCLK_SRC_EXT            0x20\n\n// Bit7:6\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER_SEL_MASK     0xC0\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER1           \t0x00\t//AB\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER2           \t0x40\t//CD\n#define ATOM_TRANSMITTER_CONFIG_V3_TRANSMITTER3           \t0x80\t//EF\n\n/****************************************************************************/\t\n// Structures used by DAC1OuputControlTable\n//                    DAC2OuputControlTable\n//                    LVTMAOutputControlTable  (Before DEC30)\n//                    TMDSAOutputControlTable  (Before DEC30)\n/****************************************************************************/\t\ntypedef struct _DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n{\n  UCHAR  ucAction;                    // Possible input:ATOM_ENABLE||ATOMDISABLE\n                                      // When the display is LCD, in addition to above:\n                                      // ATOM_LCD_BLOFF|| ATOM_LCD_BLON ||ATOM_LCD_BL_BRIGHTNESS_CONTROL||ATOM_LCD_SELFTEST_START||\n                                      // ATOM_LCD_SELFTEST_STOP\n                                      \n  UCHAR  aucPadding[3];               // padding to DWORD aligned\n}DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS;\n\n#define DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n\n\n#define CRT1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS \n#define CRT1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CRT2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS \n#define CRT2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define CV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define CV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define TV1_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define TV1_OUTPUT_CONTROL_PS_ALLOCATION   DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DFP2_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DFP2_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define LCD1_OUTPUT_CONTROL_PARAMETERS     DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define LCD1_OUTPUT_CONTROL_PS_ALLOCATION  DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define DVO_OUTPUT_CONTROL_PARAMETERS      DISPLAY_DEVICE_OUTPUT_CONTROL_PARAMETERS\n#define DVO_OUTPUT_CONTROL_PS_ALLOCATION   DIG_TRANSMITTER_CONTROL_PS_ALLOCATION\n#define DVO_OUTPUT_CONTROL_PARAMETERS_V3\t DIG_TRANSMITTER_CONTROL_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by BlankCRTCTable\n/****************************************************************************/\t\ntypedef struct _BLANK_CRTC_PARAMETERS\n{\n  UCHAR  ucCRTC;                    \t// ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR  ucBlanking;                  // ATOM_BLANKING or ATOM_BLANKINGOFF\n  USHORT usBlackColorRCr;\n  USHORT usBlackColorGY;\n  USHORT usBlackColorBCb;\n}BLANK_CRTC_PARAMETERS;\n#define BLANK_CRTC_PS_ALLOCATION    BLANK_CRTC_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by EnableCRTCTable\n//                    EnableCRTCMemReqTable\n//                    UpdateCRTC_DoubleBufferRegistersTable\n/****************************************************************************/\t\ntypedef struct _ENABLE_CRTC_PARAMETERS\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucEnable;                     // ATOM_ENABLE or ATOM_DISABLE \n  UCHAR ucPadding[2];\n}ENABLE_CRTC_PARAMETERS;\n#define ENABLE_CRTC_PS_ALLOCATION   ENABLE_CRTC_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SetCRTC_OverScanTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_OVERSCAN_PARAMETERS\n{\n  USHORT usOverscanRight;             // right\n  USHORT usOverscanLeft;              // left\n  USHORT usOverscanBottom;            // bottom\n  USHORT usOverscanTop;               // top\n  UCHAR  ucCRTC;                      // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR  ucPadding[3];\n}SET_CRTC_OVERSCAN_PARAMETERS;\n#define SET_CRTC_OVERSCAN_PS_ALLOCATION  SET_CRTC_OVERSCAN_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SetCRTC_ReplicationTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_REPLICATION_PARAMETERS\n{\n  UCHAR ucH_Replication;              // horizontal replication\n  UCHAR ucV_Replication;              // vertical replication\n  UCHAR usCRTC;                       // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucPadding;\n}SET_CRTC_REPLICATION_PARAMETERS;\n#define SET_CRTC_REPLICATION_PS_ALLOCATION  SET_CRTC_REPLICATION_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by SelectCRTC_SourceTable\n/****************************************************************************/\t\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucDevice;                     // ATOM_DEVICE_CRT1|ATOM_DEVICE_CRT2|....\n  UCHAR ucPadding[2];\n}SELECT_CRTC_SOURCE_PARAMETERS;\n#define SELECT_CRTC_SOURCE_PS_ALLOCATION  SELECT_CRTC_SOURCE_PARAMETERS\n\ntypedef struct _SELECT_CRTC_SOURCE_PARAMETERS_V2\n{\n  UCHAR ucCRTC;                    \t  // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR ucEncoderID;                  // DAC1/DAC2/TVOUT/DIG1/DIG2/DVO\n  UCHAR ucEncodeMode;\t\t\t\t\t\t\t\t\t// Encoding mode, only valid when using DIG1/DIG2/DVO\n  UCHAR ucPadding;\n}SELECT_CRTC_SOURCE_PARAMETERS_V2;\n\n//ucEncoderID\n//#define ASIC_INT_DAC1_ENCODER_ID    \t\t\t\t\t\t0x00 \n//#define ASIC_INT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t0x02\n//#define ASIC_INT_DIG1_ENCODER_ID\t\t\t\t\t\t\t\t0x03\n//#define ASIC_INT_DAC2_ENCODER_ID\t\t\t\t\t\t\t\t0x04\n//#define ASIC_EXT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t0x06\n//#define ASIC_INT_DVO_ENCODER_ID\t\t\t\t\t\t\t\t\t0x07\n//#define ASIC_INT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t0x09\n//#define ASIC_EXT_DIG_ENCODER_ID\t\t\t\t\t\t\t\t\t0x05\n\n//ucEncodeMode\n//#define ATOM_ENCODER_MODE_DP\t\t\t\t\t\t\t\t\t\t0\n//#define ATOM_ENCODER_MODE_LVDS\t\t\t\t\t\t\t\t\t1\n//#define ATOM_ENCODER_MODE_DVI\t\t\t\t\t\t\t\t\t\t2\n//#define ATOM_ENCODER_MODE_HDMI\t\t\t\t\t\t\t\t\t3\n//#define ATOM_ENCODER_MODE_SDVO\t\t\t\t\t\t\t\t\t4\n//#define ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t13\n//#define ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t14\n//#define ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t15\n\n/****************************************************************************/\t\n// Structures used by SetPixelClockTable\n//                    GetPixelClockTable \n/****************************************************************************/\t\n//Major revision=1., Minor revision=1\ntypedef struct _PIXEL_CLOCK_PARAMETERS\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucRefDivSrc;                 // ATOM_PJITTER or ATO_NONPJITTER\n  UCHAR  ucCRTC;                      // Which CRTC uses this Ppll\n  UCHAR  ucPadding;\n}PIXEL_CLOCK_PARAMETERS;\n\n//Major revision=1., Minor revision=2, add ucMiscIfno\n//ucMiscInfo:\n#define MISC_FORCE_REPROG_PIXEL_CLOCK 0x1\n#define MISC_DEVICE_INDEX_MASK        0xF0\n#define MISC_DEVICE_INDEX_SHIFT       4\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V2\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucRefDivSrc;                 // ATOM_PJITTER or ATO_NONPJITTER\n  UCHAR  ucCRTC;                      // Which CRTC uses this Ppll\n  UCHAR  ucMiscInfo;                  // Different bits for different purpose, bit [7:4] as device index, bit[0]=Force prog\n}PIXEL_CLOCK_PARAMETERS_V2;\n\n//Major revision=1., Minor revision=3, structure/definition change\n//ucEncoderMode:\n//ATOM_ENCODER_MODE_DP\n//ATOM_ENOCDER_MODE_LVDS\n//ATOM_ENOCDER_MODE_DVI\n//ATOM_ENOCDER_MODE_HDMI\n//ATOM_ENOCDER_MODE_SDVO\n//ATOM_ENCODER_MODE_TV\t\t\t\t\t\t\t\t\t\t13\n//ATOM_ENCODER_MODE_CV\t\t\t\t\t\t\t\t\t\t14\n//ATOM_ENCODER_MODE_CRT\t\t\t\t\t\t\t\t\t\t15\n\n//ucDVOConfig\n//#define DVO_ENCODER_CONFIG_RATE_SEL\t\t\t\t\t\t\t0x01\n//#define DVO_ENCODER_CONFIG_DDR_SPEED\t\t\t\t\t\t0x00\n//#define DVO_ENCODER_CONFIG_SDR_SPEED\t\t\t\t\t\t0x01\n//#define DVO_ENCODER_CONFIG_OUTPUT_SEL\t\t\t\t\t\t0x0c\n//#define DVO_ENCODER_CONFIG_LOW12BIT\t\t\t\t\t\t\t0x00\n//#define DVO_ENCODER_CONFIG_UPPER12BIT\t\t\t\t\t\t0x04\n//#define DVO_ENCODER_CONFIG_24BIT\t\t\t\t\t\t\t\t0x08\n\n//ucMiscInfo: also changed, see below\n#define PIXEL_CLOCK_MISC_FORCE_PROG_PPLL\t\t\t\t\t\t0x01\n#define PIXEL_CLOCK_MISC_VGA_MODE\t\t\t\t\t\t\t\t\t\t0x02\n#define PIXEL_CLOCK_MISC_CRTC_SEL_MASK\t\t\t\t\t\t\t0x04\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1\t\t\t\t\t\t\t0x00\n#define PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2\t\t\t\t\t\t\t0x04\n#define PIXEL_CLOCK_MISC_USE_ENGINE_FOR_DISPCLK\t\t\t0x08\n#define PIXEL_CLOCK_MISC_REF_DIV_SRC                    0x10\n// V1.4 for RoadRunner\n#define PIXEL_CLOCK_V4_MISC_SS_ENABLE               0x10\n#define PIXEL_CLOCK_V4_MISC_COHERENT_MODE           0x20\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V3\n{\n  USHORT usPixelClock;                // in 10kHz unit; for bios convenient = (RefClk*FB_Div)/(Ref_Div*Post_Div)\n                                      // 0 means disable PPLL. For VGA PPLL,make sure this value is not 0.\n  USHORT usRefDiv;                    // Reference divider\n  USHORT usFbDiv;                     // feedback divider\n  UCHAR  ucPostDiv;                   // post divider\t\n  UCHAR  ucFracFbDiv;                 // fractional feedback divider\n  UCHAR  ucPpll;                      // ATOM_PPLL1 or ATOM_PPL2\n  UCHAR  ucTransmitterId;             // graphic encoder id defined in objectId.h\n\tunion\n\t{\n  UCHAR  ucEncoderMode;               // encoder type defined as ATOM_ENCODER_MODE_DP/DVI/HDMI/\n\tUCHAR  ucDVOConfig;\t\t\t\t\t\t\t\t\t// when use DVO, need to know SDR/DDR, 12bit or 24bit\n\t};\n  UCHAR  ucMiscInfo;                  // bit[0]=Force program, bit[1]= set pclk for VGA, b[2]= CRTC sel\n                                      // bit[3]=0:use PPLL for dispclk source, =1: use engine clock for dispclock source\n                                      // bit[4]=0:use XTALIN as the source of reference divider,=1 use the pre-defined clock as the source of reference divider\n}PIXEL_CLOCK_PARAMETERS_V3;\n\n#define PIXEL_CLOCK_PARAMETERS_LAST\t\t\tPIXEL_CLOCK_PARAMETERS_V2\n#define GET_PIXEL_CLOCK_PS_ALLOCATION\t\tPIXEL_CLOCK_PARAMETERS_LAST\n\ntypedef struct _PIXEL_CLOCK_PARAMETERS_V5\n{\n  UCHAR  ucCRTC;             // ATOM_CRTC1~6, indicate the CRTC controller to \n                             // drive the pixel clock. not used for DCPLL case.\n  union{\n  UCHAR  ucReserved;\n  UCHAR  ucFracFbDiv;        // [gphan] temporary to prevent build problem.  remove it after driver code is changed.\n  };\n  USHORT usPixelClock;       // target the pixel clock to drive the CRTC timing\n                             // 0 means disable PPLL/DCPLL. \n  USHORT usFbDiv;            // feedback divider integer part. \n  UCHAR  ucPostDiv;          // post divider. \n  UCHAR  ucRefDiv;           // Reference divider\n  UCHAR  ucPpll;             // ATOM_PPLL1/ATOM_PPLL2/ATOM_DCPLL\n  UCHAR  ucTransmitterID;    // ASIC encoder id defined in objectId.h, \n                             // indicate which graphic encoder will be used. \n  UCHAR  ucEncoderMode;      // Encoder mode: \n  UCHAR  ucMiscInfo;         // bit[0]= Force program PPLL \n                             // bit[1]= when VGA timing is used. \n                             // bit[3:2]= HDMI panel bit depth: =0: 24bpp =1:30bpp, =2:32bpp\n                             // bit[4]= RefClock source for PPLL. \n                             // =0: XTLAIN( default mode )\n\t                           // =1: other external clock source, which is pre-defined\n                             //     by VBIOS depend on the feature required.\n                             // bit[7:5]: reserved.\n  ULONG  ulFbDivDecFrac;     // 20 bit feedback divider decimal fraction part, range from 1~999999 ( 0.000001 to 0.999999 )\n\n}PIXEL_CLOCK_PARAMETERS_V5;\n\n#define PIXEL_CLOCK_V5_MISC_FORCE_PROG_PPLL\t\t\t\t\t0x01\n#define PIXEL_CLOCK_V5_MISC_VGA_MODE\t\t\t\t\t\t\t\t0x02\n#define PIXEL_CLOCK_V5_MISC_HDMI_BPP_MASK           0x0c\n#define PIXEL_CLOCK_V5_MISC_HDMI_24BPP              0x00\n#define PIXEL_CLOCK_V5_MISC_HDMI_30BPP              0x04\n#define PIXEL_CLOCK_V5_MISC_HDMI_32BPP              0x08\n#define PIXEL_CLOCK_V5_MISC_REF_DIV_SRC             0x10\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2\n{\n  PIXEL_CLOCK_PARAMETERS_V3 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2\n{\n  UCHAR  ucStatus;\n  UCHAR  ucRefDivSrc;                 // =1: reference clock source from XTALIN, =0: source from PCIE ref clock\n  UCHAR  ucReserved[2];\n}GET_DISP_PLL_STATUS_OUTPUT_PARAMETERS_V2;\n\ntypedef struct _GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3\n{\n  PIXEL_CLOCK_PARAMETERS_V5 sDispClkInput;\n}GET_DISP_PLL_STATUS_INPUT_PARAMETERS_V3;\n\n/****************************************************************************/\t\n// Structures used by AdjustDisplayPllTable\n/****************************************************************************/\t\ntypedef struct _ADJUST_DISPLAY_PLL_PARAMETERS\n{\n\tUSHORT usPixelClock;\n\tUCHAR ucTransmitterID;\n\tUCHAR ucEncodeMode;\n\tunion\n\t{\n\t\tUCHAR ucDVOConfig;\t\t\t\t\t\t\t\t\t//if DVO, need passing link rate and output 12bitlow or 24bit\n\t\tUCHAR ucConfig;\t\t\t\t\t\t\t\t\t\t\t//if none DVO, not defined yet\n\t};\n\tUCHAR ucReserved[3];\n}ADJUST_DISPLAY_PLL_PARAMETERS;\n\n#define ADJUST_DISPLAY_CONFIG_SS_ENABLE       0x10\n#define ADJUST_DISPLAY_PLL_PS_ALLOCATION\t\t\tADJUST_DISPLAY_PLL_PARAMETERS\n\ntypedef struct _ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3\n{\n\tUSHORT usPixelClock;                    // target pixel clock\n\tUCHAR ucTransmitterID;                  // transmitter id defined in objectid.h\n\tUCHAR ucEncodeMode;                     // encoder mode: CRT, LVDS, DP, TMDS or HDMI\n  UCHAR ucDispPllConfig;                 // display pll configure parameter defined as following DISPPLL_CONFIG_XXXX\n\tUCHAR ucReserved[3];\n}ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3;\n\n// usDispPllConfig v1.2 for RoadRunner\n#define DISPPLL_CONFIG_DVO_RATE_SEL                0x0001     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_DDR_SPEED               0x0000     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_SDR_SPEED               0x0001     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_OUTPUT_SEL              0x000c     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_LOW12BIT                0x0000     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_UPPER12BIT              0x0004     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_DVO_24BIT                   0x0008     // need only when ucTransmitterID = DVO\n#define DISPPLL_CONFIG_SS_ENABLE                   0x0010     // Only used when ucEncoderMode = DP or LVDS\n#define DISPPLL_CONFIG_COHERENT_MODE               0x0020     // Only used when ucEncoderMode = TMDS or HDMI\n#define DISPPLL_CONFIG_DUAL_LINK                   0x0040     // Only used when ucEncoderMode = TMDS or LVDS\n\n\ntypedef struct _ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3\n{\n  ULONG ulDispPllFreq;                 // return display PPLL freq which is used to generate the pixclock, and related idclk, symclk etc\n  UCHAR ucRefDiv;                      // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider and post_div ( if it is not given )\n  UCHAR ucPostDiv;                     // if it is none-zero, it is used to be calculated the other ppll parameter fb_divider\n  UCHAR ucReserved[2];  \n}ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3;\n\ntypedef struct _ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3\n{\n  union \n  {\n    ADJUST_DISPLAY_PLL_INPUT_PARAMETERS_V3  sInput;\n    ADJUST_DISPLAY_PLL_OUTPUT_PARAMETERS_V3 sOutput;\n  };\n} ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3;\n\n/****************************************************************************/\t\n// Structures used by EnableYUVTable\n/****************************************************************************/\t\ntypedef struct _ENABLE_YUV_PARAMETERS\n{\n  UCHAR ucEnable;                     // ATOM_ENABLE:Enable YUV or ATOM_DISABLE:Disable YUV (RGB)\n  UCHAR ucCRTC;                       // Which CRTC needs this YUV or RGB format\n  UCHAR ucPadding[2];\n}ENABLE_YUV_PARAMETERS;\n#define ENABLE_YUV_PS_ALLOCATION ENABLE_YUV_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by GetMemoryClockTable\n/****************************************************************************/\t\ntypedef struct _GET_MEMORY_CLOCK_PARAMETERS\n{\n  ULONG ulReturnMemoryClock;          // current memory speed in 10KHz unit\n} GET_MEMORY_CLOCK_PARAMETERS;\n#define GET_MEMORY_CLOCK_PS_ALLOCATION  GET_MEMORY_CLOCK_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by GetEngineClockTable\n/****************************************************************************/\t\ntypedef struct _GET_ENGINE_CLOCK_PARAMETERS\n{\n  ULONG ulReturnEngineClock;          // current engine speed in 10KHz unit\n} GET_ENGINE_CLOCK_PARAMETERS;\n#define GET_ENGINE_CLOCK_PS_ALLOCATION  GET_ENGINE_CLOCK_PARAMETERS\n\n/****************************************************************************/\t\n// Following Structures and constant may be obsolete\n/****************************************************************************/\t\n//Maxium 8 bytes,the data read in will be placed in the parameter space.\n//Read operaion successeful when the paramter space is non-zero, otherwise read operation failed\ntypedef struct _READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  USHORT    usVRAMAddress;      //Adress in Frame Buffer where to pace raw EDID\n  USHORT    usStatus;           //When use output: lower byte EDID checksum, high byte hardware status\n                                //WHen use input:  lower byte as 'byte to read':currently limited to 128byte or 1byte\n  UCHAR     ucSlaveAddr;        //Read from which slave\n  UCHAR     ucLineNumber;       //Read from which HW assisted line\n}READ_EDID_FROM_HW_I2C_DATA_PARAMETERS;\n#define READ_EDID_FROM_HW_I2C_DATA_PS_ALLOCATION  READ_EDID_FROM_HW_I2C_DATA_PARAMETERS\n\n\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSDATABYTE                  0\n#define  ATOM_WRITE_I2C_FORMAT_PSOFFSET_PSTWODATABYTES              1\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_PSOFFSET_IDDATABLOCK       2\n#define  ATOM_WRITE_I2C_FORMAT_PSCOUNTER_IDOFFSET_PLUS_IDDATABLOCK  3\n#define  ATOM_WRITE_I2C_FORMAT_IDCOUNTER_IDOFFSET_IDDATABLOCK       4\n\ntypedef struct _WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  USHORT    usByteOffset;       //Write to which byte\n                                //Upper portion of usByteOffset is Format of data \n                                //1bytePS+offsetPS\n                                //2bytesPS+offsetPS\n                                //blockID+offsetPS\n                                //blockID+offsetID\n                                //blockID+counterID+offsetID\n  UCHAR     ucData;             //PS data1\n  UCHAR     ucStatus;           //Status byte 1=success, 2=failure, Also is used as PS data2\n  UCHAR     ucSlaveAddr;        //Write to which slave\n  UCHAR     ucLineNumber;       //Write from which HW assisted line\n}WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS;\n\n#define WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION  WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\ntypedef struct _SET_UP_HW_I2C_DATA_PARAMETERS\n{\n  USHORT    usPrescale;         //Ratio between Engine clock and I2C clock\n  UCHAR     ucSlaveAddr;        //Write to which slave\n  UCHAR     ucLineNumber;       //Write from which HW assisted line\n}SET_UP_HW_I2C_DATA_PARAMETERS;\n\n\n/**************************************************************************/\n#define SPEED_FAN_CONTROL_PS_ALLOCATION   WRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n/****************************************************************************/\t\n// Structures used by PowerConnectorDetectionTable\n/****************************************************************************/\t\ntypedef struct\t_POWER_CONNECTOR_DETECTION_PARAMETERS\n{\n  UCHAR   ucPowerConnectorStatus;      //Used for return value 0: detected, 1:not detected\n\tUCHAR   ucPwrBehaviorId;\t\t\t\t\t\t\t\n\tUSHORT\tusPwrBudget;\t\t\t\t\t\t\t\t //how much power currently boot to in unit of watt\n}POWER_CONNECTOR_DETECTION_PARAMETERS;\n\ntypedef struct POWER_CONNECTOR_DETECTION_PS_ALLOCATION\n{                               \n  UCHAR   ucPowerConnectorStatus;      //Used for return value 0: detected, 1:not detected\n\tUCHAR   ucReserved;\n\tUSHORT\tusPwrBudget;\t\t\t\t\t\t\t\t //how much power currently boot to in unit of watt\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved;\n}POWER_CONNECTOR_DETECTION_PS_ALLOCATION;\n\n/****************************LVDS SS Command Table Definitions**********************/\n\n/****************************************************************************/\t\n// Structures used by EnableSpreadSpectrumOnPPLLTable\n/****************************************************************************/\t\ntypedef struct\t_ENABLE_LVDS_SS_PARAMETERS\n{\n  USHORT  usSpreadSpectrumPercentage;       \n  UCHAR   ucSpreadSpectrumType;           //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStepSize_Delay; //bits3:2 SS_STEP_SIZE; bit 6:4 SS_DELAY\n  UCHAR   ucEnable;                       //ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucPadding[3];\n}ENABLE_LVDS_SS_PARAMETERS;\n\n//ucTableFormatRevision=1,ucTableContentRevision=2\ntypedef struct\t_ENABLE_LVDS_SS_PARAMETERS_V2\n{\n  USHORT  usSpreadSpectrumPercentage;       \n  UCHAR   ucSpreadSpectrumType;           //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStep;           //\n  UCHAR   ucEnable;                       //ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPadding;\n}ENABLE_LVDS_SS_PARAMETERS_V2;\n\n//This new structure is based on ENABLE_LVDS_SS_PARAMETERS but expands to SS on PPLL, so other devices can use SS.\ntypedef struct\t_ENABLE_SPREAD_SPECTRUM_ON_PPLL\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;           // Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Others:TBD\n  UCHAR   ucSpreadSpectrumStep;           //\n  UCHAR   ucEnable;                       // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR   ucSpreadSpectrumDelay;\n  UCHAR   ucSpreadSpectrumRange;\n  UCHAR   ucPpll;\t\t\t\t\t\t\t\t\t\t\t\t  // ATOM_PPLL1/ATOM_PPLL2\n}ENABLE_SPREAD_SPECTRUM_ON_PPLL;\n\ntypedef struct _ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2\n{\n  USHORT  usSpreadSpectrumPercentage;\n  UCHAR   ucSpreadSpectrumType;\t        // Bit[0]: 0-Down Spread,1-Center Spread. \n                                        // Bit[1]: 1-Ext. 0-Int. \n                                        // Bit[3:2]: =0 P1PLL =1 P2PLL =2 DCPLL\n                                        // Bits[7:4] reserved\n  UCHAR   ucEnable;\t                    // ATOM_ENABLE or ATOM_DISABLE\n  USHORT  usSpreadSpectrumAmount;      \t// Includes SS_AMOUNT_FBDIV[7:0] and SS_AMOUNT_NFRAC_SLIP[11:8]    \n  USHORT  usSpreadSpectrumStep;\t        // SS_STEP_SIZE_DSFRAC\n}ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2;\n\n#define ATOM_PPLL_SS_TYPE_V2_DOWN_SPREAD      0x00\n#define ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD    0x01\n#define ATOM_PPLL_SS_TYPE_V2_EXT_SPREAD       0x02\n#define ATOM_PPLL_SS_TYPE_V2_PPLL_SEL_MASK    0x0c\n#define ATOM_PPLL_SS_TYPE_V2_P1PLL            0x00\n#define ATOM_PPLL_SS_TYPE_V2_P2PLL            0x04\n#define ATOM_PPLL_SS_TYPE_V2_DCPLL            0x08\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK     0x00FF\n#define ATOM_PPLL_SS_AMOUNT_V2_FBDIV_SHIFT    0\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK     0x0F00\n#define ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT    8\n\n#define ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION  ENABLE_SPREAD_SPECTRUM_ON_PPLL\n\n/**************************************************************************/\n\ntypedef struct _SET_PIXEL_CLOCK_PS_ALLOCATION\n{\n  PIXEL_CLOCK_PARAMETERS sPCLKInput;\n  ENABLE_SPREAD_SPECTRUM_ON_PPLL sReserved;//Caller doesn't need to init this portion \n}SET_PIXEL_CLOCK_PS_ALLOCATION;\n\n#define ENABLE_VGA_RENDER_PS_ALLOCATION   SET_PIXEL_CLOCK_PS_ALLOCATION\n\n/****************************************************************************/\t\n// Structures used by ###\n/****************************************************************************/\t\ntypedef struct\t_MEMORY_TRAINING_PARAMETERS\n{\n  ULONG ulTargetMemoryClock;          //In 10Khz unit\n}MEMORY_TRAINING_PARAMETERS;\n#define MEMORY_TRAINING_PS_ALLOCATION MEMORY_TRAINING_PARAMETERS\n\n\n/****************************LVDS and other encoder command table definitions **********************/\n\n\n/****************************************************************************/\t\n// Structures used by LVDSEncoderControlTable   (Before DCE30)\n//                    LVTMAEncoderControlTable  (Before DCE30)\n//                    TMDSAEncoderControlTable  (Before DCE30)\n/****************************************************************************/\t\ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;  // in 10KHz; for bios convenient\n  UCHAR  ucMisc;        // bit0=0: Enable single link\n                        //     =1: Enable dual link\n                        // Bit1=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucAction;      // 0: turn off encoder\n                        // 1: setup and turn on encoder\n}LVDS_ENCODER_CONTROL_PARAMETERS;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION  LVDS_ENCODER_CONTROL_PARAMETERS\n   \n#define TMDS1_ENCODER_CONTROL_PARAMETERS    LVDS_ENCODER_CONTROL_PARAMETERS\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION TMDS1_ENCODER_CONTROL_PARAMETERS\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS    TMDS1_ENCODER_CONTROL_PARAMETERS\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION TMDS2_ENCODER_CONTROL_PARAMETERS\n\n\n//ucTableFormatRevision=1,ucTableContentRevision=2\ntypedef struct _LVDS_ENCODER_CONTROL_PARAMETERS_V2\n{\n  USHORT usPixelClock;  // in 10KHz; for bios convenient\n  UCHAR  ucMisc;        // see PANEL_ENCODER_MISC_xx defintions below\n  UCHAR  ucAction;      // 0: turn off encoder\n                        // 1: setup and turn on encoder\n  UCHAR  ucTruncate;    // bit0=0: Disable truncate\n                        //     =1: Enable truncate\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucSpatial;     // bit0=0: Disable spatial dithering\n                        //     =1: Enable spatial dithering\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n  UCHAR  ucTemporal;    // bit0=0: Disable temporal dithering\n                        //     =1: Enable temporal dithering\n                        // bit4=0: 666RGB\n                        //     =1: 888RGB\n                        // bit5=0: Gray level 2\n                        //     =1: Gray level 4\n  UCHAR  ucFRC;         // bit4=0: 25FRC_SEL pattern E\n                        //     =1: 25FRC_SEL pattern F\n                        // bit6:5=0: 50FRC_SEL pattern A\n                        //       =1: 50FRC_SEL pattern B\n                        //       =2: 50FRC_SEL pattern C\n                        //       =3: 50FRC_SEL pattern D\n                        // bit7=0: 75FRC_SEL pattern E\n                        //     =1: 75FRC_SEL pattern F\n}LVDS_ENCODER_CONTROL_PARAMETERS_V2;\n\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\n   \n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V2    LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n  \n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V2    TMDS1_ENCODER_CONTROL_PARAMETERS_V2\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V2 TMDS2_ENCODER_CONTROL_PARAMETERS_V2\n\n#define LVDS_ENCODER_CONTROL_PARAMETERS_V3     LVDS_ENCODER_CONTROL_PARAMETERS_V2\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_V3  LVDS_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS1_ENCODER_CONTROL_PARAMETERS_V3\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_V3    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_V3 TMDS2_ENCODER_CONTROL_PARAMETERS_V3\n\n/****************************************************************************/\t\n// Structures used by ###\n/****************************************************************************/\t\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS\n{                               \n  UCHAR    ucEnable;            // Enable or Disable External TMDS encoder\n  UCHAR    ucMisc;              // Bit0=0:Enable Single link;=1:Enable Dual link;Bit1 {=0:666RGB, =1:888RGB}\n  UCHAR    ucPadding[2];\n}ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS;\n\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION\n{                               \n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION   sReserved;     //Caller doesn't need to init this portion\n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION;\n\n#define ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2  LVDS_ENCODER_CONTROL_PARAMETERS_V2\n\ntypedef struct _ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2\n{                               \n  ENABLE_EXTERNAL_TMDS_ENCODER_PARAMETERS_V2    sXTmdsEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     //Caller doesn't need to init this portion\n}ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION_V2;\n\ntypedef struct _EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION\n{\n  DIG_ENCODER_CONTROL_PARAMETERS            sDigEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by DVOEncoderControlTable\n/****************************************************************************/\t\n//ucTableFormatRevision=1,ucTableContentRevision=3\n\n//ucDVOConfig:\n#define DVO_ENCODER_CONFIG_RATE_SEL\t\t\t\t\t\t\t0x01\n#define DVO_ENCODER_CONFIG_DDR_SPEED\t\t\t\t\t\t0x00\n#define DVO_ENCODER_CONFIG_SDR_SPEED\t\t\t\t\t\t0x01\n#define DVO_ENCODER_CONFIG_OUTPUT_SEL\t\t\t\t\t\t0x0c\n#define DVO_ENCODER_CONFIG_LOW12BIT\t\t\t\t\t\t\t0x00\n#define DVO_ENCODER_CONFIG_UPPER12BIT\t\t\t\t\t\t0x04\n#define DVO_ENCODER_CONFIG_24BIT\t\t\t\t\t\t\t\t0x08\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS_V3\n{\n  USHORT usPixelClock; \n  UCHAR  ucDVOConfig;\n  UCHAR  ucAction;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT\n  UCHAR  ucReseved[4];\n}DVO_ENCODER_CONTROL_PARAMETERS_V3;\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_V3\tDVO_ENCODER_CONTROL_PARAMETERS_V3\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=3 structure is not changed but usMisc add bit 1 as another input for \n// bit1=0: non-coherent mode\n//     =1: coherent mode\n\n//==========================================================================================\n//Only change is here next time when changing encoder parameter definitions again!\n#define LVDS_ENCODER_CONTROL_PARAMETERS_LAST     LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define LVDS_ENCODER_CONTROL_PS_ALLOCATION_LAST  LVDS_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS1_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS1_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS1_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define TMDS2_ENCODER_CONTROL_PARAMETERS_LAST    LVDS_ENCODER_CONTROL_PARAMETERS_V3\n#define TMDS2_ENCODER_CONTROL_PS_ALLOCATION_LAST TMDS2_ENCODER_CONTROL_PARAMETERS_LAST\n\n#define DVO_ENCODER_CONTROL_PARAMETERS_LAST      DVO_ENCODER_CONTROL_PARAMETERS\n#define DVO_ENCODER_CONTROL_PS_ALLOCATION_LAST   DVO_ENCODER_CONTROL_PS_ALLOCATION\n\n//==========================================================================================\n#define PANEL_ENCODER_MISC_DUAL                0x01\n#define PANEL_ENCODER_MISC_COHERENT            0x02\n#define\tPANEL_ENCODER_MISC_TMDS_LINKB\t\t\t\t\t 0x04\n#define\tPANEL_ENCODER_MISC_HDMI_TYPE\t\t\t\t\t 0x08\n\n#define PANEL_ENCODER_ACTION_DISABLE           ATOM_DISABLE\n#define PANEL_ENCODER_ACTION_ENABLE            ATOM_ENABLE\n#define PANEL_ENCODER_ACTION_COHERENTSEQ       (ATOM_ENABLE+1)\n\n#define PANEL_ENCODER_TRUNCATE_EN              0x01\n#define PANEL_ENCODER_TRUNCATE_DEPTH           0x10\n#define PANEL_ENCODER_SPATIAL_DITHER_EN        0x01\n#define PANEL_ENCODER_SPATIAL_DITHER_DEPTH     0x10\n#define PANEL_ENCODER_TEMPORAL_DITHER_EN       0x01\n#define PANEL_ENCODER_TEMPORAL_DITHER_DEPTH    0x10\n#define PANEL_ENCODER_TEMPORAL_LEVEL_4         0x20\n#define PANEL_ENCODER_25FRC_MASK               0x10\n#define PANEL_ENCODER_25FRC_E                  0x00\n#define PANEL_ENCODER_25FRC_F                  0x10\n#define PANEL_ENCODER_50FRC_MASK               0x60\n#define PANEL_ENCODER_50FRC_A                  0x00\n#define PANEL_ENCODER_50FRC_B                  0x20\n#define PANEL_ENCODER_50FRC_C                  0x40\n#define PANEL_ENCODER_50FRC_D                  0x60\n#define PANEL_ENCODER_75FRC_MASK               0x80\n#define PANEL_ENCODER_75FRC_E                  0x00\n#define PANEL_ENCODER_75FRC_F                  0x80\n\n/****************************************************************************/\t\n// Structures used by SetVoltageTable\n/****************************************************************************/\t\n#define SET_VOLTAGE_TYPE_ASIC_VDDC             1\n#define SET_VOLTAGE_TYPE_ASIC_MVDDC            2\n#define SET_VOLTAGE_TYPE_ASIC_MVDDQ            3\n#define SET_VOLTAGE_TYPE_ASIC_VDDCI            4\n#define SET_VOLTAGE_INIT_MODE                  5\n#define SET_VOLTAGE_GET_MAX_VOLTAGE            6\t\t\t\t\t//Gets the Max. voltage for the soldered Asic\n\n#define SET_ASIC_VOLTAGE_MODE_ALL_SOURCE       0x1\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_A         0x2\n#define SET_ASIC_VOLTAGE_MODE_SOURCE_B         0x4\n\n#define\tSET_ASIC_VOLTAGE_MODE_SET_VOLTAGE      0x0\n#define\tSET_ASIC_VOLTAGE_MODE_GET_GPIOVAL      0x1\t\n#define\tSET_ASIC_VOLTAGE_MODE_GET_GPIOMASK     0x2\n\ntypedef struct\t_SET_VOLTAGE_PARAMETERS\n{\n  UCHAR    ucVoltageType;               // To tell which voltage to set up, VDDC/MVDDC/MVDDQ\n  UCHAR    ucVoltageMode;               // To set all, to set source A or source B or ...\n  UCHAR    ucVoltageIndex;              // An index to tell which voltage level\n  UCHAR    ucReserved;          \n}SET_VOLTAGE_PARAMETERS;\n\ntypedef struct\t_SET_VOLTAGE_PARAMETERS_V2\n{\n  UCHAR    ucVoltageType;               // To tell which voltage to set up, VDDC/MVDDC/MVDDQ\n  UCHAR    ucVoltageMode;               // Not used, maybe use for state machine for differen power mode\n  USHORT   usVoltageLevel;              // real voltage level\n}SET_VOLTAGE_PARAMETERS_V2;\n\ntypedef struct _SET_VOLTAGE_PS_ALLOCATION\n{\n  SET_VOLTAGE_PARAMETERS sASICSetVoltage;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION sReserved;\n}SET_VOLTAGE_PS_ALLOCATION;\n\n/****************************************************************************/\t\n// Structures used by TVEncoderControlTable\n/****************************************************************************/\t\ntypedef struct _TV_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock;                // in 10KHz; for bios convenient\n  UCHAR  ucTvStandard;                // See definition \"ATOM_TV_NTSC ...\"\n  UCHAR  ucAction;                    // 0: turn off encoder\n                                      // 1: setup and turn on encoder\n}TV_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _TV_ENCODER_CONTROL_PS_ALLOCATION\n{\n  TV_ENCODER_CONTROL_PARAMETERS sTVEncoder;          \n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION    sReserved; // Don't set this one\n}TV_ENCODER_CONTROL_PS_ALLOCATION;\n\n//==============================Data Table Portion====================================\n\n/****************************************************************************/\t\n// Structure used in Data.mtb\n/****************************************************************************/\t\ntypedef struct _ATOM_MASTER_LIST_OF_DATA_TABLES\n{\n  USHORT        UtilityPipeLine;\t        // Offest for the utility to get parser info,Don't change this position!\n  USHORT        MultimediaCapabilityInfo; // Only used by MM Lib,latest version 1.1, not configuable from Bios, need to include the table to build Bios \n  USHORT        MultimediaConfigInfo;     // Only used by MM Lib,latest version 2.1, not configuable from Bios, need to include the table to build Bios\n  USHORT        StandardVESA_Timing;      // Only used by Bios\n  USHORT        FirmwareInfo;             // Shared by various SW components,latest version 1.4\n  USHORT        DAC_Info;                 // Will be obsolete from R600\n  USHORT        LVDS_Info;                // Shared by various SW components,latest version 1.1 \n  USHORT        TMDS_Info;                // Will be obsolete from R600\n  USHORT        AnalogTV_Info;            // Shared by various SW components,latest version 1.1 \n  USHORT        SupportedDevicesInfo;     // Will be obsolete from R600\n  USHORT        GPIO_I2C_Info;            // Shared by various SW components,latest version 1.2 will be used from R600           \n  USHORT        VRAM_UsageByFirmware;     // Shared by various SW components,latest version 1.3 will be used from R600\n  USHORT        GPIO_Pin_LUT;             // Shared by various SW components,latest version 1.1\n  USHORT        VESA_ToInternalModeLUT;   // Only used by Bios\n  USHORT        ComponentVideoInfo;       // Shared by various SW components,latest version 2.1 will be used from R600\n  USHORT        PowerPlayInfo;            // Shared by various SW components,latest version 2.1,new design from R600\n  USHORT        CompassionateData;        // Will be obsolete from R600\n  USHORT        SaveRestoreInfo;          // Only used by Bios\n  USHORT        PPLL_SS_Info;             // Shared by various SW components,latest version 1.2, used to call SS_Info, change to new name because of int ASIC SS info\n  USHORT        OemInfo;                  // Defined and used by external SW, should be obsolete soon\n  USHORT        XTMDS_Info;               // Will be obsolete from R600\n  USHORT        MclkSS_Info;              // Shared by various SW components,latest version 1.1, only enabled when ext SS chip is used\n  USHORT        Object_Header;            // Shared by various SW components,latest version 1.1\n  USHORT        IndirectIOAccess;         // Only used by Bios,this table position can't change at all!!\n  USHORT        MC_InitParameter;         // Only used by command table\n  USHORT        ASIC_VDDC_Info;\t\t\t\t\t\t// Will be obsolete from R600\n  USHORT        ASIC_InternalSS_Info;\t\t\t// New tabel name from R600, used to be called \"ASIC_MVDDC_Info\"\n  USHORT        TV_VideoMode;\t\t\t\t\t\t\t// Only used by command table\n  USHORT        VRAM_Info;\t\t\t\t\t\t\t\t// Only used by command table, latest version 1.3\n  USHORT        MemoryTrainingInfo;\t\t\t\t// Used for VBIOS and Diag utility for memory training purpose since R600. the new table rev start from 2.1\n  USHORT        IntegratedSystemInfo;\t\t\t// Shared by various SW components\n  USHORT        ASIC_ProfilingInfo;\t\t\t\t// New table name from R600, used to be called \"ASIC_VDDCI_Info\" for pre-R600\n  USHORT        VoltageObjectInfo;\t\t\t\t// Shared by various SW components, latest version 1.1\n\tUSHORT\t\t\t\tPowerSourceInfo;\t\t\t\t\t// Shared by various SW components, latest versoin 1.1\n}ATOM_MASTER_LIST_OF_DATA_TABLES;\n\ntypedef struct _ATOM_MASTER_DATA_TABLE\n{ \n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_MASTER_LIST_OF_DATA_TABLES   ListOfDataTables;\n}ATOM_MASTER_DATA_TABLE;\n\n/****************************************************************************/\t\n// Structure used in MultimediaCapabilityInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MULTIMEDIA_CAPABILITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ULONG                    ulSignature;      // HW info table signature string \"$ATI\"\n  UCHAR                    ucI2C_Type;       // I2C type (normal GP_IO, ImpactTV GP_IO, Dedicated I2C pin, etc)\n  UCHAR                    ucTV_OutInfo;     // Type of TV out supported (3:0) and video out crystal frequency (6:4) and TV data port (7)\n  UCHAR                    ucVideoPortInfo;  // Provides the video port capabilities\n  UCHAR                    ucHostPortInfo;   // Provides host port configuration information\n}ATOM_MULTIMEDIA_CAPABILITY_INFO;\n\n/****************************************************************************/\t\n// Structure used in MultimediaConfigInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MULTIMEDIA_CONFIG_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  ULONG                    ulSignature;      // MM info table signature sting \"$MMT\"\n  UCHAR                    ucTunerInfo;      // Type of tuner installed on the adapter (4:0) and video input for tuner (7:5)\n  UCHAR                    ucAudioChipInfo;  // List the audio chip type (3:0) product type (4) and OEM revision (7:5)\n  UCHAR                    ucProductID;      // Defines as OEM ID or ATI board ID dependent on product type setting\n  UCHAR                    ucMiscInfo1;      // Tuner voltage (1:0) HW teletext support (3:2) FM audio decoder (5:4) reserved (6) audio scrambling (7)\n  UCHAR                    ucMiscInfo2;      // I2S input config (0) I2S output config (1) I2S Audio Chip (4:2) SPDIF Output Config (5) reserved (7:6)\n  UCHAR                    ucMiscInfo3;      // Video Decoder Type (3:0) Video In Standard/Crystal (7:4)\n  UCHAR                    ucMiscInfo4;      // Video Decoder Host Config (2:0) reserved (7:3)\n  UCHAR                    ucVideoInput0Info;// Video Input 0 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput1Info;// Video Input 1 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput2Info;// Video Input 2 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput3Info;// Video Input 3 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n  UCHAR                    ucVideoInput4Info;// Video Input 4 Type (1:0) F/B setting (2) physical connector ID (5:3) reserved (7:6)\n}ATOM_MULTIMEDIA_CONFIG_INFO;\n\n/****************************************************************************/\t\n// Structures used in FirmwareInfoTable\n/****************************************************************************/\t\n\n// usBIOSCapability Defintion:\n// Bit 0 = 0: Bios image is not Posted, =1:Bios image is Posted; \n// Bit 1 = 0: Dual CRTC is not supported, =1: Dual CRTC is supported; \n// Bit 2 = 0: Extended Desktop is not supported, =1: Extended Desktop is supported; \n// Others: Reserved\n#define ATOM_BIOS_INFO_ATOM_FIRMWARE_POSTED         0x0001\n#define ATOM_BIOS_INFO_DUAL_CRTC_SUPPORT            0x0002\n#define ATOM_BIOS_INFO_EXTENDED_DESKTOP_SUPPORT     0x0004\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_SS_SUPPORT      0x0008\t\t// (valid from v1.1 ~v1.4):=1: memclk SS enable, =0 memclk SS disable. \n#define ATOM_BIOS_INFO_ENGINE_CLOCK_SS_SUPPORT      0x0010\t\t// (valid from v1.1 ~v1.4):=1: engclk SS enable, =0 engclk SS disable. \n#define ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU         0x0020\n#define ATOM_BIOS_INFO_WMI_SUPPORT                  0x0040\n#define ATOM_BIOS_INFO_PPMODE_ASSIGNGED_BY_SYSTEM   0x0080\n#define ATOM_BIOS_INFO_HYPERMEMORY_SUPPORT          0x0100\n#define ATOM_BIOS_INFO_HYPERMEMORY_SIZE_MASK        0x1E00\n#define ATOM_BIOS_INFO_VPOST_WITHOUT_FIRST_MODE_SET 0x2000\n#define ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE  0x4000\n#define ATOM_BIOS_INFO_MEMORY_CLOCK_EXT_SS_SUPPORT  0x0008\t\t// (valid from v2.1 ): =1: memclk ss enable with external ss chip\n#define ATOM_BIOS_INFO_ENGINE_CLOCK_EXT_SS_SUPPORT  0x0010\t\t// (valid from v2.1 ): =1: engclk ss enable with external ss chip\n\n#ifndef _H2INC\n\n//Please don't add or expand this bitfield structure below, this one will retire soon.!\ntypedef struct _ATOM_FIRMWARE_CAPABILITY\n{\n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:3;\n  USHORT HyperMemory_Size:4;\n  USHORT HyperMemory_Support:1;\n  USHORT PPMode_Assigned:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT GPUControlsBL:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT DualCRTC_Support:1;\n  USHORT FirmwarePosted:1;\n#else\n  USHORT FirmwarePosted:1;\n  USHORT DualCRTC_Support:1;\n  USHORT ExtendedDesktopSupport:1;\n  USHORT MemoryClockSS_Support:1;\n  USHORT EngineClockSS_Support:1;\n  USHORT GPUControlsBL:1;\n  USHORT WMI_SUPPORT:1;\n  USHORT PPMode_Assigned:1;\n  USHORT HyperMemory_Support:1;\n  USHORT HyperMemory_Size:4;\n  USHORT Reserved:3;\n#endif\n}ATOM_FIRMWARE_CAPABILITY;\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  ATOM_FIRMWARE_CAPABILITY sbfAccess;\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#else\n\ntypedef union _ATOM_FIRMWARE_CAPABILITY_ACCESS\n{\n  USHORT                   susAccess;\n}ATOM_FIRMWARE_CAPABILITY_ACCESS;\n\n#endif\n\ntypedef struct _ATOM_FIRMWARE_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucPadding[3];               //Don't use them\n  ULONG                           aulReservedForBIOS[3];      //Don't use them\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit, the definitions above can't change!!!\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_2\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               //Don't use them\n  ULONG                           aulReservedForBIOS[2];      //Don't use them\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_2;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_3\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  UCHAR                           ucPadding[2];               //Don't use them\n  ULONG                           aulReservedForBIOS;         //Don't use them\n  ULONG                           ul3DAccelerationEngineClock;//In 10Khz unit\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_3;\n\ntypedef struct _ATOM_FIRMWARE_INFO_V1_4\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulDriverTargetEngineClock;  //In 10Khz unit\n  ULONG                           ulDriverTargetMemoryClock;  //In 10Khz unit\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulASICMaxEngineClock;       //In 10Khz unit\n  ULONG                           ulASICMaxMemoryClock;       //In 10Khz unit\n  UCHAR                           ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        //In MV unit\n  USHORT                          usLcdMinPixelClockPLL_Output; // In MHz unit\n  USHORT                          usLcdMaxPixelClockPLL_Output; // In MHz unit\n  ULONG                           ul3DAccelerationEngineClock;//In 10Khz unit\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usReferenceClock;           //In 10Khz unit\t\n  USHORT                          usPM_RTS_Location;          //RTS PM4 starting location in ROM in 1Kb unit \n  UCHAR                           ucPM_RTS_StreamSize;        //RTS PM4 packets in Kb unit\n  UCHAR                           ucDesign_ID;                //Indicate what is the board design\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n}ATOM_FIRMWARE_INFO_V1_4;\n\n//the structure below to be used from Cypress\ntypedef struct _ATOM_FIRMWARE_INFO_V2_1\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG                           ulFirmwareRevision;\n  ULONG                           ulDefaultEngineClock;       //In 10Khz unit\n  ULONG                           ulDefaultMemoryClock;       //In 10Khz unit\n  ULONG                           ulReserved1;\n  ULONG                           ulReserved2;\n  ULONG                           ulMaxEngineClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxMemoryClockPLL_Output; //In 10Khz unit\n  ULONG                           ulMaxPixelClockPLL_Output;  //In 10Khz unit\n  ULONG                           ulBinaryAlteredInfo;        //Was ulASICMaxEngineClock\n  ULONG                           ulDefaultDispEngineClkFreq; //In 10Khz unit\n  UCHAR                           ucReserved1;                //Was ucASICMaxTemperature;\n  UCHAR                           ucMinAllowedBL_Level;\n  USHORT                          usBootUpVDDCVoltage;        //In MV unit\n  USHORT                          usLcdMinPixelClockPLL_Output; // In MHz unit\n  USHORT                          usLcdMaxPixelClockPLL_Output; // In MHz unit\n  ULONG                           ulReserved4;                //Was ulAsicMaximumVoltage\n  ULONG                           ulMinPixelClockPLL_Output;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxEngineClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinEngineClockPLL_Output; //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMaxMemoryClockPLL_Input;  //In 10Khz unit\n  USHORT                          usMinMemoryClockPLL_Output; //In 10Khz unit\n  USHORT                          usMaxPixelClock;            //In 10Khz unit, Max.  Pclk\n  USHORT                          usMinPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMaxPixelClockPLL_Input;   //In 10Khz unit\n  USHORT                          usMinPixelClockPLL_Output;  //In 10Khz unit - lower 16bit of ulMinPixelClockPLL_Output\n  ATOM_FIRMWARE_CAPABILITY_ACCESS usFirmwareCapability;\n  USHORT                          usCoreReferenceClock;       //In 10Khz unit\t\n  USHORT                          usMemoryReferenceClock;     //In 10Khz unit\t\n  USHORT                          usUniphyDPModeExtClkFreq;   //In 10Khz unit, if it is 0, In DP Mode Uniphy Input clock from internal PPLL, otherwise Input clock from external Spread clock\n  UCHAR                           ucMemoryModule_ID;          //Indicate what is the board design\n  UCHAR                           ucReserved4[3];\n}ATOM_FIRMWARE_INFO_V2_1;\n\n\n#define ATOM_FIRMWARE_INFO_LAST  ATOM_FIRMWARE_INFO_V2_1\n\n/****************************************************************************/\t\n// Structures used in IntegratedSystemInfoTable\n/****************************************************************************/\t\n#define IGP_CAP_FLAG_DYNAMIC_CLOCK_EN      0x2\n#define IGP_CAP_FLAG_AC_CARD               0x4\n#define IGP_CAP_FLAG_SDVO_CARD             0x8\n#define IGP_CAP_FLAG_POSTDIV_BY_2_MODE     0x10\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO\n{\n  ATOM_COMMON_TABLE_HEADER        sHeader; \n  ULONG\t                          ulBootUpEngineClock;\t\t    //in 10kHz unit\n  ULONG\t                          ulBootUpMemoryClock;\t\t    //in 10kHz unit\n  ULONG\t                          ulMaxSystemMemoryClock;\t    //in 10kHz unit\n  ULONG\t                          ulMinSystemMemoryClock;\t    //in 10kHz unit\n  UCHAR                           ucNumberOfCyclesInPeriodHi;\n  UCHAR                           ucLCDTimingSel;             //=0:not valid.!=0 sel this timing descriptor from LCD EDID.\n  USHORT                          usReserved1;\n  USHORT                          usInterNBVoltageLow;        //An intermidiate PMW value to set the voltage \n  USHORT                          usInterNBVoltageHigh;       //Another intermidiate PMW value to set the voltage \n  ULONG\t                          ulReserved[2];\n\n  USHORT\t                        usFSBClock;\t\t\t            //In MHz unit\n  USHORT                          usCapabilityFlag;\t\t        //Bit0=1 indicates the fake HDMI support,Bit1=0/1 for Dynamic clocking dis/enable\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t                              //Bit[3:2]== 0:No PCIE card, 1:AC card, 2:SDVO card\n                                                              //Bit[4]==1: P/2 mode, ==0: P/1 mode\n  USHORT\t                        usPCIENBCfgReg7;\t\t\t\t    //bit[7:0]=MUX_Sel, bit[9:8]=MUX_SEL_LEVEL2, bit[10]=Lane_Reversal\n  USHORT\t                        usK8MemoryClock;            //in MHz unit\n  USHORT\t                        usK8SyncStartDelay;         //in 0.01 us unit\n  USHORT\t                        usK8DataReturnTime;         //in 0.01 us unit\n  UCHAR                           ucMaxNBVoltage;\n  UCHAR                           ucMinNBVoltage;\n  UCHAR                           ucMemoryType;\t\t\t\t\t      //[7:4]=1:DDR1;=2:DDR2;=3:DDR3.[3:0] is reserved\n  UCHAR                           ucNumberOfCyclesInPeriod;\t\t//CG.FVTHROT_PWM_CTRL_REG0.NumberOfCyclesInPeriod \n  UCHAR                           ucStartingPWM_HighTime;     //CG.FVTHROT_PWM_CTRL_REG0.StartingPWM_HighTime\n  UCHAR                           ucHTLinkWidth;              //16 bit vs. 8 bit\n  UCHAR                           ucMaxNBVoltageHigh;    \n  UCHAR                           ucMinNBVoltageHigh;\n}ATOM_INTEGRATED_SYSTEM_INFO;\n\n/* Explanation on entries in ATOM_INTEGRATED_SYSTEM_INFO\nulBootUpMemoryClock:    For Intel IGP,it's the UMA system memory clock \n                        For AMD IGP,it's 0 if no SidePort memory installed or it's the boot-up SidePort memory clock\nulMaxSystemMemoryClock: For Intel IGP,it's the Max freq from memory SPD if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0\n                        For AMD IGP,for now this can be 0\nulMinSystemMemoryClock: For Intel IGP,it's 133MHz if memory runs in ASYNC mode or otherwise (SYNC mode) it's 0 \n                        For AMD IGP,for now this can be 0\n\nusFSBClock:             For Intel IGP,it's FSB Freq \n                        For AMD IGP,it's HT Link Speed\n\nusK8MemoryClock:        For AMD IGP only. For RevF CPU, set it to 200\nusK8SyncStartDelay:     For AMD IGP only. Memory access latency in K8, required for watermark calculation\nusK8DataReturnTime:     For AMD IGP only. Memory access latency in K8, required for watermark calculation\n\nVC:Voltage Control\nucMaxNBVoltage:         Voltage regulator dependent PWM value. Low 8 bits of the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.\nucMinNBVoltage:         Voltage regulator dependent PWM value. Low 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.\n\nucNumberOfCyclesInPeriod:   Indicate how many cycles when PWM duty is 100%. low 8 bits of the value. \nucNumberOfCyclesInPeriodHi: Indicate how many cycles when PWM duty is 100%. high 8 bits of the value.If the PWM has an inverter,set bit [7]==1,otherwise set it 0 \n\nucMaxNBVoltageHigh:     Voltage regulator dependent PWM value. High 8 bits of  the value for the max voltage.Set this one to 0xFF if VC without PWM. Set this to 0x0 if no VC at all.\nucMinNBVoltageHigh:     Voltage regulator dependent PWM value. High 8 bits of the value for the min voltage.Set this one to 0x00 if VC without PWM or no VC at all.\n\n\nusInterNBVoltageLow:    Voltage regulator dependent PWM value. The value makes the the voltage >=Min NB voltage but <=InterNBVoltageHigh. Set this to 0x0000 if VC without PWM or no VC at all.\nusInterNBVoltageHigh:   Voltage regulator dependent PWM value. The value makes the the voltage >=InterNBVoltageLow but <=Max NB voltage.Set this to 0x0000 if VC without PWM or no VC at all.\n*/\n\n\n/*\nThe following IGP table is introduced from RS780, which is supposed to be put by SBIOS in FB before IGP VBIOS starts VPOST;\nThen VBIOS will copy the whole structure to its image so all GPU SW components can access this data structure to get whatever they need. \nThe enough reservation should allow us to never change table revisions. Whenever needed, a GPU SW component can use reserved portion for new data entries.\n\nSW components can access the IGP system infor structure in the same way as before\n*/\n\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG\t                     ulBootUpEngineClock;       //in 10kHz unit\n  ULONG\t\t\t     ulReserved1[2];            //must be 0x0 for the reserved\n  ULONG\t                     ulBootUpUMAClock;          //in 10kHz unit\n  ULONG\t                     ulBootUpSidePortClock;     //in 10kHz unit\n  ULONG\t                     ulMinSidePortClock;        //in 10kHz unit\n  ULONG\t\t\t     ulReserved2[6];            //must be 0x0 for the reserved\n  ULONG                      ulSystemConfig;            //see explanation below\n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulDDISlot1Config;\n  ULONG                      ulDDISlot2Config;\n  UCHAR                      ucMemoryType;              //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved\n  UCHAR                      ucUMAChannelNumber;\n  UCHAR                      ucDockingPinBit;\n  UCHAR                      ucDockingPinPolarity;\n  ULONG                      ulDockingPinCFGInfo;\n  ULONG                      ulCPUCapInfo;\n  USHORT                     usNumberOfCyclesInPeriod;\n  USHORT                     usMaxNBVoltage;\n  USHORT                     usMinNBVoltage;\n  USHORT                     usBootUpNBVoltage;\n  ULONG                      ulHTLinkFreq;              //in 10Khz\n  USHORT                     usMinHTLinkWidth;\n  USHORT                     usMaxHTLinkWidth;\n  USHORT                     usUMASyncStartDelay;\n  USHORT                     usUMADataReturnTime;\n  USHORT                     usLinkStatusZeroTime;\n  USHORT                     usDACEfuse;\t\t\t\t//for storing badgap value (for RS880 only)\n  ULONG                      ulHighVoltageHTLinkFreq;     // in 10Khz\n  ULONG                      ulLowVoltageHTLinkFreq;      // in 10Khz\n  USHORT                     usMaxUpStreamHTLinkWidth;\n  USHORT                     usMaxDownStreamHTLinkWidth;\n  USHORT                     usMinUpStreamHTLinkWidth;\n  USHORT                     usMinDownStreamHTLinkWidth;\n  USHORT                     usFirmwareVersion;         //0 means FW is not supported. Otherwise it's the FW version loaded by SBIOS and driver should enable FW.\n  USHORT                     usFullT0Time;             // Input to calculate minimum HT link change time required by NB P-State. Unit is 0.01us.\n  ULONG                      ulReserved3[96];          //must be 0x0\n}ATOM_INTEGRATED_SYSTEM_INFO_V2;   \n\n/*\nulBootUpEngineClock:   Boot-up Engine Clock in 10Khz;\nulBootUpUMAClock:      Boot-up UMA Clock in 10Khz; it must be 0x0 when UMA is not present\nulBootUpSidePortClock: Boot-up SidePort Clock in 10Khz; it must be 0x0 when SidePort Memory is not present,this could be equal to or less than maximum supported Sideport memory clock\n\nulSystemConfig:  \nBit[0]=1: PowerExpress mode =0 Non-PowerExpress mode; \nBit[1]=1: system boots up at AMD overdrived state or user customized  mode. In this case, driver will just stick to this boot-up mode. No other PowerPlay state\n      =0: system boots up at driver control state. Power state depends on PowerPlay table.\nBit[2]=1: PWM method is used on NB voltage control. =0: GPIO method is used.\nBit[3]=1: Only one power state(Performance) will be supported.\n      =0: Multiple power states supported from PowerPlay table.\nBit[4]=1: CLMC is supported and enabled on current system. \n      =0: CLMC is not supported or enabled on current system. SBIOS need to support HT link/freq change through ATIF interface.  \nBit[5]=1: Enable CDLW for all driver control power states. Max HT width is from SBIOS, while Min HT width is determined by display requirement.  \n      =0: CDLW is disabled. If CLMC is enabled case, Min HT width will be set equal to Max HT width. If CLMC disabled case, Max HT width will be applied.\nBit[6]=1: High Voltage requested for all power states. In this case, voltage will be forced at 1.1v and powerplay table voltage drop/throttling request will be ignored.\n      =0: Voltage settings is determined by powerplay table.\nBit[7]=1: Enable CLMC as hybrid Mode. CDLD and CILR will be disabled in this case and we're using legacy C1E. This is workaround for CPU(Griffin) performance issue.\n      =0: Enable CLMC as regular mode, CDLD and CILR will be enabled.\nBit[8]=1: CDLF is supported and enabled on current system.\n      =0: CDLF is not supported or enabled on current system.\nBit[9]=1: DLL Shut Down feature is enabled on current system.\n      =0: DLL Shut Down feature is not enabled or supported on current system.\n\nulBootUpReqDisplayVector: This dword is a bit vector indicates what display devices are requested during boot-up. Refer to ATOM_DEVICE_xxx_SUPPORT for the bit vector definitions.\n\nulOtherDisplayMisc: [15:8]- Bootup LCD Expansion selection; 0-center, 1-full panel size expansion;\n\t\t\t              [7:0] - BootupTV standard selection; This is a bit vector to indicate what TV standards are supported by the system. Refer to ucTVSupportedStd definition;\n\nulDDISlot1Config: Describes the PCIE lane configuration on this DDI PCIE slot (ADD2 card) or connector (Mobile design).\n      [3:0]  - Bit vector to indicate PCIE lane config of the DDI slot/connector on chassis (bit 0=1 lane 3:0; bit 1=1 lane 7:4; bit 2=1 lane 11:8; bit 3=1 lane 15:12)\n\t\t\t[7:4]  - Bit vector to indicate PCIE lane config of the same DDI slot/connector on docking station (bit 4=1 lane 3:0; bit 5=1 lane 7:4; bit 6=1 lane 11:8; bit 7=1 lane 15:12)\n      When a DDI connector is not \"paired\" (meaming two connections mutualexclusive on chassis or docking, only one of them can be connected at one time.\n      in both chassis and docking, SBIOS has to duplicate the same PCIE lane info from chassis to docking or vice versa. For example:\n      one DDI connector is only populated in docking with PCIE lane 8-11, but there is no paired connection on chassis, SBIOS has to copy bit 6 to bit 2.\n\n\t\t\t[15:8] - Lane configuration attribute; \n      [23:16]- Connector type, possible value:\n               CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D\n               CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D\n               CONNECTOR_OBJECT_ID_HDMI_TYPE_A\n               CONNECTOR_OBJECT_ID_DISPLAYPORT\n               CONNECTOR_OBJECT_ID_eDP\n\t\t\t[31:24]- Reserved\n\nulDDISlot2Config: Same as Slot1.\nucMemoryType: SidePort memory type, set it to 0x0 when Sideport memory is not installed. Driver needs this info to change sideport memory clock. Not for display in CCC.\nFor IGP, Hypermemory is the only memory type showed in CCC.\n\nucUMAChannelNumber:  how many channels for the UMA;\n\nulDockingPinCFGInfo: [15:0]-Bus/Device/Function # to CFG to read this Docking Pin; [31:16]-reg offset in CFG to read this pin \nucDockingPinBit:     which bit in this register to read the pin status;\nucDockingPinPolarity:Polarity of the pin when docked;\n\nulCPUCapInfo:        [7:0]=1:Griffin;[7:0]=2:Greyhound;[7:0]=3:K8, other bits reserved for now and must be 0x0\n\nusNumberOfCyclesInPeriod:Indicate how many cycles when PWM duty is 100%.\n\nusMaxNBVoltage:Max. voltage control value in either PWM or GPIO mode. \nusMinNBVoltage:Min. voltage control value in either PWM or GPIO mode.\n                    GPIO mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=0\n                    PWM mode: both usMaxNBVoltage & usMinNBVoltage have a valid value ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE=1\n                    GPU SW don't control mode: usMaxNBVoltage & usMinNBVoltage=0 and no care about ulSystemConfig.SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE\n\nusBootUpNBVoltage:Boot-up voltage regulator dependent PWM value.\n\nulHTLinkFreq:       Bootup HT link Frequency in 10Khz.\nusMinHTLinkWidth:   Bootup minimum HT link width. If CDLW disabled, this is equal to usMaxHTLinkWidth. \n                    If CDLW enabled, both upstream and downstream width should be the same during bootup.\nusMaxHTLinkWidth:   Bootup maximum HT link width. If CDLW disabled, this is equal to usMinHTLinkWidth. \n                    If CDLW enabled, both upstream and downstream width should be the same during bootup.  \n\nusUMASyncStartDelay: Memory access latency, required for watermark calculation \nusUMADataReturnTime: Memory access latency, required for watermark calculation\nusLinkStatusZeroTime:Memory access latency required for watermark calculation, set this to 0x0 for K8 CPU, set a proper value in 0.01 the unit of us \nfor Griffin or Greyhound. SBIOS needs to convert to actual time by:\n                     if T0Ttime [5:4]=00b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.1us (0.0 to 1.5us)\n                     if T0Ttime [5:4]=01b, then usLinkStatusZeroTime=T0Ttime [3:0]*0.5us (0.0 to 7.5us)\n                     if T0Ttime [5:4]=10b, then usLinkStatusZeroTime=T0Ttime [3:0]*2.0us (0.0 to 30us)\n                     if T0Ttime [5:4]=11b, and T0Ttime [3:0]=0x0 to 0xa, then usLinkStatusZeroTime=T0Ttime [3:0]*20us (0.0 to 200us)\n\nulHighVoltageHTLinkFreq:     HT link frequency for power state with low voltage. If boot up runs in HT1, this must be 0.\n                             This must be less than or equal to ulHTLinkFreq(bootup frequency). \nulLowVoltageHTLinkFreq:      HT link frequency for power state with low voltage or voltage scaling 1.0v~1.1v. If boot up runs in HT1, this must be 0.\n                             This must be less than or equal to ulHighVoltageHTLinkFreq.\n\nusMaxUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMaxHTLinkWidth. Not used for now.\nusMaxDownStreamHTLinkWidth:  same as above.\nusMinUpStreamHTLinkWidth:    Asymmetric link width support in the future, to replace usMinHTLinkWidth. Not used for now.\nusMinDownStreamHTLinkWidth:  same as above.\n*/\n\n\n#define SYSTEM_CONFIG_POWEREXPRESS_ENABLE                 0x00000001\n#define SYSTEM_CONFIG_RUN_AT_OVERDRIVE_ENGINE             0x00000002\n#define SYSTEM_CONFIG_USE_PWM_ON_VOLTAGE                  0x00000004 \n#define SYSTEM_CONFIG_PERFORMANCE_POWERSTATE_ONLY         0x00000008\n#define SYSTEM_CONFIG_CLMC_ENABLED                        0x00000010\n#define SYSTEM_CONFIG_CDLW_ENABLED                        0x00000020\n#define SYSTEM_CONFIG_HIGH_VOLTAGE_REQUESTED              0x00000040\n#define SYSTEM_CONFIG_CLMC_HYBRID_MODE_ENABLED            0x00000080\n#define SYSTEM_CONFIG_CDLF_ENABLED                        0x00000100\n#define SYSTEM_CONFIG_DLL_SHUTDOWN_ENABLED                0x00000200\n\n#define IGP_DDI_SLOT_LANE_CONFIG_MASK                     0x000000FF\n\n#define b0IGP_DDI_SLOT_LANE_MAP_MASK                      0x0F\n#define b0IGP_DDI_SLOT_DOCKING_LANE_MAP_MASK              0xF0\n#define b0IGP_DDI_SLOT_CONFIG_LANE_0_3                    0x01\n#define b0IGP_DDI_SLOT_CONFIG_LANE_4_7                    0x02\n#define b0IGP_DDI_SLOT_CONFIG_LANE_8_11                   0x04\n#define b0IGP_DDI_SLOT_CONFIG_LANE_12_15                  0x08\n\n#define IGP_DDI_SLOT_ATTRIBUTE_MASK                       0x0000FF00\n#define IGP_DDI_SLOT_CONFIG_REVERSED                      0x00000100\n#define b1IGP_DDI_SLOT_CONFIG_REVERSED                    0x01\n\n#define IGP_DDI_SLOT_CONNECTOR_TYPE_MASK                  0x00FF0000\n\n// IntegratedSystemInfoTable new Rev is V5 after V2, because of the real rev of V2 is v1.4. This rev is used for RR\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V5\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG\t                     ulBootUpEngineClock;       //in 10kHz unit\n  ULONG                      ulDentistVCOFreq;          //Dentist VCO clock in 10kHz unit, the source of GPU SCLK, LCLK, UCLK and VCLK. \n  ULONG                      ulLClockFreq;              //GPU Lclk freq in 10kHz unit, have relationship with NCLK in NorthBridge\n  ULONG\t                     ulBootUpUMAClock;          //in 10kHz unit\n  ULONG                      ulReserved1[8];            //must be 0x0 for the reserved\n  ULONG                      ulBootUpReqDisplayVector;\n  ULONG                      ulOtherDisplayMisc;\n  ULONG                      ulReserved2[4];            //must be 0x0 for the reserved\n  ULONG                      ulSystemConfig;            //TBD\n  ULONG                      ulCPUCapInfo;              //TBD\n  USHORT                     usMaxNBVoltage;            //high NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;\n  USHORT                     usMinNBVoltage;            //low NB voltage, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse;\n  USHORT                     usBootUpNBVoltage;         //boot up NB voltage\n  UCHAR                      ucHtcTmpLmt;               //bit [22:16] of D24F3x64 Hardware Thermal Control (HTC) Register, may not be needed, TBD\n  UCHAR                      ucTjOffset;                //bit [28:22] of D24F3xE4 Thermtrip Status Register,may not be needed, TBD\n  ULONG                      ulReserved3[4];            //must be 0x0 for the reserved\n  ULONG                      ulDDISlot1Config;          //see above ulDDISlot1Config definition\n  ULONG                      ulDDISlot2Config;\n  ULONG                      ulDDISlot3Config;\n  ULONG                      ulDDISlot4Config;\n  ULONG                      ulReserved4[4];            //must be 0x0 for the reserved\n  UCHAR                      ucMemoryType;              //[3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved\n  UCHAR                      ucUMAChannelNumber;\n  USHORT                     usReserved;\n  ULONG                      ulReserved5[4];            //must be 0x0 for the reserved\n  ULONG                      ulCSR_M3_ARB_CNTL_DEFAULT[10];//arrays with values for CSR M3 arbiter for default\n  ULONG                      ulCSR_M3_ARB_CNTL_UVD[10]; //arrays with values for CSR M3 arbiter for UVD playback\n  ULONG                      ulCSR_M3_ARB_CNTL_FS3D[10];//arrays with values for CSR M3 arbiter for Full Screen 3D applications\n  ULONG                      ulReserved6[61];           //must be 0x0\n}ATOM_INTEGRATED_SYSTEM_INFO_V5;   \n\n#define ATOM_CRT_INT_ENCODER1_INDEX                       0x00000000\n#define ATOM_LCD_INT_ENCODER1_INDEX                       0x00000001\n#define ATOM_TV_INT_ENCODER1_INDEX                        0x00000002\n#define ATOM_DFP_INT_ENCODER1_INDEX                       0x00000003\n#define ATOM_CRT_INT_ENCODER2_INDEX                       0x00000004\n#define ATOM_LCD_EXT_ENCODER1_INDEX                       0x00000005\n#define ATOM_TV_EXT_ENCODER1_INDEX                        0x00000006\n#define ATOM_DFP_EXT_ENCODER1_INDEX                       0x00000007\n#define ATOM_CV_INT_ENCODER1_INDEX                        0x00000008\n#define ATOM_DFP_INT_ENCODER2_INDEX                       0x00000009\n#define ATOM_CRT_EXT_ENCODER1_INDEX                       0x0000000A\n#define ATOM_CV_EXT_ENCODER1_INDEX                        0x0000000B\n#define ATOM_DFP_INT_ENCODER3_INDEX                       0x0000000C\n#define ATOM_DFP_INT_ENCODER4_INDEX                       0x0000000D\n\n// define ASIC internal encoder id ( bit vector ), used for CRTC_SourceSelTable\n#define ASIC_INT_DAC1_ENCODER_ID    \t\t\t\t\t\t\t\t\t\t\t0x00 \n#define ASIC_INT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x02\n#define ASIC_INT_DIG1_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x03\n#define ASIC_INT_DAC2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x04\n#define ASIC_EXT_TV_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x06\n#define ASIC_INT_DVO_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x07\n#define ASIC_INT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x09\n#define ASIC_EXT_DIG_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x05\n#define ASIC_EXT_DIG2_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x08\n#define ASIC_INT_DIG3_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0a\n#define ASIC_INT_DIG4_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0b\n#define ASIC_INT_DIG5_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0c\n#define ASIC_INT_DIG6_ENCODER_ID\t\t\t\t\t\t\t\t\t\t\t\t\t0x0d\n\n//define Encoder attribute\n#define ATOM_ANALOG_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t0\n#define ATOM_DIGITAL_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t1\t\t\n#define ATOM_DP_ENCODER\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t      2\t\t\n\n#define ATOM_ENCODER_ENUM_MASK                            0x70\n#define ATOM_ENCODER_ENUM_ID1                             0x00\n#define ATOM_ENCODER_ENUM_ID2                             0x10\n#define ATOM_ENCODER_ENUM_ID3                             0x20\n#define ATOM_ENCODER_ENUM_ID4                             0x30\n#define ATOM_ENCODER_ENUM_ID5                             0x40 \n#define ATOM_ENCODER_ENUM_ID6                             0x50\n\n#define ATOM_DEVICE_CRT1_INDEX                            0x00000000\n#define ATOM_DEVICE_LCD1_INDEX                            0x00000001\n#define ATOM_DEVICE_TV1_INDEX                             0x00000002\n#define ATOM_DEVICE_DFP1_INDEX                            0x00000003\n#define ATOM_DEVICE_CRT2_INDEX                            0x00000004\n#define ATOM_DEVICE_LCD2_INDEX                            0x00000005\n#define ATOM_DEVICE_DFP6_INDEX                            0x00000006\n#define ATOM_DEVICE_DFP2_INDEX                            0x00000007\n#define ATOM_DEVICE_CV_INDEX                              0x00000008\n#define ATOM_DEVICE_DFP3_INDEX                            0x00000009\n#define ATOM_DEVICE_DFP4_INDEX                            0x0000000A\n#define ATOM_DEVICE_DFP5_INDEX                            0x0000000B\n\n#define ATOM_DEVICE_RESERVEDC_INDEX                       0x0000000C\n#define ATOM_DEVICE_RESERVEDD_INDEX                       0x0000000D\n#define ATOM_DEVICE_RESERVEDE_INDEX                       0x0000000E\n#define ATOM_DEVICE_RESERVEDF_INDEX                       0x0000000F\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO                    (ATOM_DEVICE_DFP3_INDEX+1)\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_2                  ATOM_MAX_SUPPORTED_DEVICE_INFO\n#define ATOM_MAX_SUPPORTED_DEVICE_INFO_3                  (ATOM_DEVICE_DFP5_INDEX + 1 )\n\n#define ATOM_MAX_SUPPORTED_DEVICE                         (ATOM_DEVICE_RESERVEDF_INDEX+1)\n\n#define ATOM_DEVICE_CRT1_SUPPORT                          (0x1L << ATOM_DEVICE_CRT1_INDEX )\n#define ATOM_DEVICE_LCD1_SUPPORT                          (0x1L << ATOM_DEVICE_LCD1_INDEX )\n#define ATOM_DEVICE_TV1_SUPPORT                           (0x1L << ATOM_DEVICE_TV1_INDEX  )\n#define ATOM_DEVICE_DFP1_SUPPORT                          (0x1L << ATOM_DEVICE_DFP1_INDEX )\n#define ATOM_DEVICE_CRT2_SUPPORT                          (0x1L << ATOM_DEVICE_CRT2_INDEX )\n#define ATOM_DEVICE_LCD2_SUPPORT                          (0x1L << ATOM_DEVICE_LCD2_INDEX )\n#define ATOM_DEVICE_DFP6_SUPPORT                          (0x1L << ATOM_DEVICE_DFP6_INDEX )\n#define ATOM_DEVICE_DFP2_SUPPORT                          (0x1L << ATOM_DEVICE_DFP2_INDEX )\n#define ATOM_DEVICE_CV_SUPPORT                            (0x1L << ATOM_DEVICE_CV_INDEX   )\n#define ATOM_DEVICE_DFP3_SUPPORT                          (0x1L << ATOM_DEVICE_DFP3_INDEX )\n#define ATOM_DEVICE_DFP4_SUPPORT                          (0x1L << ATOM_DEVICE_DFP4_INDEX )\n#define ATOM_DEVICE_DFP5_SUPPORT                          (0x1L << ATOM_DEVICE_DFP5_INDEX )\n\n#define ATOM_DEVICE_CRT_SUPPORT                           (ATOM_DEVICE_CRT1_SUPPORT | ATOM_DEVICE_CRT2_SUPPORT)\n#define ATOM_DEVICE_DFP_SUPPORT                           (ATOM_DEVICE_DFP1_SUPPORT | ATOM_DEVICE_DFP2_SUPPORT |  ATOM_DEVICE_DFP3_SUPPORT | ATOM_DEVICE_DFP4_SUPPORT | ATOM_DEVICE_DFP5_SUPPORT | ATOM_DEVICE_DFP6_SUPPORT)\n#define ATOM_DEVICE_TV_SUPPORT                            (ATOM_DEVICE_TV1_SUPPORT)\n#define ATOM_DEVICE_LCD_SUPPORT                           (ATOM_DEVICE_LCD1_SUPPORT | ATOM_DEVICE_LCD2_SUPPORT)\n\n#define ATOM_DEVICE_CONNECTOR_TYPE_MASK                   0x000000F0\n#define ATOM_DEVICE_CONNECTOR_TYPE_SHIFT                  0x00000004\n#define ATOM_DEVICE_CONNECTOR_VGA                         0x00000001\n#define ATOM_DEVICE_CONNECTOR_DVI_I                       0x00000002\n#define ATOM_DEVICE_CONNECTOR_DVI_D                       0x00000003\n#define ATOM_DEVICE_CONNECTOR_DVI_A                       0x00000004\n#define ATOM_DEVICE_CONNECTOR_SVIDEO                      0x00000005\n#define ATOM_DEVICE_CONNECTOR_COMPOSITE                   0x00000006\n#define ATOM_DEVICE_CONNECTOR_LVDS                        0x00000007\n#define ATOM_DEVICE_CONNECTOR_DIGI_LINK                   0x00000008\n#define ATOM_DEVICE_CONNECTOR_SCART                       0x00000009\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_A                 0x0000000A\n#define ATOM_DEVICE_CONNECTOR_HDMI_TYPE_B                 0x0000000B\n#define ATOM_DEVICE_CONNECTOR_CASE_1                      0x0000000E\n#define ATOM_DEVICE_CONNECTOR_DISPLAYPORT                 0x0000000F\n\n\n#define ATOM_DEVICE_DAC_INFO_MASK                         0x0000000F\n#define ATOM_DEVICE_DAC_INFO_SHIFT                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_NODAC                        0x00000000\n#define ATOM_DEVICE_DAC_INFO_DACA                         0x00000001\n#define ATOM_DEVICE_DAC_INFO_DACB                         0x00000002\n#define ATOM_DEVICE_DAC_INFO_EXDAC                        0x00000003\n\n#define ATOM_DEVICE_I2C_ID_NOI2C                          0x00000000\n\n#define ATOM_DEVICE_I2C_LINEMUX_MASK                      0x0000000F\n#define ATOM_DEVICE_I2C_LINEMUX_SHIFT                     0x00000000\n\n#define ATOM_DEVICE_I2C_ID_MASK                           0x00000070\n#define ATOM_DEVICE_I2C_ID_SHIFT                          0x00000004\n#define ATOM_DEVICE_I2C_ID_IS_FOR_NON_MM_USE              0x00000001\n#define ATOM_DEVICE_I2C_ID_IS_FOR_MM_USE                  0x00000002\n#define ATOM_DEVICE_I2C_ID_IS_FOR_SDVO_USE                0x00000003    //For IGP RS600\n#define ATOM_DEVICE_I2C_ID_IS_FOR_DAC_SCL                 0x00000004    //For IGP RS690\n\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_MASK                 0x00000080\n#define ATOM_DEVICE_I2C_HARDWARE_CAP_SHIFT                0x00000007\n#define\tATOM_DEVICE_USES_SOFTWARE_ASSISTED_I2C            0x00000000\n#define\tATOM_DEVICE_USES_HARDWARE_ASSISTED_I2C            0x00000001\n\n//  usDeviceSupport:\n//  Bits0\t= 0 - no CRT1 support= 1- CRT1 is supported\n//  Bit 1\t= 0 - no LCD1 support= 1- LCD1 is supported\n//  Bit 2\t= 0 - no TV1  support= 1- TV1  is supported\n//  Bit 3\t= 0 - no DFP1 support= 1- DFP1 is supported\n//  Bit 4\t= 0 - no CRT2 support= 1- CRT2 is supported\n//  Bit 5\t= 0 - no LCD2 support= 1- LCD2 is supported\n//  Bit 6\t= 0 - no DFP6 support= 1- DFP6 is supported\n//  Bit 7\t= 0 - no DFP2 support= 1- DFP2 is supported\n//  Bit 8\t= 0 - no CV   support= 1- CV   is supported\n//  Bit 9\t= 0 - no DFP3 support= 1- DFP3 is supported\n//  Bit 10      = 0 - no DFP4 support= 1- DFP4 is supported\n//  Bit 11      = 0 - no DFP5 support= 1- DFP5 is supported\n//   \n//  \n\n/****************************************************************************/\n/* Structure used in MclkSS_InfoTable                                       */\n/****************************************************************************/\n//\t\tucI2C_ConfigID\n//    [7:0] - I2C LINE Associate ID\n//          = 0   - no I2C\n//    [7]\t\t-\tHW_Cap        =\t1,  [6:0]=HW assisted I2C ID(HW line selection)\n//                          =\t0,  [6:0]=SW assisted I2C ID\n//    [6-4]\t- HW_ENGINE_ID  =\t1,  HW engine for NON multimedia use\n//                          =\t2,\tHW engine for Multimedia use\n//                          =\t3-7\tReserved for future I2C engines\n//\t\t[3-0] - I2C_LINE_MUX  = A Mux number when it's HW assisted I2C or GPIO ID when it's SW I2C\n\ntypedef struct _ATOM_I2C_ID_CONFIG\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfHW_Capable:1;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfI2C_LineMux:4;\n#else\n  UCHAR   bfI2C_LineMux:4;\n  UCHAR   bfHW_EngineID:3;\n  UCHAR   bfHW_Capable:1;\n#endif\n}ATOM_I2C_ID_CONFIG;\n\ntypedef union _ATOM_I2C_ID_CONFIG_ACCESS\n{\n  ATOM_I2C_ID_CONFIG sbfAccess;\n  UCHAR              ucAccess;\n}ATOM_I2C_ID_CONFIG_ACCESS;\n   \n\n/****************************************************************************/\t\n// Structure used in GPIO_I2C_InfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_GPIO_I2C_ASSIGMENT\n{\n  USHORT                    usClkMaskRegisterIndex;\n  USHORT                    usClkEnRegisterIndex;\n  USHORT                    usClkY_RegisterIndex;\n  USHORT                    usClkA_RegisterIndex;\n  USHORT                    usDataMaskRegisterIndex;\n  USHORT                    usDataEnRegisterIndex;\n  USHORT                    usDataY_RegisterIndex;\n  USHORT                    usDataA_RegisterIndex;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n  UCHAR                     ucClkMaskShift;\n  UCHAR                     ucClkEnShift;\n  UCHAR                     ucClkY_Shift;\n  UCHAR                     ucClkA_Shift;\n  UCHAR                     ucDataMaskShift;\n  UCHAR                     ucDataEnShift;\n  UCHAR                     ucDataY_Shift;\n  UCHAR                     ucDataA_Shift;\n  UCHAR                     ucReserved1;\n  UCHAR                     ucReserved2;\n}ATOM_GPIO_I2C_ASSIGMENT;\n\ntypedef struct _ATOM_GPIO_I2C_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_GPIO_I2C_ASSIGMENT   asGPIO_Info[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_GPIO_I2C_INFO;\n\n/****************************************************************************/\t\n// Common Structure used in other structures\n/****************************************************************************/\t\n\n#ifndef _H2INC\n  \n//Please don't add or expand this bitfield structure below, this one will retire soon.!\ntypedef struct _ATOM_MODE_MISC_INFO\n{ \n#if ATOM_BIG_ENDIAN\n  USHORT Reserved:6;\n  USHORT RGB888:1;\n  USHORT DoubleClock:1;\n  USHORT Interlace:1;\n  USHORT CompositeSync:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT VerticalCutOff:1;\n  USHORT VSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT HSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT HorizontalCutOff:1;\n#else\n  USHORT HorizontalCutOff:1;\n  USHORT HSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT VSyncPolarity:1;      //0=Active High, 1=Active Low\n  USHORT VerticalCutOff:1;\n  USHORT H_ReplicationBy2:1;\n  USHORT V_ReplicationBy2:1;\n  USHORT CompositeSync:1;\n  USHORT Interlace:1;\n  USHORT DoubleClock:1;\n  USHORT RGB888:1;\n  USHORT Reserved:6;           \n#endif\n}ATOM_MODE_MISC_INFO;\n  \ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{ \n  ATOM_MODE_MISC_INFO sbfAccess;\n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n  \n#else\n  \ntypedef union _ATOM_MODE_MISC_INFO_ACCESS\n{ \n  USHORT              usAccess;\n}ATOM_MODE_MISC_INFO_ACCESS;\n   \n#endif\n\n// usModeMiscInfo-\n#define ATOM_H_CUTOFF           0x01\n#define ATOM_HSYNC_POLARITY     0x02             //0=Active High, 1=Active Low\n#define ATOM_VSYNC_POLARITY     0x04             //0=Active High, 1=Active Low\n#define ATOM_V_CUTOFF           0x08\n#define ATOM_H_REPLICATIONBY2   0x10\n#define ATOM_V_REPLICATIONBY2   0x20\n#define ATOM_COMPOSITESYNC      0x40\n#define ATOM_INTERLACE          0x80\n#define ATOM_DOUBLE_CLOCK_MODE  0x100\n#define ATOM_RGB888_MODE        0x200\n\n//usRefreshRate-\n#define ATOM_REFRESH_43         43\n#define ATOM_REFRESH_47         47\n#define ATOM_REFRESH_56         56\t\n#define ATOM_REFRESH_60         60\n#define ATOM_REFRESH_65         65\n#define ATOM_REFRESH_70         70\n#define ATOM_REFRESH_72         72\n#define ATOM_REFRESH_75         75\n#define ATOM_REFRESH_85         85\n\n// ATOM_MODE_TIMING data are exactly the same as VESA timing data.\n// Translation from EDID to ATOM_MODE_TIMING, use the following formula.\n//\n//\tVESA_HTOTAL\t\t\t=\tVESA_ACTIVE + 2* VESA_BORDER + VESA_BLANK\n//\t\t\t\t\t\t=\tEDID_HA + EDID_HBL\n//\tVESA_HDISP\t\t\t=\tVESA_ACTIVE\t=\tEDID_HA\n//\tVESA_HSYNC_START\t=\tVESA_ACTIVE + VESA_BORDER + VESA_FRONT_PORCH\n//\t\t\t\t\t\t=\tEDID_HA + EDID_HSO\n//\tVESA_HSYNC_WIDTH\t=\tVESA_HSYNC_TIME\t=\tEDID_HSPW\n//\tVESA_BORDER\t\t\t=\tEDID_BORDER\n\n/****************************************************************************/\t\n// Structure used in SetCRTC_UsingDTDTimingTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_USING_DTD_TIMING_PARAMETERS\n{\n  USHORT  usH_Size;\n  USHORT  usH_Blanking_Time;\n  USHORT  usV_Size;\n  USHORT  usV_Blanking_Time;\t\t\t\n  USHORT  usH_SyncOffset;\n  USHORT  usH_SyncWidth;\n  USHORT  usV_SyncOffset;\n  USHORT  usV_SyncWidth;\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;  \n  UCHAR   ucH_Border;         // From DFP EDID\n  UCHAR   ucV_Border;\n  UCHAR   ucCRTC;             // ATOM_CRTC1 or ATOM_CRTC2  \n  UCHAR   ucPadding[3];\n}SET_CRTC_USING_DTD_TIMING_PARAMETERS;\n\n/****************************************************************************/\t\n// Structure used in SetCRTC_TimingTable\n/****************************************************************************/\t\ntypedef struct _SET_CRTC_TIMING_PARAMETERS\n{\n  USHORT                      usH_Total;        // horizontal total\n  USHORT                      usH_Disp;         // horizontal display\n  USHORT                      usH_SyncStart;    // horozontal Sync start\n  USHORT                      usH_SyncWidth;    // horizontal Sync width\n  USHORT                      usV_Total;        // vertical total\n  USHORT                      usV_Disp;         // vertical display\n  USHORT                      usV_SyncStart;    // vertical Sync start\n  USHORT                      usV_SyncWidth;    // vertical Sync width\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  UCHAR                       ucCRTC;           // ATOM_CRTC1 or ATOM_CRTC2\n  UCHAR                       ucOverscanRight;  // right\n  UCHAR                       ucOverscanLeft;   // left\n  UCHAR                       ucOverscanBottom; // bottom\n  UCHAR                       ucOverscanTop;    // top\n  UCHAR                       ucReserved;\n}SET_CRTC_TIMING_PARAMETERS;\n#define SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION SET_CRTC_TIMING_PARAMETERS\n\n/****************************************************************************/\t\n// Structure used in StandardVESA_TimingTable\n//                   AnalogTV_InfoTable \n//                   ComponentVideoInfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_MODE_TIMING\n{\n  USHORT  usCRTC_H_Total;\n  USHORT  usCRTC_H_Disp;\n  USHORT  usCRTC_H_SyncStart;\n  USHORT  usCRTC_H_SyncWidth;\n  USHORT  usCRTC_V_Total;\n  USHORT  usCRTC_V_Disp;\n  USHORT  usCRTC_V_SyncStart;\n  USHORT  usCRTC_V_SyncWidth;\n  USHORT  usPixelClock;\t\t\t\t\t                 //in 10Khz unit\n  ATOM_MODE_MISC_INFO_ACCESS  susModeMiscInfo;\n  USHORT  usCRTC_OverscanRight;\n  USHORT  usCRTC_OverscanLeft;\n  USHORT  usCRTC_OverscanBottom;\n  USHORT  usCRTC_OverscanTop;\n  USHORT  usReserve;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_MODE_TIMING;\n\ntypedef struct _ATOM_DTD_FORMAT\n{\n  USHORT  usPixClk;\n  USHORT  usHActive;\n  USHORT  usHBlanking_Time;\n  USHORT  usVActive;\n  USHORT  usVBlanking_Time;\t\t\t\n  USHORT  usHSyncOffset;\n  USHORT  usHSyncWidth;\n  USHORT  usVSyncOffset;\n  USHORT  usVSyncWidth;\n  USHORT  usImageHSize;\n  USHORT  usImageVSize;\n  UCHAR   ucHBorder;\n  UCHAR   ucVBorder;\n  ATOM_MODE_MISC_INFO_ACCESS susModeMiscInfo;\n  UCHAR   ucInternalModeNumber;\n  UCHAR   ucRefreshRate;\n}ATOM_DTD_FORMAT;\n\n/****************************************************************************/\t\n// Structure used in LVDS_InfoTable \n//  * Need a document to describe this table\n/****************************************************************************/\t\n#define SUPPORTED_LCD_REFRESHRATE_30Hz          0x0004\n#define SUPPORTED_LCD_REFRESHRATE_40Hz          0x0008\n#define SUPPORTED_LCD_REFRESHRATE_50Hz          0x0010\n#define SUPPORTED_LCD_REFRESHRATE_60Hz          0x0020\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=1\ntypedef struct _ATOM_LVDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usModePatchTableOffset;\n  USHORT              usSupportedRefreshRate;     //Refer to panel info table in ATOMBIOS extension Spec.\n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}\n                                                 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}\n                                                 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}\n                                                 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}\n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n}ATOM_LVDS_INFO;\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=2\ntypedef struct _ATOM_LVDS_INFO_V12\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT     sLCDTiming;\n  USHORT              usExtInfoTableOffset;\n  USHORT              usSupportedRefreshRate;     //Refer to panel info table in ATOMBIOS extension Spec.\n  USHORT              usOffDelayInMs;\n  UCHAR               ucPowerSequenceDigOntoDEin10Ms;\n  UCHAR               ucPowerSequenceDEtoBLOnin10Ms;\n  UCHAR               ucLVDS_Misc;               // Bit0:{=0:single, =1:dual},Bit1 {=0:666RGB, =1:888RGB},Bit2:3:{Grey level}\n                                                 // Bit4:{=0:LDI format for RGB888, =1 FPDI format for RGB888}\n                                                 // Bit5:{=0:Spatial Dithering disabled;1 Spatial Dithering enabled}\n                                                 // Bit6:{=0:Temporal Dithering disabled;1 Temporal Dithering enabled}\n  UCHAR               ucPanelDefaultRefreshRate;\n  UCHAR               ucPanelIdentification;\n  UCHAR               ucSS_Id;\n  USHORT              usLCDVenderID;\n  USHORT              usLCDProductID;\n  UCHAR               ucLCDPanel_SpecialHandlingCap; \n\tUCHAR\t\t\t\t\t\t\t\tucPanelInfoSize;\t\t\t\t\t//  start from ATOM_DTD_FORMAT to end of panel info, include ExtInfoTable\n  UCHAR               ucReserved[2];\n}ATOM_LVDS_INFO_V12;\n\n//Definitions for ucLCDPanel_SpecialHandlingCap:\n\n//Once DAL sees this CAP is set, it will read EDID from LCD on its own instead of using sLCDTiming in ATOM_LVDS_INFO_V12. \n//Other entries in ATOM_LVDS_INFO_V12 are still valid/useful to DAL \n#define\tLCDPANEL_CAP_READ_EDID                  0x1\n\n//If a design supports DRR (dynamic refresh rate) on internal panels (LVDS or EDP), this cap is set in ucLCDPanel_SpecialHandlingCap together\n//with multiple supported refresh rates@usSupportedRefreshRate. This cap should not be set when only slow refresh rate is supported (static\n//refresh rate switch by SW. This is only valid from ATOM_LVDS_INFO_V12\n#define\tLCDPANEL_CAP_DRR_SUPPORTED              0x2\n\n//Use this cap bit for a quick reference whether an embadded panel (LCD1 ) is LVDS or eDP.\n#define\tLCDPANEL_CAP_eDP                        0x4\n\n\n//Color Bit Depth definition in EDID V1.4 @BYTE 14h\n//Bit 6  5  4\n                              //      0  0  0  -  Color bit depth is undefined\n                              //      0  0  1  -  6 Bits per Primary Color\n                              //      0  1  0  -  8 Bits per Primary Color\n                              //      0  1  1  - 10 Bits per Primary Color\n                              //      1  0  0  - 12 Bits per Primary Color\n                              //      1  0  1  - 14 Bits per Primary Color\n                              //      1  1  0  - 16 Bits per Primary Color\n                              //      1  1  1  - Reserved\n\n#define PANEL_COLOR_BIT_DEPTH_MASK    0x70\n\n// Bit7:{=0:Random Dithering disabled;1 Random Dithering enabled}   \n#define PANEL_RANDOM_DITHER   0x80\n#define PANEL_RANDOM_DITHER_MASK   0x80\n\n\n#define ATOM_LVDS_INFO_LAST  ATOM_LVDS_INFO_V12\n\ntypedef struct  _ATOM_PATCH_RECORD_MODE\n{\n  UCHAR     ucRecordType;\n  USHORT    usHDisp;\n  USHORT    usVDisp;\n}ATOM_PATCH_RECORD_MODE;\n\ntypedef struct  _ATOM_LCD_RTS_RECORD\n{\n  UCHAR     ucRecordType;\n  UCHAR     ucRTSValue;\n}ATOM_LCD_RTS_RECORD;\n\n//!! If the record below exits, it shoud always be the first record for easy use in command table!!! \n// The record below is only used when LVDS_Info is present. From ATOM_LVDS_INFO_V12, use ucLCDPanel_SpecialHandlingCap instead.\ntypedef struct  _ATOM_LCD_MODE_CONTROL_CAP\n{\n  UCHAR     ucRecordType;\n  USHORT    usLCDCap;\n}ATOM_LCD_MODE_CONTROL_CAP;\n\n#define LCD_MODE_CAP_BL_OFF                   1\n#define LCD_MODE_CAP_CRTC_OFF                 2\n#define LCD_MODE_CAP_PANEL_OFF                4\n\ntypedef struct _ATOM_FAKE_EDID_PATCH_RECORD\n{\n  UCHAR ucRecordType;\n  UCHAR ucFakeEDIDLength;\n  UCHAR ucFakeEDIDString[1];    // This actually has ucFakeEdidLength elements.\n} ATOM_FAKE_EDID_PATCH_RECORD;\n\ntypedef struct  _ATOM_PANEL_RESOLUTION_PATCH_RECORD\n{\n   UCHAR    ucRecordType;\n   USHORT\t\tusHSize;\n   USHORT\t\tusVSize;\n}ATOM_PANEL_RESOLUTION_PATCH_RECORD;\n\n#define LCD_MODE_PATCH_RECORD_MODE_TYPE       1\n#define LCD_RTS_RECORD_TYPE                   2\n#define LCD_CAP_RECORD_TYPE                   3\n#define LCD_FAKE_EDID_PATCH_RECORD_TYPE       4\n#define LCD_PANEL_RESOLUTION_RECORD_TYPE      5\n#define ATOM_RECORD_END_TYPE                  0xFF\n\n/****************************Spread Spectrum Info Table Definitions **********************/\n\n//ucTableFormatRevision=1\n//ucTableContentRevision=2\ntypedef struct _ATOM_SPREAD_SPECTRUM_ASSIGNMENT\n{\n  USHORT              usSpreadSpectrumPercentage; \n  UCHAR               ucSpreadSpectrumType;\t    //Bit1=0 Down Spread,=1 Center Spread. Bit1=1 Ext. =0 Int. Bit2=1: PCIE REFCLK SS =0 iternal PPLL SS  Others:TBD\n  UCHAR               ucSS_Step;\n  UCHAR               ucSS_Delay;\n  UCHAR               ucSS_Id;\n  UCHAR               ucRecommendedRef_Div;\n  UCHAR               ucSS_Range;               //it was reserved for V11\n}ATOM_SPREAD_SPECTRUM_ASSIGNMENT;\n\n#define ATOM_MAX_SS_ENTRY                      16\n#define ATOM_DP_SS_ID1\t\t\t\t\t\t\t\t\t\t\t\t 0x0f1\t\t\t// SS ID for internal DP stream at 2.7Ghz. if ATOM_DP_SS_ID2 does not exist in SS_InfoTable, it is used for internal DP stream at 1.62Ghz as well. \n#define ATOM_DP_SS_ID2\t\t\t\t\t\t\t\t\t\t\t\t 0x0f2\t\t\t// SS ID for internal DP stream at 1.62Ghz, if it exists in SS_InfoTable. \n#define ATOM_LVLINK_2700MHz_SS_ID              0x0f3      // SS ID for LV link translator chip at 2.7Ghz\n#define ATOM_LVLINK_1620MHz_SS_ID              0x0f4      // SS ID for LV link translator chip at 1.62Ghz\n\n\n#define ATOM_SS_DOWN_SPREAD_MODE_MASK          0x00000000\n#define ATOM_SS_DOWN_SPREAD_MODE               0x00000000\n#define ATOM_SS_CENTRE_SPREAD_MODE_MASK        0x00000001\n#define ATOM_SS_CENTRE_SPREAD_MODE             0x00000001\n#define ATOM_INTERNAL_SS_MASK                  0x00000000\n#define ATOM_EXTERNAL_SS_MASK                  0x00000002\n#define EXEC_SS_STEP_SIZE_SHIFT                2\n#define EXEC_SS_DELAY_SHIFT                    4    \n#define ACTIVEDATA_TO_BLON_DELAY_SHIFT         4\n\ntypedef struct _ATOM_SPREAD_SPECTRUM_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_SPREAD_SPECTRUM_ASSIGNMENT   asSS_Info[ATOM_MAX_SS_ENTRY];\n}ATOM_SPREAD_SPECTRUM_INFO;\n\n/****************************************************************************/\t\n// Structure used in AnalogTV_InfoTable (Top level)\n/****************************************************************************/\t\n//ucTVBootUpDefaultStd definiton:\n\n//ATOM_TV_NTSC                1\n//ATOM_TV_NTSCJ               2\n//ATOM_TV_PAL                 3\n//ATOM_TV_PALM                4\n//ATOM_TV_PALCN               5\n//ATOM_TV_PALN                6\n//ATOM_TV_PAL60               7\n//ATOM_TV_SECAM               8\n\n//ucTVSupportedStd definition:\n#define NTSC_SUPPORT          0x1\n#define NTSCJ_SUPPORT         0x2\n\n#define PAL_SUPPORT           0x4\n#define PALM_SUPPORT          0x8\n#define PALCN_SUPPORT         0x10\n#define PALN_SUPPORT          0x20\n#define PAL60_SUPPORT         0x40\n#define SECAM_SUPPORT         0x80\n\n#define MAX_SUPPORTED_TV_TIMING    2\n\ntypedef struct _ATOM_ANALOG_TV_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    ucTV_SupportedStandard;\n  UCHAR                    ucTV_BootUpDefaultStandard; \n  UCHAR                    ucExt_TV_ASIC_ID;\n  UCHAR                    ucExt_TV_ASIC_SlaveAddr;\n  /*ATOM_DTD_FORMAT          aModeTimings[MAX_SUPPORTED_TV_TIMING];*/\n  ATOM_MODE_TIMING         aModeTimings[MAX_SUPPORTED_TV_TIMING];\n}ATOM_ANALOG_TV_INFO;\n\n#define MAX_SUPPORTED_TV_TIMING_V1_2    3\n\ntypedef struct _ATOM_ANALOG_TV_INFO_V1_2\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    ucTV_SupportedStandard;\n  UCHAR                    ucTV_BootUpDefaultStandard; \n  UCHAR                    ucExt_TV_ASIC_ID;\n  UCHAR                    ucExt_TV_ASIC_SlaveAddr;\n  ATOM_DTD_FORMAT          aModeTimings[MAX_SUPPORTED_TV_TIMING_V1_2];\n}ATOM_ANALOG_TV_INFO_V1_2;\n\ntypedef struct _ATOM_DPCD_INFO\n{\n  UCHAR   ucRevisionNumber;        //10h : Revision 1.0; 11h : Revision 1.1   \n  UCHAR   ucMaxLinkRate;           //06h : 1.62Gbps per lane; 0Ah = 2.7Gbps per lane\n  UCHAR   ucMaxLane;               //Bits 4:0 = MAX_LANE_COUNT (1/2/4). Bit 7 = ENHANCED_FRAME_CAP \n  UCHAR   ucMaxDownSpread;         //Bit0 = 0: No Down spread; Bit0 = 1: 0.5% (Subject to change according to DP spec)\n}ATOM_DPCD_INFO;\n\n#define ATOM_DPCD_MAX_LANE_MASK    0x1F\n\n/**************************************************************************/\n// VRAM usage and their defintions\n\n// One chunk of VRAM used by Bios are for HWICON surfaces,EDID data.\n// Current Mode timing and Dail Timing and/or STD timing data EACH device. They can be broken down as below.\n// All the addresses below are the offsets from the frame buffer start.They all MUST be Dword aligned!\n// To driver: The physical address of this memory portion=mmFB_START(4K aligned)+ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR\n// To Bios:  ATOMBIOS_VRAM_USAGE_START_ADDR+ATOM_x_ADDR->MM_INDEX \n\n#ifndef VESA_MEMORY_IN_64K_BLOCK\n#define VESA_MEMORY_IN_64K_BLOCK        0x100       //256*64K=16Mb (Max. VESA memory is 16Mb!)\n#endif\n\n#define ATOM_EDID_RAW_DATASIZE          256         //In Bytes\n#define ATOM_HWICON_SURFACE_SIZE        4096        //In Bytes\n#define ATOM_HWICON_INFOTABLE_SIZE      32\n#define MAX_DTD_MODE_IN_VRAM            6\n#define ATOM_DTD_MODE_SUPPORT_TBL_SIZE  (MAX_DTD_MODE_IN_VRAM*28)    //28= (SIZEOF ATOM_DTD_FORMAT) \n#define ATOM_STD_MODE_SUPPORT_TBL_SIZE  32*8                         //32 is a predefined number,8= (SIZEOF ATOM_STD_FORMAT)\n#define DFP_ENCODER_TYPE_OFFSET\t\t\t\t\t0x80\n#define DP_ENCODER_LANE_NUM_OFFSET\t\t\t0x84\n#define DP_ENCODER_LINK_RATE_OFFSET\t\t\t0x88\n\n#define ATOM_HWICON1_SURFACE_ADDR       0\n#define ATOM_HWICON2_SURFACE_ADDR       (ATOM_HWICON1_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_HWICON_INFOTABLE_ADDR      (ATOM_HWICON2_SURFACE_ADDR + ATOM_HWICON_SURFACE_SIZE)\n#define ATOM_CRT1_EDID_ADDR             (ATOM_HWICON_INFOTABLE_ADDR + ATOM_HWICON_INFOTABLE_SIZE)\n#define ATOM_CRT1_DTD_MODE_TBL_ADDR     (ATOM_CRT1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT1_STD_MODE_TBL_ADDR\t    (ATOM_CRT1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD1_EDID_ADDR             (ATOM_CRT1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD1_DTD_MODE_TBL_ADDR     (ATOM_LCD1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD1_STD_MODE_TBL_ADDR   \t(ATOM_LCD1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_TV1_DTD_MODE_TBL_ADDR      (ATOM_LCD1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP1_EDID_ADDR             (ATOM_TV1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP1_DTD_MODE_TBL_ADDR     (ATOM_DFP1_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP1_STD_MODE_TBL_ADDR\t    (ATOM_DFP1_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CRT2_EDID_ADDR             (ATOM_DFP1_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CRT2_DTD_MODE_TBL_ADDR     (ATOM_CRT2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CRT2_STD_MODE_TBL_ADDR\t    (ATOM_CRT2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_LCD2_EDID_ADDR             (ATOM_CRT2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_LCD2_DTD_MODE_TBL_ADDR     (ATOM_LCD2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_LCD2_STD_MODE_TBL_ADDR   \t(ATOM_LCD2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP6_EDID_ADDR             (ATOM_LCD2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP6_DTD_MODE_TBL_ADDR     (ATOM_DFP6_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP6_STD_MODE_TBL_ADDR     (ATOM_DFP6_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP2_EDID_ADDR             (ATOM_DFP6_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP2_DTD_MODE_TBL_ADDR     (ATOM_DFP2_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP2_STD_MODE_TBL_ADDR     (ATOM_DFP2_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_CV_EDID_ADDR               (ATOM_DFP2_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_CV_DTD_MODE_TBL_ADDR       (ATOM_CV_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_CV_STD_MODE_TBL_ADDR       (ATOM_CV_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP3_EDID_ADDR             (ATOM_CV_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP3_DTD_MODE_TBL_ADDR     (ATOM_DFP3_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP3_STD_MODE_TBL_ADDR     (ATOM_DFP3_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP4_EDID_ADDR             (ATOM_DFP3_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP4_DTD_MODE_TBL_ADDR     (ATOM_DFP4_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP4_STD_MODE_TBL_ADDR     (ATOM_DFP4_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DFP5_EDID_ADDR             (ATOM_DFP4_STD_MODE_TBL_ADDR + ATOM_STD_MODE_SUPPORT_TBL_SIZE)\n#define ATOM_DFP5_DTD_MODE_TBL_ADDR     (ATOM_DFP5_EDID_ADDR + ATOM_EDID_RAW_DATASIZE)\n#define ATOM_DFP5_STD_MODE_TBL_ADDR     (ATOM_DFP5_DTD_MODE_TBL_ADDR + ATOM_DTD_MODE_SUPPORT_TBL_SIZE)\n\n#define ATOM_DP_TRAINING_TBL_ADDR\t\t\t\t(ATOM_DFP5_STD_MODE_TBL_ADDR+ATOM_STD_MODE_SUPPORT_TBL_SIZE)       \n\n#define ATOM_STACK_STORAGE_START        (ATOM_DP_TRAINING_TBL_ADDR+256)       \n#define ATOM_STACK_STORAGE_END          ATOM_STACK_STORAGE_START+512        \n\n//The size below is in Kb!\n#define ATOM_VRAM_RESERVE_SIZE         ((((ATOM_STACK_STORAGE_END - ATOM_HWICON1_SURFACE_ADDR)>>10)+4)&0xFFFC)\n   \n#define\tATOM_VRAM_OPERATION_FLAGS_MASK         0xC0000000L\n#define ATOM_VRAM_OPERATION_FLAGS_SHIFT        30\n#define\tATOM_VRAM_BLOCK_NEEDS_NO_RESERVATION   0x1\n#define\tATOM_VRAM_BLOCK_NEEDS_RESERVATION      0x0\n\n/***********************************************************************************/\t\n// Structure used in VRAM_UsageByFirmwareTable\n// Note1: This table is filled by SetBiosReservationStartInFB in CoreCommSubs.asm\n//        at running time.   \n// note2: From RV770, the memory is more than 32bit addressable, so we will change \n//        ucTableFormatRevision=1,ucTableContentRevision=4, the strcuture remains \n//        exactly same as 1.1 and 1.2 (1.3 is never in use), but ulStartAddrUsedByFirmware \n//        (in offset to start of memory address) is KB aligned instead of byte aligend.\n/***********************************************************************************/\t\n// Note3:\n/* If we change usReserved to \"usFBUsedbyDrvInKB\", then to VBIOS this usFBUsedbyDrvInKB is a predefined, unchanged constant across VGA or non VGA adapter,\nfor CAIL, The size of FB access area is known, only thing missing is the Offset of FB Access area, so we can  have:\n\nIf (ulStartAddrUsedByFirmware!=0)\nFBAccessAreaOffset= ulStartAddrUsedByFirmware - usFBUsedbyDrvInKB;\nReserved area has been claimed by VBIOS including this FB access area; CAIL doesn't need to reserve any extra area for this purpose\nelse\t//Non VGA case\n if (FB_Size<=2Gb)\n    FBAccessAreaOffset= FB_Size - usFBUsedbyDrvInKB;\n else\n\t  FBAccessAreaOffset= Aper_Size - usFBUsedbyDrvInKB\n\nCAIL needs to claim an reserved area defined by FBAccessAreaOffset and usFBUsedbyDrvInKB in non VGA case.*/\n\n#define ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO\t\t\t1\n\ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usReserved;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_FIRMWARE_VRAM_RESERVE_INFO\tasFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE;\n\n// change verion to 1.5, when allow driver to allocate the vram area for command table access. \ntypedef struct _ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5\n{\n  ULONG   ulStartAddrUsedByFirmware;\n  USHORT  usFirmwareUseInKb;\n  USHORT  usFBUsedByDrvInKb;\n}ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5;\n\ntypedef struct _ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_FIRMWARE_VRAM_RESERVE_INFO_V1_5\tasFirmwareVramReserveInfo[ATOM_MAX_FIRMWARE_VRAM_USAGE_INFO];\n}ATOM_VRAM_USAGE_BY_FIRMWARE_V1_5;\n\n/****************************************************************************/\t\n// Structure used in GPIO_Pin_LUTTable\n/****************************************************************************/\t\ntypedef struct _ATOM_GPIO_PIN_ASSIGNMENT\n{\n  USHORT                   usGpioPin_AIndex;\n  UCHAR                    ucGpioPinBitShift;\n  UCHAR                    ucGPIO_ID;\n}ATOM_GPIO_PIN_ASSIGNMENT;\n\ntypedef struct _ATOM_GPIO_PIN_LUT\n{\n  ATOM_COMMON_TABLE_HEADER  sHeader;\n  ATOM_GPIO_PIN_ASSIGNMENT\tasGPIO_Pin[1];\n}ATOM_GPIO_PIN_LUT;\n\n/****************************************************************************/\t\n// Structure used in ComponentVideoInfoTable\t\n/****************************************************************************/\t\n#define GPIO_PIN_ACTIVE_HIGH          0x1\n\n#define MAX_SUPPORTED_CV_STANDARDS    5\n\n// definitions for ATOM_D_INFO.ucSettings\n#define ATOM_GPIO_SETTINGS_BITSHIFT_MASK  0x1F    // [4:0]\n#define ATOM_GPIO_SETTINGS_RESERVED_MASK  0x60    // [6:5] = must be zeroed out\n#define ATOM_GPIO_SETTINGS_ACTIVE_MASK    0x80    // [7]\n\ntypedef struct _ATOM_GPIO_INFO\n{\n  USHORT  usAOffset;\n  UCHAR   ucSettings;\n  UCHAR   ucReserved;\n}ATOM_GPIO_INFO;\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.ucMiscInfo (bit vector)\n#define ATOM_CV_RESTRICT_FORMAT_SELECTION           0x2\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.uc480i/uc480p/uc720p/uc1080i\n#define ATOM_GPIO_DEFAULT_MODE_EN                   0x80 //[7];\n#define ATOM_GPIO_SETTING_PERMODE_MASK              0x7F //[6:0]\n\n// definitions for ATOM_COMPONENT_VIDEO_INFO.ucLetterBoxMode\n//Line 3 out put 5V.\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_A       0x01     //represent gpio 3 state for 16:9\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_B       0x02     //represent gpio 4 state for 16:9\n#define ATOM_CV_LINE3_ASPECTRATIO_16_9_GPIO_SHIFT   0x0   \n\n//Line 3 out put 2.2V              \n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_A 0x04     //represent gpio 3 state for 4:3 Letter box\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_B 0x08     //represent gpio 4 state for 4:3 Letter box\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_LETBOX_GPIO_SHIFT 0x2     \n\n//Line 3 out put 0V\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_A        0x10     //represent gpio 3 state for 4:3\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_B        0x20     //represent gpio 4 state for 4:3\n#define ATOM_CV_LINE3_ASPECTRATIO_4_3_GPIO_SHIFT    0x4 \n\n#define ATOM_CV_LINE3_ASPECTRATIO_MASK              0x3F     // bit [5:0]\n\n#define ATOM_CV_LINE3_ASPECTRATIO_EXIST             0x80     //bit 7\n\n//GPIO bit index in gpio setting per mode value, also represend the block no. in gpio blocks.\n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_A   3   //bit 3 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.\n#define ATOM_GPIO_INDEX_LINE3_ASPECRATIO_GPIO_B   4   //bit 4 in uc480i/uc480p/uc720p/uc1080i, which represend the default gpio bit setting for the mode.\n\n\ntypedef struct _ATOM_COMPONENT_VIDEO_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  USHORT             usMask_PinRegisterIndex;\n  USHORT             usEN_PinRegisterIndex;\n  USHORT             usY_PinRegisterIndex;\n  USHORT             usA_PinRegisterIndex;\n  UCHAR              ucBitShift;\n  UCHAR              ucPinActiveState;  //ucPinActiveState: Bit0=1 active high, =0 active low\n  ATOM_DTD_FORMAT    sReserved;         // must be zeroed out\n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucReserved[3];\n  UCHAR              ucNumOfWbGpioBlocks; //For Component video D-Connector support. If zere, NTSC type connector\n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=1\ntypedef struct _ATOM_COMPONENT_VIDEO_INFO_V21\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR              ucMiscInfo;\n  UCHAR              uc480i;\n  UCHAR              uc480p;\n  UCHAR              uc720p;\n  UCHAR              uc1080i;\n  UCHAR              ucReserved;\n  UCHAR              ucLetterBoxMode;\n  UCHAR              ucNumOfWbGpioBlocks; //For Component video D-Connector support. If zere, NTSC type connector\n  ATOM_GPIO_INFO     aWbGpioStateBlock[MAX_SUPPORTED_CV_STANDARDS];\n  ATOM_DTD_FORMAT    aModeTimings[MAX_SUPPORTED_CV_STANDARDS];\n}ATOM_COMPONENT_VIDEO_INFO_V21;\n\n#define ATOM_COMPONENT_VIDEO_INFO_LAST  ATOM_COMPONENT_VIDEO_INFO_V21\n\n/****************************************************************************/\t\n// Structure used in object_InfoTable\n/****************************************************************************/\t\ntypedef struct _ATOM_OBJECT_HEADER\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset; //only available when Protection block is independent.\n  USHORT                    usDisplayPathTableOffset;\n}ATOM_OBJECT_HEADER;\n\ntypedef struct _ATOM_OBJECT_HEADER_V3\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  USHORT                    usConnectorObjectTableOffset;\n  USHORT                    usRouterObjectTableOffset;\n  USHORT                    usEncoderObjectTableOffset;\n  USHORT                    usProtectionObjectTableOffset; //only available when Protection block is independent.\n  USHORT                    usDisplayPathTableOffset;\n  USHORT                    usMiscObjectTableOffset;\n}ATOM_OBJECT_HEADER_V3;\n\ntypedef struct  _ATOM_DISPLAY_OBJECT_PATH\n{\n  USHORT    usDeviceTag;                                   //supported device \n  USHORT    usSize;                                        //the size of ATOM_DISPLAY_OBJECT_PATH\n  USHORT    usConnObjectId;                                //Connector Object ID \n  USHORT    usGPUObjectId;                                 //GPU ID \n  USHORT    usGraphicObjIds[1];                             //1st Encoder Obj source from GPU to last Graphic Obj destinate to connector.\n}ATOM_DISPLAY_OBJECT_PATH;\n\ntypedef struct _ATOM_DISPLAY_OBJECT_PATH_TABLE\n{\n  UCHAR                           ucNumOfDispPath;\n  UCHAR                           ucVersion;\n  UCHAR                           ucPadding[2];\n  ATOM_DISPLAY_OBJECT_PATH        asDispPath[1];\n}ATOM_DISPLAY_OBJECT_PATH_TABLE;\n\n\ntypedef struct _ATOM_OBJECT                                //each object has this structure    \n{\n  USHORT              usObjectID;\n  USHORT              usSrcDstTableOffset;\n  USHORT              usRecordOffset;                     //this pointing to a bunch of records defined below\n  USHORT              usReserved;\n}ATOM_OBJECT;\n\ntypedef struct _ATOM_OBJECT_TABLE                         //Above 4 object table offset pointing to a bunch of objects all have this structure     \n{\n  UCHAR               ucNumberOfObjects;\n  UCHAR               ucPadding[3];\n  ATOM_OBJECT         asObjects[1];\n}ATOM_OBJECT_TABLE;\n\ntypedef struct _ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT         //usSrcDstTableOffset pointing to this structure\n{\n  UCHAR               ucNumberOfSrc;\n  USHORT              usSrcObjectID[1];\n  UCHAR               ucNumberOfDst;\n  USHORT              usDstObjectID[1];\n}ATOM_SRC_DST_TABLE_FOR_ONE_OBJECT;\n\n\n//Two definitions below are for OPM on MXM module designs\n\n#define EXT_HPDPIN_LUTINDEX_0                   0\n#define EXT_HPDPIN_LUTINDEX_1                   1\n#define EXT_HPDPIN_LUTINDEX_2                   2\n#define EXT_HPDPIN_LUTINDEX_3                   3\n#define EXT_HPDPIN_LUTINDEX_4                   4\n#define EXT_HPDPIN_LUTINDEX_5                   5\n#define EXT_HPDPIN_LUTINDEX_6                   6\n#define EXT_HPDPIN_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES   (EXT_HPDPIN_LUTINDEX_7+1)\n\n#define EXT_AUXDDC_LUTINDEX_0                   0\n#define EXT_AUXDDC_LUTINDEX_1                   1\n#define EXT_AUXDDC_LUTINDEX_2                   2\n#define EXT_AUXDDC_LUTINDEX_3                   3\n#define EXT_AUXDDC_LUTINDEX_4                   4\n#define EXT_AUXDDC_LUTINDEX_5                   5\n#define EXT_AUXDDC_LUTINDEX_6                   6\n#define EXT_AUXDDC_LUTINDEX_7                   7\n#define MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES   (EXT_AUXDDC_LUTINDEX_7+1)\n\ntypedef struct _EXT_DISPLAY_PATH\n{\n  USHORT  usDeviceTag;                    //A bit vector to show what devices are supported \n  USHORT  usDeviceACPIEnum;               //16bit device ACPI id. \n  USHORT  usDeviceConnector;              //A physical connector for displays to plug in, using object connector definitions\n  UCHAR   ucExtAUXDDCLutIndex;            //An index into external AUX/DDC channel LUT\n  UCHAR   ucExtHPDPINLutIndex;            //An index into external HPD pin LUT\n  USHORT  usExtEncoderObjId;              //external encoder object id\n  USHORT  usReserved[3]; \n}EXT_DISPLAY_PATH;\n   \n#define NUMBER_OF_UCHAR_FOR_GUID          16\n#define MAX_NUMBER_OF_EXT_DISPLAY_PATH    7\n\ntypedef  struct _ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;\n  UCHAR                    ucGuid [NUMBER_OF_UCHAR_FOR_GUID];     // a GUID is a 16 byte long string\n  EXT_DISPLAY_PATH         sPath[MAX_NUMBER_OF_EXT_DISPLAY_PATH]; // total of fixed 7 entries.\n  UCHAR                    ucChecksum;                            // a  simple Checksum of the sum of whole structure equal to 0x0. \n  UCHAR                    Reserved [7];                          // for potential expansion\n}ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO;\n\n//Related definitions, all records are differnt but they have a commond header\ntypedef struct _ATOM_COMMON_RECORD_HEADER\n{\n  UCHAR               ucRecordType;                      //An emun to indicate the record type\n  UCHAR               ucRecordSize;                      //The size of the whole record in byte\n}ATOM_COMMON_RECORD_HEADER;\n\n\n#define ATOM_I2C_RECORD_TYPE                           1         \n#define ATOM_HPD_INT_RECORD_TYPE                       2\n#define ATOM_OUTPUT_PROTECTION_RECORD_TYPE             3\n#define ATOM_CONNECTOR_DEVICE_TAG_RECORD_TYPE          4\n#define\tATOM_CONNECTOR_DVI_EXT_INPUT_RECORD_TYPE\t     5 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_ENCODER_FPGA_CONTROL_RECORD_TYPE          6 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD_TYPE      7\n#define ATOM_JTAG_RECORD_TYPE                          8 //Obsolete, switch to use GPIO_CNTL_RECORD_TYPE\n#define ATOM_OBJECT_GPIO_CNTL_RECORD_TYPE              9\n#define ATOM_ENCODER_DVO_CF_RECORD_TYPE               10\n#define ATOM_CONNECTOR_CF_RECORD_TYPE                 11\n#define\tATOM_CONNECTOR_HARDCODE_DTD_RECORD_TYPE\t      12\n#define ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD_TYPE  13\n#define ATOM_ROUTER_DDC_PATH_SELECT_RECORD_TYPE\t      14\n#define ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD_TYPE\t15\n#define ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE          16 //This is for the case when connectors are not known to object table\n#define ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE          17 //This is for the case when connectors are not known to object table\n#define ATOM_OBJECT_LINK_RECORD_TYPE                   18 //Once this record is present under one object, it indicats the oobject is linked to another obj described by the record\n#define ATOM_CONNECTOR_REMOTE_CAP_RECORD_TYPE          19\n\n\n//Must be updated when new record type is added,equal to that record definition!\n#define ATOM_MAX_OBJECT_RECORD_NUMBER             ATOM_CONNECTOR_REMOTE_CAP_RECORD_TYPE\n\ntypedef struct  _ATOM_I2C_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          sucI2cId; \n  UCHAR                       ucI2CAddr;              //The slave address, it's 0 when the record is attached to connector for DDC\n}ATOM_I2C_RECORD;\n\ntypedef struct  _ATOM_HPD_INT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDIntGPIOID;         //Corresponding block in GPIO_PIN_INFO table gives the pin info           \n  UCHAR                       ucPlugged_PinState;\n}ATOM_HPD_INT_RECORD;\n\n\ntypedef struct  _ATOM_OUTPUT_PROTECTION_RECORD \n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucProtectionFlag;\n  UCHAR                       ucReserved;\n}ATOM_OUTPUT_PROTECTION_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG\n{\n  ULONG                       ulACPIDeviceEnum;       //Reserved for now\n  USHORT                      usDeviceID;             //This Id is same as \"ATOM_DEVICE_XXX_SUPPORT\"\n  USHORT                      usPadding;\n}ATOM_CONNECTOR_DEVICE_TAG;\n\ntypedef struct  _ATOM_CONNECTOR_DEVICE_TAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucNumberOfDevice;\n  UCHAR                       ucReserved;\n  ATOM_CONNECTOR_DEVICE_TAG   asDeviceTag[1];         //This Id is same as \"ATOM_DEVICE_XXX_SUPPORT\", 1 is only for allocation\n}ATOM_CONNECTOR_DEVICE_TAG_RECORD;\n\n\ntypedef struct  _ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR\t\t\t\t\t\t            ucConfigGPIOID;\n  UCHAR\t\t\t\t\t\t            ucConfigGPIOState;\t    //Set to 1 when it's active high to enable external flow in\n  UCHAR                       ucFlowinGPIPID;\n  UCHAR                       ucExtInGPIPID;\n}ATOM_CONNECTOR_DVI_EXT_INPUT_RECORD;\n\ntypedef struct  _ATOM_ENCODER_FPGA_CONTROL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucCTL1GPIO_ID;\n  UCHAR                       ucCTL1GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTL2GPIO_ID;\n  UCHAR                       ucCTL2GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTL3GPIO_ID;\n  UCHAR                       ucCTL3GPIOState;        //Set to 1 when it's active high\n  UCHAR                       ucCTLFPGA_IN_ID;\n  UCHAR                       ucPadding[3];\n}ATOM_ENCODER_FPGA_CONTROL_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucGPIOID;               //Corresponding block in GPIO_PIN_INFO table gives the pin info \n  UCHAR                       ucTVActiveState;        //Indicating when the pin==0 or 1 when TV is connected\n}ATOM_CONNECTOR_CVTV_SHARE_DIN_RECORD;\n\ntypedef struct  _ATOM_JTAG_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucTMSGPIO_ID;\n  UCHAR                       ucTMSGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTCKGPIO_ID;\n  UCHAR                       ucTCKGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTDOGPIO_ID;\n  UCHAR                       ucTDOGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucTDIGPIO_ID;\n  UCHAR                       ucTDIGPIOState;         //Set to 1 when it's active high\n  UCHAR                       ucPadding[2];\n}ATOM_JTAG_RECORD;\n\n\n//The following generic object gpio pin control record type will replace JTAG_RECORD/FPGA_CONTROL_RECORD/DVI_EXT_INPUT_RECORD above gradually\ntypedef struct _ATOM_GPIO_PIN_CONTROL_PAIR\n{\n  UCHAR                       ucGPIOID;               // GPIO_ID, find the corresponding ID in GPIO_LUT table\n  UCHAR                       ucGPIO_PinState;        // Pin state showing how to set-up the pin\n}ATOM_GPIO_PIN_CONTROL_PAIR;\n\ntypedef struct  _ATOM_OBJECT_GPIO_CNTL_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucFlags;                // Future expnadibility\n  UCHAR                       ucNumberOfPins;         // Number of GPIO pins used to control the object\n  ATOM_GPIO_PIN_CONTROL_PAIR  asGpio[1];              // the real gpio pin pair determined by number of pins ucNumberOfPins\n}ATOM_OBJECT_GPIO_CNTL_RECORD;\n\n//Definitions for GPIO pin state \n#define GPIO_PIN_TYPE_INPUT             0x00\n#define GPIO_PIN_TYPE_OUTPUT            0x10\n#define GPIO_PIN_TYPE_HW_CONTROL        0x20\n\n//For GPIO_PIN_TYPE_OUTPUT the following is defined \n#define GPIO_PIN_OUTPUT_STATE_MASK      0x01\n#define GPIO_PIN_OUTPUT_STATE_SHIFT     0\n#define GPIO_PIN_STATE_ACTIVE_LOW       0x0\n#define GPIO_PIN_STATE_ACTIVE_HIGH      0x1\n\n// Indexes to GPIO array in GLSync record \n#define ATOM_GPIO_INDEX_GLSYNC_REFCLK    0\n#define ATOM_GPIO_INDEX_GLSYNC_HSYNC     1\n#define ATOM_GPIO_INDEX_GLSYNC_VSYNC     2\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_REQ  3\n#define ATOM_GPIO_INDEX_GLSYNC_SWAP_GNT  4\n#define ATOM_GPIO_INDEX_GLSYNC_INTERRUPT 5\n#define ATOM_GPIO_INDEX_GLSYNC_V_RESET   6\n#define ATOM_GPIO_INDEX_GLSYNC_MAX       7\n\ntypedef struct  _ATOM_ENCODER_DVO_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ULONG                       ulStrengthControl;      // DVOA strength control for CF\n  UCHAR                       ucPadding[2];\n}ATOM_ENCODER_DVO_CF_RECORD;\n\n// value for ATOM_CONNECTOR_CF_RECORD.ucConnectedDvoBundle\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_UPPER12BITBUNDLEA   1\n#define ATOM_CONNECTOR_CF_RECORD_CONNECTED_LOWER12BITBUNDLEB   2\n\ntypedef struct  _ATOM_CONNECTOR_CF_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usMaxPixClk;\n  UCHAR                       ucFlowCntlGpioId;\n  UCHAR                       ucSwapCntlGpioId;\n  UCHAR                       ucConnectedDvoBundle;\n  UCHAR                       ucPadding;\n}ATOM_CONNECTOR_CF_RECORD;\n\ntypedef struct  _ATOM_CONNECTOR_HARDCODE_DTD_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n\tATOM_DTD_FORMAT\t\t\t\t\t\t\tasTiming;\n}ATOM_CONNECTOR_HARDCODE_DTD_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;                //ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD_TYPE\n  UCHAR                       ucSubConnectorType;     //CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D|X_ID_DUAL_LINK_DVI_D|HDMI_TYPE_A\n  UCHAR                       ucReserved;\n}ATOM_CONNECTOR_PCIE_SUBCONNECTOR_RECORD;\n\n\ntypedef struct _ATOM_ROUTER_DDC_PATH_SELECT_RECORD\n{\n\tATOM_COMMON_RECORD_HEADER   sheader;                \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxType;\t\t\t\t\t\t\t//decide the number of ucMuxState, =0, no pin state, =1: single state with complement, >1: multiple state\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxControlPin;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxState[2];\t\t\t\t\t//for alligment purpose\n}ATOM_ROUTER_DDC_PATH_SELECT_RECORD;\n\ntypedef struct _ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD\n{\n\tATOM_COMMON_RECORD_HEADER   sheader;                \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxType;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxControlPin;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMuxState[2];\t\t\t\t\t//for alligment purpose\n}ATOM_ROUTER_DATA_CLOCK_PATH_SELECT_RECORD;\n\n// define ucMuxType\n#define ATOM_ROUTER_MUX_PIN_STATE_MASK\t\t\t\t\t\t\t\t0x0f\n#define ATOM_ROUTER_MUX_PIN_SINGLE_STATE_COMPLEMENT\t\t0x01\n\ntypedef struct _ATOM_CONNECTOR_HPDPIN_LUT_RECORD     //record for ATOM_CONNECTOR_HPDPIN_LUT_RECORD_TYPE\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  UCHAR                       ucHPDPINMap[MAX_NUMBER_OF_EXT_HPDPIN_LUT_ENTRIES];  //An fixed size array which maps external pins to internal GPIO_PIN_INFO table \n}ATOM_CONNECTOR_HPDPIN_LUT_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_AUXDDC_LUT_RECORD  //record for ATOM_CONNECTOR_AUXDDC_LUT_RECORD_TYPE\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  ATOM_I2C_ID_CONFIG          ucAUXDDCMap[MAX_NUMBER_OF_EXT_AUXDDC_LUT_ENTRIES];  //An fixed size array which maps external pins to internal DDC ID\n}ATOM_CONNECTOR_AUXDDC_LUT_RECORD;\n\ntypedef struct _ATOM_OBJECT_LINK_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usObjectID;         //could be connector, encorder or other object in object.h\n}ATOM_OBJECT_LINK_RECORD;\n\ntypedef struct _ATOM_CONNECTOR_REMOTE_CAP_RECORD\n{\n  ATOM_COMMON_RECORD_HEADER   sheader;\n  USHORT                      usReserved;\n}ATOM_CONNECTOR_REMOTE_CAP_RECORD;\n\n/****************************************************************************/\t\n// ASIC voltage data table\n/****************************************************************************/\t\ntypedef struct  _ATOM_VOLTAGE_INFO_HEADER\n{\n   USHORT   usVDDCBaseLevel;                //In number of 50mv unit\n   USHORT   usReserved;                     //For possible extension table offset\n   UCHAR    ucNumOfVoltageEntries;\n   UCHAR    ucBytesPerVoltageEntry;\n   UCHAR    ucVoltageStep;                  //Indicating in how many mv increament is one step, 0.5mv unit\n   UCHAR    ucDefaultVoltageEntry;\n   UCHAR    ucVoltageControlI2cLine;\n   UCHAR    ucVoltageControlAddress;\n   UCHAR    ucVoltageControlOffset;\n}ATOM_VOLTAGE_INFO_HEADER;\n\ntypedef struct  _ATOM_VOLTAGE_INFO\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n   ATOM_VOLTAGE_INFO_HEADER viHeader;\n   UCHAR    ucVoltageEntries[64];            //64 is for allocation, the actual number of entry is present at ucNumOfVoltageEntries*ucBytesPerVoltageEntry\n}ATOM_VOLTAGE_INFO;\n\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA\n{\n   USHORT   usVoltageBaseLevel;             // In number of 1mv unit\n   USHORT   usVoltageStep;                  // Indicating in how many mv increament is one step, 1mv unit\n\t UCHAR\t\tucNumOfVoltageEntries;\t\t\t\t\t// Number of Voltage Entry, which indicate max Voltage\n\t UCHAR\t\tucFlag;\t\t\t\t\t\t\t\t\t\t\t\t\t// bit0=0 :step is 1mv =1 0.5mv\n\t UCHAR\t\tucBaseVID;\t\t\t\t\t\t\t\t\t\t\t// if there is no lookup table, VID= BaseVID + ( Vol - BaseLevle ) /VoltageStep\n\t UCHAR\t\tucReserved;\n\t UCHAR\t\tucVIDAdjustEntries[32];\t\t\t\t\t// 32 is for allocation, the actual number of entry is present at ucNumOfVoltageEntries\n}ATOM_VOLTAGE_FORMULA;\n\ntypedef struct  _VOLTAGE_LUT_ENTRY\n{\n\t USHORT\t\tusVoltageCode;\t\t\t\t\t\t\t\t\t// The Voltage ID, either GPIO or I2C code\n\t USHORT\t\tusVoltageValue;\t\t\t\t\t\t\t\t\t// The corresponding Voltage Value, in mV\n}VOLTAGE_LUT_ENTRY;\n\ntypedef struct  _ATOM_VOLTAGE_FORMULA_V2\n{\n\t UCHAR\t\tucNumOfVoltageEntries;\t\t\t\t\t// Number of Voltage Entry, which indicate max Voltage\n\t UCHAR\t\tucReserved[3];\n\t VOLTAGE_LUT_ENTRY asVIDAdjustEntries[32];// 32 is for allocation, the actual number of entries is in ucNumOfVoltageEntries\n}ATOM_VOLTAGE_FORMULA_V2;\n\ntypedef struct _ATOM_VOLTAGE_CONTROL\n{\n\tUCHAR\t\t ucVoltageControlId;\t\t\t\t\t\t\t//Indicate it is controlled by I2C or GPIO or HW state machine\t\t\n  UCHAR    ucVoltageControlI2cLine;\n  UCHAR    ucVoltageControlAddress;\n  UCHAR    ucVoltageControlOffset;\t \t\n  USHORT   usGpioPin_AIndex;\t\t\t\t\t\t\t\t//GPIO_PAD register index\n  UCHAR    ucGpioPinBitShift[9];\t\t\t\t\t\t//at most 8 pin support 255 VIDs, termintate with 0xff\n\tUCHAR\t\t ucReserved;\n}ATOM_VOLTAGE_CONTROL;\n\n// Define ucVoltageControlId\n#define\tVOLTAGE_CONTROLLED_BY_HW\t\t\t\t\t\t\t0x00\n#define\tVOLTAGE_CONTROLLED_BY_I2C_MASK\t\t\t\t0x7F\n#define\tVOLTAGE_CONTROLLED_BY_GPIO\t\t\t\t\t\t0x80\n#define\tVOLTAGE_CONTROL_ID_LM64\t\t\t\t\t\t\t\t0x01\t\t\t\t\t\t\t\t\t//I2C control, used for R5xx Core Voltage\n#define\tVOLTAGE_CONTROL_ID_DAC\t\t\t\t\t\t\t\t0x02\t\t\t\t\t\t\t\t\t//I2C control, used for R5xx/R6xx MVDDC,MVDDQ or VDDCI\n#define\tVOLTAGE_CONTROL_ID_VT116xM\t\t\t\t\t\t0x03\t\t\t\t\t\t\t\t\t//I2C control, used for R6xx Core Voltage\n#define VOLTAGE_CONTROL_ID_DS4402\t\t\t\t\t\t\t0x04\t\t\t\t\t\t\t\t\t\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT\n{\n \t UCHAR\t\tucVoltageType;\t\t\t\t\t\t\t\t\t//Indicate Voltage Source: VDDC, MVDDC, MVDDQ or MVDDCI\t \n\t UCHAR\t\tucSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//Size of Object\t\n\t ATOM_VOLTAGE_CONTROL\t\t\tasControl;\t\t\t//describ how to control \t \n \t ATOM_VOLTAGE_FORMULA\t\t\tasFormula;\t\t\t//Indicate How to convert real Voltage to VID \n}ATOM_VOLTAGE_OBJECT;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_V2\n{\n \t UCHAR\t\tucVoltageType;\t\t\t\t\t\t\t\t\t//Indicate Voltage Source: VDDC, MVDDC, MVDDQ or MVDDCI\t \n\t UCHAR\t\tucSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//Size of Object\t\n\t ATOM_VOLTAGE_CONTROL\t\t\tasControl;\t\t\t//describ how to control \t \n \t ATOM_VOLTAGE_FORMULA_V2\tasFormula;\t\t\t//Indicate How to convert real Voltage to VID \n}ATOM_VOLTAGE_OBJECT_V2;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n\t ATOM_VOLTAGE_OBJECT\t\t\tasVoltageObj[3];\t//Info for Voltage control\t  \t \n}ATOM_VOLTAGE_OBJECT_INFO;\n\ntypedef struct  _ATOM_VOLTAGE_OBJECT_INFO_V2\n{\n   ATOM_COMMON_TABLE_HEADER\tsHeader; \n\t ATOM_VOLTAGE_OBJECT_V2\t\t\tasVoltageObj[3];\t//Info for Voltage control\t  \t \n}ATOM_VOLTAGE_OBJECT_INFO_V2;\n\ntypedef struct  _ATOM_LEAKID_VOLTAGE\n{\n\tUCHAR\t\tucLeakageId;\n\tUCHAR\t\tucReserved;\n\tUSHORT\tusVoltage;\n}ATOM_LEAKID_VOLTAGE;\n\ntypedef struct  _ATOM_ASIC_PROFILE_VOLTAGE\n{\n\tUCHAR\t\tucProfileId;\n\tUCHAR\t\tucReserved;\n\tUSHORT\tusSize;\n\tUSHORT\tusEfuseSpareStartAddr;\n\tUSHORT\tusFuseIndex[8];\t\t\t\t\t\t\t\t\t\t\t\t//from LSB to MSB, Max 8bit,end of 0xffff if less than 8 efuse id, \n\tATOM_LEAKID_VOLTAGE\t\t\t\t\tasLeakVol[2];\t\t\t//Leakid and relatd voltage\n}ATOM_ASIC_PROFILE_VOLTAGE;\n\n//ucProfileId\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_VOLTAGE\t\t\t1\t\t\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_PERFORMANCE_VOLTAGE\t\t\t1\n#define\tATOM_ASIC_PROFILE_ID_EFUSE_THERMAL_VOLTAGE\t\t\t\t\t2\n\ntypedef struct  _ATOM_ASIC_PROFILING_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t\t\tasHeader; \n\tATOM_ASIC_PROFILE_VOLTAGE\t\t\tasVoltage;\n}ATOM_ASIC_PROFILING_INFO;\n\ntypedef struct _ATOM_POWER_SOURCE_OBJECT\n{\n\tUCHAR\tucPwrSrcId;\t\t\t\t\t\t\t\t\t\t\t\t\t// Power source\n\tUCHAR\tucPwrSensorType;\t\t\t\t\t\t\t\t\t\t// GPIO, I2C or none\n\tUCHAR\tucPwrSensId;\t\t\t\t\t\t\t\t\t\t\t  // if GPIO detect, it is GPIO id,  if I2C detect, it is I2C id\n\tUCHAR\tucPwrSensSlaveAddr;\t\t\t\t\t\t\t\t\t// Slave address if I2C detect\n\tUCHAR ucPwrSensRegIndex;\t\t\t\t\t\t\t\t\t// I2C register Index if I2C detect\n\tUCHAR ucPwrSensRegBitMask;\t\t\t\t\t\t\t\t// detect which bit is used if I2C detect\n\tUCHAR\tucPwrSensActiveState;\t\t\t\t\t\t\t\t// high active or low active\n\tUCHAR\tucReserve[3];\t\t\t\t\t\t\t\t\t\t\t\t// reserve\t\t\n\tUSHORT usSensPwr;\t\t\t\t\t\t\t\t\t\t\t\t\t// in unit of watt\n}ATOM_POWER_SOURCE_OBJECT;\n\ntypedef struct _ATOM_POWER_SOURCE_INFO\n{\n\t\tATOM_COMMON_TABLE_HEADER\t\tasHeader;\n\t\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tasPwrbehave[16];\n\t\tATOM_POWER_SOURCE_OBJECT\t\tasPwrObj[1];\n}ATOM_POWER_SOURCE_INFO;\n\n\n//Define ucPwrSrcId\n#define POWERSOURCE_PCIE_ID1\t\t\t\t\t\t0x00\n#define POWERSOURCE_6PIN_CONNECTOR_ID1\t0x01\n#define POWERSOURCE_8PIN_CONNECTOR_ID1\t0x02\n#define POWERSOURCE_6PIN_CONNECTOR_ID2\t0x04\n#define POWERSOURCE_8PIN_CONNECTOR_ID2\t0x08\n\n//define ucPwrSensorId\n#define POWER_SENSOR_ALWAYS\t\t\t\t\t\t\t0x00\n#define POWER_SENSOR_GPIO\t\t\t\t\t\t\t\t0x01\n#define POWER_SENSOR_I2C\t\t\t\t\t\t\t\t0x02\n\ntypedef struct _ATOM_INTEGRATED_SYSTEM_INFO_V6\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  ULONG  ulBootUpEngineClock;\n  ULONG  ulDentistVCOFreq;          \n  ULONG  ulBootUpUMAClock;          \n  ULONG  ulReserved1[8];            \n  ULONG  ulBootUpReqDisplayVector;\n  ULONG  ulOtherDisplayMisc;\n  ULONG  ulGPUCapInfo;\n  ULONG  ulReserved2[3];            \n  ULONG  ulSystemConfig;            \n  ULONG  ulCPUCapInfo;              \n  USHORT usMaxNBVoltage;  \n  USHORT usMinNBVoltage;  \n  USHORT usBootUpNBVoltage;         \n  USHORT usExtDispConnInfoOffset;  \n  UCHAR  ucHtcTmpLmt;   \n  UCHAR  ucTjOffset;    \n  UCHAR  ucMemoryType;  \n  UCHAR  ucUMAChannelNumber;\n  ULONG  ulCSR_M3_ARB_CNTL_DEFAULT[10];  \n  ULONG  ulCSR_M3_ARB_CNTL_UVD[10]; \n  ULONG  ulCSR_M3_ARB_CNTL_FS3D[10];\n  ULONG  ulReserved3[42]; \n  ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO sExtDispConnInfo;   \n}ATOM_INTEGRATED_SYSTEM_INFO_V6;   \n\n/**********************************************************************************************************************\n// ATOM_INTEGRATED_SYSTEM_INFO_V6 Description\n//ulBootUpEngineClock:              VBIOS bootup Engine clock frequency, in 10kHz unit. \n//ulDentistVCOFreq:                 Dentist VCO clock in 10kHz unit. \n//ulBootUpUMAClock:                 System memory boot up clock frequency in 10Khz unit. \n//ulReserved1[8]                    Reserved by now, must be 0x0. \n//ulBootUpReqDisplayVector\t        VBIOS boot up display IDs\n//                                  ATOM_DEVICE_CRT1_SUPPORT                  0x0001\n//                                  ATOM_DEVICE_CRT2_SUPPORT                  0x0010\n//                                  ATOM_DEVICE_DFP1_SUPPORT                  0x0008 \n//                                  ATOM_DEVICE_DFP6_SUPPORT                  0x0040 \n//                                  ATOM_DEVICE_DFP2_SUPPORT                  0x0080       \n//                                  ATOM_DEVICE_DFP3_SUPPORT                  0x0200       \n//                                  ATOM_DEVICE_DFP4_SUPPORT                  0x0400        \n//                                  ATOM_DEVICE_DFP5_SUPPORT                  0x0800\n//                                  ATOM_DEVICE_LCD1_SUPPORT                  0x0002\n//ulOtherDisplayMisc      \t        Other display related flags, not defined yet. \n//ulGPUCapInfo                      TBD\n//ulReserved2[3]                    must be 0x0 for the reserved.\n//ulSystemConfig                    TBD\n//ulCPUCapInfo                      TBD\n//usMaxNBVoltage                    High NB voltage in unit of mv, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse. \n//usMinNBVoltage                    Low NB voltage in unit of mv, calculated using current VDDNB (D24F2xDC) and VDDNB offset fuse.\n//usBootUpNBVoltage                 Boot up NB voltage in unit of mv.\n//ucHtcTmpLmt                       Bit [22:16] of D24F3x64 Thermal Control (HTC) Register.\n//ucTjOffset                        Bit [28:22] of D24F3xE4 Thermtrip Status Register,may not be needed.\n//ucMemoryType                      [3:0]=1:DDR1;=2:DDR2;=3:DDR3.[7:4] is reserved.\n//ucUMAChannelNumber      \t        System memory channel numbers. \n//usExtDispConnectionInfoOffset     ATOM_EXTERNAL_DISPLAY_CONNECTION_INFO offset relative to beginning of this table. \n//ulCSR_M3_ARB_CNTL_DEFAULT[10]     Arrays with values for CSR M3 arbiter for default\n//ulCSR_M3_ARB_CNTL_UVD[10]         Arrays with values for CSR M3 arbiter for UVD playback.\n//ulCSR_M3_ARB_CNTL_FS3D[10]        Arrays with values for CSR M3 arbiter for Full Screen 3D applications.\n**********************************************************************************************************************/\n\n/**************************************************************************/\n// This portion is only used when ext thermal chip or engine/memory clock SS chip is populated on a design\n//Memory SS Info Table\n//Define Memory Clock SS chip ID\n#define ICS91719  1\n#define ICS91720  2\n\n//Define one structure to inform SW a \"block of data\" writing to external SS chip via I2C protocol\ntypedef struct _ATOM_I2C_DATA_RECORD\n{\n  UCHAR         ucNunberOfBytes;                                              //Indicates how many bytes SW needs to write to the external ASIC for one block, besides to \"Start\" and \"Stop\"\n  UCHAR         ucI2CData[1];                                                 //I2C data in bytes, should be less than 16 bytes usually\n}ATOM_I2C_DATA_RECORD;\n\n\n//Define one structure to inform SW how many blocks of data writing to external SS chip via I2C protocol, in addition to other information\ntypedef struct _ATOM_I2C_DEVICE_SETUP_INFO\n{\n  ATOM_I2C_ID_CONFIG_ACCESS       sucI2cId;               //I2C line and HW/SW assisted cap.\n  UCHAR\t\t                        ucSSChipID;             //SS chip being used\n  UCHAR\t\t                        ucSSChipSlaveAddr;      //Slave Address to set up this SS chip\n  UCHAR                           ucNumOfI2CDataRecords;  //number of data block\n  ATOM_I2C_DATA_RECORD            asI2CData[1];  \n}ATOM_I2C_DEVICE_SETUP_INFO;\n\n//==========================================================================================\ntypedef struct  _ATOM_ASIC_MVDD_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_I2C_DEVICE_SETUP_INFO      asI2CSetup[1];\n}ATOM_ASIC_MVDD_INFO;\n\n//==========================================================================================\n#define ATOM_MCLK_SS_INFO         ATOM_ASIC_MVDD_INFO\n\n//==========================================================================================\n/**************************************************************************/\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//Clock Out frequence (VCO ), in unit of 10Khz\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateInKhz;\t\t\t\t\t\t//in unit of kHz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit1=0 Down Spread,=1 Center Spread.\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT;\n\n//Define ucClockIndication, SW uses the IDs below to search if the SS is requried/enabled on a clock branch/signal type.\n//SS is not required or enabled if a match is not found.\n#define ASIC_INTERNAL_MEMORY_SS\t\t\t1\n#define ASIC_INTERNAL_ENGINE_SS\t\t\t2\n#define ASIC_INTERNAL_UVD_SS        3\n#define ASIC_INTERNAL_SS_ON_TMDS    4\n#define ASIC_INTERNAL_SS_ON_HDMI    5\n#define ASIC_INTERNAL_SS_ON_LVDS    6\n#define ASIC_INTERNAL_SS_ON_DP      7\n#define ASIC_INTERNAL_SS_ON_DCPLL   8\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V2\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//For mem/engine/uvd, Clock Out frequence (VCO ), in unit of 10Khz\n                                                    //For TMDS/HDMI/LVDS, it is pixel clock , for DP, it is link clock ( 27000 or 16200 )\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateIn10Hz;\t\t\t\t\t\t//in unit of 10Hz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit0=0 Down Spread,=1 Center Spread, bit1=0: internal SS bit1=1: external SS\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V2;\n\n//ucSpreadSpectrumMode\n//#define ATOM_SS_DOWN_SPREAD_MODE_MASK          0x00000000\n//#define ATOM_SS_DOWN_SPREAD_MODE               0x00000000\n//#define ATOM_SS_CENTRE_SPREAD_MODE_MASK        0x00000001\n//#define ATOM_SS_CENTRE_SPREAD_MODE             0x00000001\n//#define ATOM_INTERNAL_SS_MASK                  0x00000000\n//#define ATOM_EXTERNAL_SS_MASK                  0x00000002\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT\t\t      asSpreadSpectrum[4];\n}ATOM_ASIC_INTERNAL_SS_INFO;\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT_V2\t\t  asSpreadSpectrum[1];      //this is point only. \n}ATOM_ASIC_INTERNAL_SS_INFO_V2;\n\ntypedef struct _ATOM_ASIC_SS_ASSIGNMENT_V3\n{\n\tULONG\t\t\t\t\t\t\t\tulTargetClockRange;\t\t\t\t\t\t//For mem/engine/uvd, Clock Out frequence (VCO ), in unit of 10Khz\n                                                    //For TMDS/HDMI/LVDS, it is pixel clock , for DP, it is link clock ( 27000 or 16200 )\n  USHORT              usSpreadSpectrumPercentage;\t\t//in unit of 0.01%\n\tUSHORT\t\t\t\t\t\t\tusSpreadRateIn10Hz;\t\t\t\t\t\t//in unit of 10Hz, modulation freq\n  UCHAR               ucClockIndication;\t\t\t\t\t  //Indicate which clock source needs SS\n\tUCHAR\t\t\t\t\t\t\t\tucSpreadSpectrumMode;\t\t\t\t\t//Bit0=0 Down Spread,=1 Center Spread, bit1=0: internal SS bit1=1: external SS\n\tUCHAR\t\t\t\t\t\t\t\tucReserved[2];\n}ATOM_ASIC_SS_ASSIGNMENT_V3;\n\ntypedef struct _ATOM_ASIC_INTERNAL_SS_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER\t      sHeader; \n  ATOM_ASIC_SS_ASSIGNMENT_V3\t\t  asSpreadSpectrum[1];      //this is pointer only. \n}ATOM_ASIC_INTERNAL_SS_INFO_V3;\n\n\n//==============================Scratch Pad Definition Portion===============================\n#define ATOM_DEVICE_CONNECT_INFO_DEF  0\n#define ATOM_ROM_LOCATION_DEF         1\n#define ATOM_TV_STANDARD_DEF          2\n#define ATOM_ACTIVE_INFO_DEF          3\n#define ATOM_LCD_INFO_DEF             4\n#define ATOM_DOS_REQ_INFO_DEF         5\n#define ATOM_ACC_CHANGE_INFO_DEF      6\n#define ATOM_DOS_MODE_INFO_DEF        7\n#define ATOM_I2C_CHANNEL_STATUS_DEF   8\n#define ATOM_I2C_CHANNEL_STATUS1_DEF  9\n\n\n// BIOS_0_SCRATCH Definition \n#define ATOM_S0_CRT1_MONO               0x00000001L\n#define ATOM_S0_CRT1_COLOR              0x00000002L\n#define ATOM_S0_CRT1_MASK               (ATOM_S0_CRT1_MONO+ATOM_S0_CRT1_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE_A         0x00000004L\n#define ATOM_S0_TV1_SVIDEO_A            0x00000008L\n#define ATOM_S0_TV1_MASK_A              (ATOM_S0_TV1_COMPOSITE_A+ATOM_S0_TV1_SVIDEO_A)\n\n#define ATOM_S0_CV_A                    0x00000010L\n#define ATOM_S0_CV_DIN_A                0x00000020L\n#define ATOM_S0_CV_MASK_A               (ATOM_S0_CV_A+ATOM_S0_CV_DIN_A)\n\n\n#define ATOM_S0_CRT2_MONO               0x00000100L\n#define ATOM_S0_CRT2_COLOR              0x00000200L\n#define ATOM_S0_CRT2_MASK               (ATOM_S0_CRT2_MONO+ATOM_S0_CRT2_COLOR)\n\n#define ATOM_S0_TV1_COMPOSITE           0x00000400L\n#define ATOM_S0_TV1_SVIDEO              0x00000800L\n#define ATOM_S0_TV1_SCART               0x00004000L\n#define ATOM_S0_TV1_MASK                (ATOM_S0_TV1_COMPOSITE+ATOM_S0_TV1_SVIDEO+ATOM_S0_TV1_SCART)\n\n#define ATOM_S0_CV                      0x00001000L\n#define ATOM_S0_CV_DIN                  0x00002000L\n#define ATOM_S0_CV_MASK                 (ATOM_S0_CV+ATOM_S0_CV_DIN)\n\n#define ATOM_S0_DFP1                    0x00010000L\n#define ATOM_S0_DFP2                    0x00020000L\n#define ATOM_S0_LCD1                    0x00040000L\n#define ATOM_S0_LCD2                    0x00080000L\n#define ATOM_S0_DFP6                    0x00100000L\n#define ATOM_S0_DFP3                    0x00200000L\n#define ATOM_S0_DFP4                    0x00400000L\n#define ATOM_S0_DFP5                    0x00800000L\n\n#define ATOM_S0_DFP_MASK                ATOM_S0_DFP1 | ATOM_S0_DFP2 | ATOM_S0_DFP3 | ATOM_S0_DFP4 | ATOM_S0_DFP5 | ATOM_S0_DFP6\n\n#define ATOM_S0_FAD_REGISTER_BUG        0x02000000L // If set, indicates we are running a PCIE asic with \n                                                    // the FAD/HDP reg access bug.  Bit is read by DAL, this is obsolete from RV5xx\n\n#define ATOM_S0_THERMAL_STATE_MASK      0x1C000000L\n#define ATOM_S0_THERMAL_STATE_SHIFT     26\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASK 0xE0000000L\n#define ATOM_S0_SYSTEM_POWER_STATE_SHIFT 29 \n\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_AC     1\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_DC     2\n#define ATOM_S0_SYSTEM_POWER_STATE_VALUE_LITEAC 3\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S0_CRT1_MONOb0             0x01\n#define ATOM_S0_CRT1_COLORb0            0x02\n#define ATOM_S0_CRT1_MASKb0             (ATOM_S0_CRT1_MONOb0+ATOM_S0_CRT1_COLORb0)\n\n#define ATOM_S0_TV1_COMPOSITEb0         0x04\n#define ATOM_S0_TV1_SVIDEOb0            0x08\n#define ATOM_S0_TV1_MASKb0              (ATOM_S0_TV1_COMPOSITEb0+ATOM_S0_TV1_SVIDEOb0)\n\n#define ATOM_S0_CVb0                    0x10\n#define ATOM_S0_CV_DINb0                0x20\n#define ATOM_S0_CV_MASKb0               (ATOM_S0_CVb0+ATOM_S0_CV_DINb0)\n\n#define ATOM_S0_CRT2_MONOb1             0x01\n#define ATOM_S0_CRT2_COLORb1            0x02\n#define ATOM_S0_CRT2_MASKb1             (ATOM_S0_CRT2_MONOb1+ATOM_S0_CRT2_COLORb1)\n\n#define ATOM_S0_TV1_COMPOSITEb1         0x04\n#define ATOM_S0_TV1_SVIDEOb1            0x08\n#define ATOM_S0_TV1_SCARTb1             0x40\n#define ATOM_S0_TV1_MASKb1              (ATOM_S0_TV1_COMPOSITEb1+ATOM_S0_TV1_SVIDEOb1+ATOM_S0_TV1_SCARTb1)\n\n#define ATOM_S0_CVb1                    0x10\n#define ATOM_S0_CV_DINb1                0x20\n#define ATOM_S0_CV_MASKb1               (ATOM_S0_CVb1+ATOM_S0_CV_DINb1)\n\n#define ATOM_S0_DFP1b2                  0x01\n#define ATOM_S0_DFP2b2                  0x02\n#define ATOM_S0_LCD1b2                  0x04\n#define ATOM_S0_LCD2b2                  0x08\n#define ATOM_S0_DFP6b2                  0x10\n#define ATOM_S0_DFP3b2                  0x20\n#define ATOM_S0_DFP4b2                  0x40\n#define ATOM_S0_DFP5b2                  0x80\n\n\n#define ATOM_S0_THERMAL_STATE_MASKb3    0x1C\n#define ATOM_S0_THERMAL_STATE_SHIFTb3   2\n\n#define ATOM_S0_SYSTEM_POWER_STATE_MASKb3 0xE0\n#define ATOM_S0_LCD1_SHIFT              18\n\n// BIOS_1_SCRATCH Definition\n#define ATOM_S1_ROM_LOCATION_MASK       0x0000FFFFL\n#define ATOM_S1_PCI_BUS_DEV_MASK        0xFFFF0000L\n\n//\tBIOS_2_SCRATCH Definition\n#define ATOM_S2_TV1_STANDARD_MASK       0x0000000FL\n#define ATOM_S2_CURRENT_BL_LEVEL_MASK   0x0000FF00L\n#define ATOM_S2_CURRENT_BL_LEVEL_SHIFT  8\n\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK       0x0C000000L\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASK_SHIFT 26\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_CHANGE     0x10000000L\n\n#define ATOM_S2_DEVICE_DPMS_STATE       0x00010000L\n#define ATOM_S2_VRI_BRIGHT_ENABLE       0x20000000L\n\n#define ATOM_S2_DISPLAY_ROTATION_0_DEGREE     0x0\n#define ATOM_S2_DISPLAY_ROTATION_90_DEGREE    0x1\n#define ATOM_S2_DISPLAY_ROTATION_180_DEGREE   0x2\n#define ATOM_S2_DISPLAY_ROTATION_270_DEGREE   0x3\n#define ATOM_S2_DISPLAY_ROTATION_DEGREE_SHIFT 30\n#define ATOM_S2_DISPLAY_ROTATION_ANGLE_MASK   0xC0000000L\n\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S2_TV1_STANDARD_MASKb0     0x0F\n#define ATOM_S2_CURRENT_BL_LEVEL_MASKb1 0xFF\n#define ATOM_S2_DEVICE_DPMS_STATEb2     0x01\n\n#define ATOM_S2_DEVICE_DPMS_MASKw1      0x3FF\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_MASKb3     0x0C\n#define ATOM_S2_FORCEDLOWPWRMODE_STATE_CHANGEb3   0x10\n#define ATOM_S2_VRI_BRIGHT_ENABLEb3     0x20\n#define ATOM_S2_ROTATION_STATE_MASKb3   0xC0\n\n\n// BIOS_3_SCRATCH Definition\n#define ATOM_S3_CRT1_ACTIVE             0x00000001L\n#define ATOM_S3_LCD1_ACTIVE             0x00000002L\n#define ATOM_S3_TV1_ACTIVE              0x00000004L\n#define ATOM_S3_DFP1_ACTIVE             0x00000008L\n#define ATOM_S3_CRT2_ACTIVE             0x00000010L\n#define ATOM_S3_LCD2_ACTIVE             0x00000020L\n#define ATOM_S3_DFP6_ACTIVE             0x00000040L\n#define ATOM_S3_DFP2_ACTIVE             0x00000080L\n#define ATOM_S3_CV_ACTIVE               0x00000100L\n#define ATOM_S3_DFP3_ACTIVE\t\t\t\t\t\t\t0x00000200L\n#define ATOM_S3_DFP4_ACTIVE\t\t\t\t\t\t\t0x00000400L\n#define ATOM_S3_DFP5_ACTIVE\t\t\t\t\t\t\t0x00000800L\n\n#define ATOM_S3_DEVICE_ACTIVE_MASK      0x00000FFFL\n\n#define ATOM_S3_LCD_FULLEXPANSION_ACTIVE         0x00001000L\n#define ATOM_S3_LCD_EXPANSION_ASPEC_RATIO_ACTIVE 0x00002000L\n\n#define ATOM_S3_CRT1_CRTC_ACTIVE        0x00010000L\n#define ATOM_S3_LCD1_CRTC_ACTIVE        0x00020000L\n#define ATOM_S3_TV1_CRTC_ACTIVE         0x00040000L\n#define ATOM_S3_DFP1_CRTC_ACTIVE        0x00080000L\n#define ATOM_S3_CRT2_CRTC_ACTIVE        0x00100000L\n#define ATOM_S3_LCD2_CRTC_ACTIVE        0x00200000L\n#define ATOM_S3_DFP6_CRTC_ACTIVE        0x00400000L\n#define ATOM_S3_DFP2_CRTC_ACTIVE        0x00800000L\n#define ATOM_S3_CV_CRTC_ACTIVE          0x01000000L\n#define ATOM_S3_DFP3_CRTC_ACTIVE\t\t\t\t0x02000000L\n#define ATOM_S3_DFP4_CRTC_ACTIVE\t\t\t\t0x04000000L\n#define ATOM_S3_DFP5_CRTC_ACTIVE\t\t\t\t0x08000000L\n\n#define ATOM_S3_DEVICE_CRTC_ACTIVE_MASK 0x0FFF0000L\n#define ATOM_S3_ASIC_GUI_ENGINE_HUNG    0x20000000L\n//Below two definitions are not supported in pplib, but in the old powerplay in DAL\n#define ATOM_S3_ALLOW_FAST_PWR_SWITCH   0x40000000L\n#define ATOM_S3_RQST_GPU_USE_MIN_PWR    0x80000000L\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S3_CRT1_ACTIVEb0           0x01\n#define ATOM_S3_LCD1_ACTIVEb0           0x02\n#define ATOM_S3_TV1_ACTIVEb0            0x04\n#define ATOM_S3_DFP1_ACTIVEb0           0x08\n#define ATOM_S3_CRT2_ACTIVEb0           0x10\n#define ATOM_S3_LCD2_ACTIVEb0           0x20\n#define ATOM_S3_DFP6_ACTIVEb0           0x40\n#define ATOM_S3_DFP2_ACTIVEb0           0x80\n#define ATOM_S3_CV_ACTIVEb1             0x01\n#define ATOM_S3_DFP3_ACTIVEb1\t\t\t\t\t\t0x02\n#define ATOM_S3_DFP4_ACTIVEb1\t\t\t\t\t\t0x04\n#define ATOM_S3_DFP5_ACTIVEb1\t\t\t\t\t\t0x08\n\n#define ATOM_S3_ACTIVE_CRTC1w0          0xFFF\n\n#define ATOM_S3_CRT1_CRTC_ACTIVEb2      0x01\n#define ATOM_S3_LCD1_CRTC_ACTIVEb2      0x02\n#define ATOM_S3_TV1_CRTC_ACTIVEb2       0x04\n#define ATOM_S3_DFP1_CRTC_ACTIVEb2      0x08\n#define ATOM_S3_CRT2_CRTC_ACTIVEb2      0x10\n#define ATOM_S3_LCD2_CRTC_ACTIVEb2      0x20\n#define ATOM_S3_DFP6_CRTC_ACTIVEb2      0x40\n#define ATOM_S3_DFP2_CRTC_ACTIVEb2      0x80\n#define ATOM_S3_CV_CRTC_ACTIVEb3        0x01\n#define ATOM_S3_DFP3_CRTC_ACTIVEb3\t\t\t0x02\n#define ATOM_S3_DFP4_CRTC_ACTIVEb3\t\t\t0x04\n#define ATOM_S3_DFP5_CRTC_ACTIVEb3\t\t\t0x08\n\n#define ATOM_S3_ACTIVE_CRTC2w1          0xFFF\n\n// BIOS_4_SCRATCH Definition\n#define ATOM_S4_LCD1_PANEL_ID_MASK      0x000000FFL\n#define ATOM_S4_LCD1_REFRESH_MASK       0x0000FF00L\n#define ATOM_S4_LCD1_REFRESH_SHIFT      8\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S4_LCD1_PANEL_ID_MASKb0\t  0x0FF\n#define ATOM_S4_LCD1_REFRESH_MASKb1\t\t  ATOM_S4_LCD1_PANEL_ID_MASKb0\n#define ATOM_S4_VRAM_INFO_MASKb2        ATOM_S4_LCD1_PANEL_ID_MASKb0\n\n// BIOS_5_SCRATCH Definition, BIOS_5_SCRATCH is used by Firmware only !!!!\n#define ATOM_S5_DOS_REQ_CRT1b0          0x01\n#define ATOM_S5_DOS_REQ_LCD1b0          0x02\n#define ATOM_S5_DOS_REQ_TV1b0           0x04\n#define ATOM_S5_DOS_REQ_DFP1b0          0x08\n#define ATOM_S5_DOS_REQ_CRT2b0          0x10\n#define ATOM_S5_DOS_REQ_LCD2b0          0x20\n#define ATOM_S5_DOS_REQ_DFP6b0          0x40\n#define ATOM_S5_DOS_REQ_DFP2b0          0x80\n#define ATOM_S5_DOS_REQ_CVb1            0x01\n#define ATOM_S5_DOS_REQ_DFP3b1\t\t\t\t\t0x02\n#define ATOM_S5_DOS_REQ_DFP4b1\t\t\t\t\t0x04\n#define ATOM_S5_DOS_REQ_DFP5b1\t\t\t\t\t0x08\n\n#define ATOM_S5_DOS_REQ_DEVICEw0        0x0FFF\n\n#define ATOM_S5_DOS_REQ_CRT1            0x0001\n#define ATOM_S5_DOS_REQ_LCD1            0x0002\n#define ATOM_S5_DOS_REQ_TV1             0x0004\n#define ATOM_S5_DOS_REQ_DFP1            0x0008\n#define ATOM_S5_DOS_REQ_CRT2            0x0010\n#define ATOM_S5_DOS_REQ_LCD2            0x0020\n#define ATOM_S5_DOS_REQ_DFP6            0x0040\n#define ATOM_S5_DOS_REQ_DFP2            0x0080\n#define ATOM_S5_DOS_REQ_CV              0x0100\n#define ATOM_S5_DOS_REQ_DFP3            0x0200\n#define ATOM_S5_DOS_REQ_DFP4            0x0400\n#define ATOM_S5_DOS_REQ_DFP5            0x0800\n\n#define ATOM_S5_DOS_FORCE_CRT1b2        ATOM_S5_DOS_REQ_CRT1b0\n#define ATOM_S5_DOS_FORCE_TV1b2         ATOM_S5_DOS_REQ_TV1b0\n#define ATOM_S5_DOS_FORCE_CRT2b2        ATOM_S5_DOS_REQ_CRT2b0\n#define ATOM_S5_DOS_FORCE_CVb3          ATOM_S5_DOS_REQ_CVb1\n#define ATOM_S5_DOS_FORCE_DEVICEw1      (ATOM_S5_DOS_FORCE_CRT1b2+ATOM_S5_DOS_FORCE_TV1b2+ATOM_S5_DOS_FORCE_CRT2b2+\\\n                                        (ATOM_S5_DOS_FORCE_CVb3<<8))\n\n// BIOS_6_SCRATCH Definition\n#define ATOM_S6_DEVICE_CHANGE           0x00000001L\n#define ATOM_S6_SCALER_CHANGE           0x00000002L\n#define ATOM_S6_LID_CHANGE              0x00000004L\n#define ATOM_S6_DOCKING_CHANGE          0x00000008L\n#define ATOM_S6_ACC_MODE                0x00000010L\n#define ATOM_S6_EXT_DESKTOP_MODE        0x00000020L\n#define ATOM_S6_LID_STATE               0x00000040L\n#define ATOM_S6_DOCK_STATE              0x00000080L\n#define ATOM_S6_CRITICAL_STATE          0x00000100L\n#define ATOM_S6_HW_I2C_BUSY_STATE       0x00000200L\n#define ATOM_S6_THERMAL_STATE_CHANGE    0x00000400L\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS   0x00000800L\n#define ATOM_S6_REQ_LCD_EXPANSION_FULL         0x00001000L //Normal expansion Request bit for LCD\n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIO  0x00002000L //Aspect ratio expansion Request bit for LCD\n\n#define ATOM_S6_DISPLAY_STATE_CHANGE    0x00004000L        //This bit is recycled when ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE is set,previously it's SCL2_H_expansion\n#define ATOM_S6_I2C_STATE_CHANGE        0x00008000L        //This bit is recycled,when ATOM_BIOS_INFO_BIOS_SCRATCH6_SCL2_REDEFINE is set,previously it's SCL2_V_expansion\n\n#define ATOM_S6_ACC_REQ_CRT1            0x00010000L\n#define ATOM_S6_ACC_REQ_LCD1            0x00020000L\n#define ATOM_S6_ACC_REQ_TV1             0x00040000L\n#define ATOM_S6_ACC_REQ_DFP1            0x00080000L\n#define ATOM_S6_ACC_REQ_CRT2            0x00100000L\n#define ATOM_S6_ACC_REQ_LCD2            0x00200000L\n#define ATOM_S6_ACC_REQ_DFP6            0x00400000L\n#define ATOM_S6_ACC_REQ_DFP2            0x00800000L\n#define ATOM_S6_ACC_REQ_CV              0x01000000L\n#define ATOM_S6_ACC_REQ_DFP3\t\t\t\t\t\t0x02000000L\n#define ATOM_S6_ACC_REQ_DFP4\t\t\t\t\t\t0x04000000L\n#define ATOM_S6_ACC_REQ_DFP5\t\t\t\t\t\t0x08000000L\n\n#define ATOM_S6_ACC_REQ_MASK                0x0FFF0000L\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE    0x10000000L\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH    0x20000000L\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE       0x40000000L\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_MASK  0x80000000L\n\n//Byte aligned defintion for BIOS usage\n#define ATOM_S6_DEVICE_CHANGEb0         0x01\n#define ATOM_S6_SCALER_CHANGEb0         0x02\n#define ATOM_S6_LID_CHANGEb0            0x04\n#define ATOM_S6_DOCKING_CHANGEb0        0x08\n#define ATOM_S6_ACC_MODEb0              0x10\n#define ATOM_S6_EXT_DESKTOP_MODEb0      0x20\n#define ATOM_S6_LID_STATEb0             0x40\n#define ATOM_S6_DOCK_STATEb0            0x80\n#define ATOM_S6_CRITICAL_STATEb1        0x01\n#define ATOM_S6_HW_I2C_BUSY_STATEb1     0x02  \n#define ATOM_S6_THERMAL_STATE_CHANGEb1  0x04\n#define ATOM_S6_INTERRUPT_SET_BY_BIOSb1 0x08\n#define ATOM_S6_REQ_LCD_EXPANSION_FULLb1        0x10    \n#define ATOM_S6_REQ_LCD_EXPANSION_ASPEC_RATIOb1 0x20 \n\n#define ATOM_S6_ACC_REQ_CRT1b2          0x01\n#define ATOM_S6_ACC_REQ_LCD1b2          0x02\n#define ATOM_S6_ACC_REQ_TV1b2           0x04\n#define ATOM_S6_ACC_REQ_DFP1b2          0x08\n#define ATOM_S6_ACC_REQ_CRT2b2          0x10\n#define ATOM_S6_ACC_REQ_LCD2b2          0x20\n#define ATOM_S6_ACC_REQ_DFP6b2          0x40\n#define ATOM_S6_ACC_REQ_DFP2b2          0x80\n#define ATOM_S6_ACC_REQ_CVb3            0x01\n#define ATOM_S6_ACC_REQ_DFP3b3          0x02\n#define ATOM_S6_ACC_REQ_DFP4b3          0x04\n#define ATOM_S6_ACC_REQ_DFP5b3          0x08\n\n#define ATOM_S6_ACC_REQ_DEVICEw1        ATOM_S5_DOS_REQ_DEVICEw0\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGEb3 0x10\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCHb3 0x20\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGEb3    0x40\n#define ATOM_S6_CONFIG_DISPLAY_CHANGEb3    0x80\n\n#define ATOM_S6_DEVICE_CHANGE_SHIFT             0\n#define ATOM_S6_SCALER_CHANGE_SHIFT             1\n#define ATOM_S6_LID_CHANGE_SHIFT                2\n#define ATOM_S6_DOCKING_CHANGE_SHIFT            3\n#define ATOM_S6_ACC_MODE_SHIFT                  4\n#define ATOM_S6_EXT_DESKTOP_MODE_SHIFT          5\n#define ATOM_S6_LID_STATE_SHIFT                 6\n#define ATOM_S6_DOCK_STATE_SHIFT                7\n#define ATOM_S6_CRITICAL_STATE_SHIFT            8\n#define ATOM_S6_HW_I2C_BUSY_STATE_SHIFT         9\n#define ATOM_S6_THERMAL_STATE_CHANGE_SHIFT      10\n#define ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT     11\n#define ATOM_S6_REQ_SCALER_SHIFT                12\n#define ATOM_S6_REQ_SCALER_ARATIO_SHIFT         13\n#define ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT      14\n#define ATOM_S6_I2C_STATE_CHANGE_SHIFT          15\n#define ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT  28\n#define ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH_SHIFT  29\n#define ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT     30\n#define ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT     31\n\n// BIOS_7_SCRATCH Definition, BIOS_7_SCRATCH is used by Firmware only !!!!\n#define ATOM_S7_DOS_MODE_TYPEb0             0x03\n#define ATOM_S7_DOS_MODE_VGAb0              0x00\n#define ATOM_S7_DOS_MODE_VESAb0             0x01\n#define ATOM_S7_DOS_MODE_EXTb0              0x02\n#define ATOM_S7_DOS_MODE_PIXEL_DEPTHb0      0x0C\n#define ATOM_S7_DOS_MODE_PIXEL_FORMATb0     0xF0\n#define ATOM_S7_DOS_8BIT_DAC_ENb1           0x01\n#define ATOM_S7_DOS_MODE_NUMBERw1           0x0FFFF\n\n#define ATOM_S7_DOS_8BIT_DAC_EN_SHIFT       8\n\n// BIOS_8_SCRATCH Definition\n#define ATOM_S8_I2C_CHANNEL_BUSY_MASK       0x00000FFFF\n#define ATOM_S8_I2C_HW_ENGINE_BUSY_MASK     0x0FFFF0000   \n\n#define ATOM_S8_I2C_CHANNEL_BUSY_SHIFT      0\n#define ATOM_S8_I2C_ENGINE_BUSY_SHIFT       16\n\n// BIOS_9_SCRATCH Definition\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_MASK \n#define ATOM_S9_I2C_CHANNEL_COMPLETED_MASK  0x0000FFFF\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_MASK  \n#define ATOM_S9_I2C_CHANNEL_ABORTED_MASK    0xFFFF0000\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT \n#define ATOM_S9_I2C_CHANNEL_COMPLETED_SHIFT 0\n#endif\n#ifndef ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT   \n#define ATOM_S9_I2C_CHANNEL_ABORTED_SHIFT   16\n#endif\n\n \n#define ATOM_FLAG_SET                         0x20\n#define ATOM_FLAG_CLEAR                       0\n#define CLEAR_ATOM_S6_ACC_MODE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_ACC_MODE_SHIFT | ATOM_FLAG_CLEAR)\n#define SET_ATOM_S6_DEVICE_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DEVICE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_VRI_BRIGHTNESS_CHANGE     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_VRI_BRIGHTNESS_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SCALER_CHANGE             ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SCALER_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_LID_CHANGE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_CHANGE_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_LID_STATE                 ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_LID_STATE               ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_LID_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_DOCK_CHANGE\t\t\t          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCKING_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_DOCK_STATE                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_DOCK_STATE              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DOCK_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_THERMAL_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_THERMAL_STATE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_SYSTEM_POWER_MODE_CHANGE  ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_SYSTEM_POWER_MODE_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define SET_ATOM_S6_INTERRUPT_SET_BY_BIOS     ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_INTERRUPT_SET_BY_BIOS_SHIFT | ATOM_FLAG_SET)\n\n#define SET_ATOM_S6_CRITICAL_STATE            ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S6_CRITICAL_STATE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CRITICAL_STATE_SHIFT | ATOM_FLAG_CLEAR)\n\n#define SET_ATOM_S6_REQ_SCALER                ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_SET)  \n#define CLEAR_ATOM_S6_REQ_SCALER              ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_REQ_SCALER_ARATIO         ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S6_REQ_SCALER_ARATIO       ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_REQ_SCALER_ARATIO_SHIFT | ATOM_FLAG_CLEAR )\n\n#define SET_ATOM_S6_I2C_STATE_CHANGE          ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_I2C_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DISPLAY_STATE_CHANGE      ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_DISPLAY_STATE_CHANGE_SHIFT | ATOM_FLAG_SET )\n\n#define SET_ATOM_S6_DEVICE_RECONFIG           ((ATOM_ACC_CHANGE_INFO_DEF << 8 )|ATOM_S6_CONFIG_DISPLAY_CHANGE_SHIFT | ATOM_FLAG_SET)\n#define CLEAR_ATOM_S0_LCD1                    ((ATOM_DEVICE_CONNECT_INFO_DEF << 8 )|  ATOM_S0_LCD1_SHIFT | ATOM_FLAG_CLEAR )\n#define SET_ATOM_S7_DOS_8BIT_DAC_EN           ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_SET )\n#define CLEAR_ATOM_S7_DOS_8BIT_DAC_EN         ((ATOM_DOS_MODE_INFO_DEF << 8 )|ATOM_S7_DOS_8BIT_DAC_EN_SHIFT | ATOM_FLAG_CLEAR )\n\n/****************************************************************************/\t\n//Portion II: Definitinos only used in Driver\n/****************************************************************************/\n\n// Macros used by driver\n#ifdef __cplusplus\n#define GetIndexIntoMasterTable(MasterOrData, FieldName) ((reinterpret_cast<char*>(&(static_cast<ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES*>(0))->FieldName)-static_cast<char*>(0))/sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableFormatRevision )&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  (((static_cast<ATOM_COMMON_TABLE_HEADER*>(TABLE_HEADER_OFFSET))->ucTableContentRevision)&0x3F)\n#else // not __cplusplus\n#define\tGetIndexIntoMasterTable(MasterOrData, FieldName) (((char*)(&((ATOM_MASTER_LIST_OF_##MasterOrData##_TABLES*)0)->FieldName)-(char*)0)/sizeof(USHORT))\n\n#define GET_COMMAND_TABLE_COMMANDSET_REVISION(TABLE_HEADER_OFFSET) ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableFormatRevision)&0x3F)\n#define GET_COMMAND_TABLE_PARAMETER_REVISION(TABLE_HEADER_OFFSET)  ((((ATOM_COMMON_TABLE_HEADER*)TABLE_HEADER_OFFSET)->ucTableContentRevision)&0x3F)\n#endif // __cplusplus\n\n#define GET_DATA_TABLE_MAJOR_REVISION GET_COMMAND_TABLE_COMMANDSET_REVISION\n#define GET_DATA_TABLE_MINOR_REVISION GET_COMMAND_TABLE_PARAMETER_REVISION\n\n/****************************************************************************/\t\n//Portion III: Definitinos only used in VBIOS\n/****************************************************************************/\n#define ATOM_DAC_SRC\t\t\t\t\t0x80\n#define ATOM_SRC_DAC1\t\t\t\t\t0\n#define ATOM_SRC_DAC2\t\t\t\t\t0x80\n\ntypedef struct _MEMORY_PLLINIT_PARAMETERS\n{\n  ULONG ulTargetMemoryClock; //In 10Khz unit\n  UCHAR   ucAction;\t\t\t\t\t //not define yet\n  UCHAR   ucFbDiv_Hi;\t\t\t\t //Fbdiv Hi byte\n  UCHAR   ucFbDiv;\t\t\t\t\t //FB value\n  UCHAR   ucPostDiv;\t\t\t\t //Post div\n}MEMORY_PLLINIT_PARAMETERS;\n\n#define MEMORY_PLLINIT_PS_ALLOCATION  MEMORY_PLLINIT_PARAMETERS\n\n\n#define\tGPIO_PIN_WRITE\t\t\t\t\t\t\t\t\t\t\t\t\t0x01\t\t\t\n#define\tGPIO_PIN_READ\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x00\n\ntypedef struct  _GPIO_PIN_CONTROL_PARAMETERS\n{\n  UCHAR ucGPIO_ID;           //return value, read from GPIO pins\n  UCHAR ucGPIOBitShift;\t     //define which bit in uGPIOBitVal need to be update \n\tUCHAR ucGPIOBitVal;\t\t     //Set/Reset corresponding bit defined in ucGPIOBitMask\n  UCHAR ucAction;\t\t\t\t     //=GPIO_PIN_WRITE: Read; =GPIO_PIN_READ: Write\n}GPIO_PIN_CONTROL_PARAMETERS;\n\ntypedef struct _ENABLE_SCALER_PARAMETERS\n{\n  UCHAR ucScaler;            // ATOM_SCALER1, ATOM_SCALER2\n  UCHAR ucEnable;            // ATOM_SCALER_DISABLE or ATOM_SCALER_CENTER or ATOM_SCALER_EXPANSION\n  UCHAR ucTVStandard;        // \n  UCHAR ucPadding[1];\n}ENABLE_SCALER_PARAMETERS; \n#define ENABLE_SCALER_PS_ALLOCATION ENABLE_SCALER_PARAMETERS \n\n//ucEnable:\n#define SCALER_BYPASS_AUTO_CENTER_NO_REPLICATION    0\n#define SCALER_BYPASS_AUTO_CENTER_AUTO_REPLICATION  1\n#define SCALER_ENABLE_2TAP_ALPHA_MODE               2\n#define SCALER_ENABLE_MULTITAP_MODE                 3\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS\n{\n  ULONG  usHWIconHorzVertPosn;        // Hardware Icon Vertical position\n  UCHAR  ucHWIconVertOffset;          // Hardware Icon Vertical offset\n  UCHAR  ucHWIconHorzOffset;          // Hardware Icon Horizontal offset\n  UCHAR  ucSelection;                 // ATOM_CURSOR1 or ATOM_ICON1 or ATOM_CURSOR2 or ATOM_ICON2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n}ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS;\n\ntypedef struct _ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION\n{\n  ENABLE_HARDWARE_ICON_CURSOR_PARAMETERS  sEnableIcon;\n  ENABLE_CRTC_PARAMETERS                  sReserved;  \n}ENABLE_HARDWARE_ICON_CURSOR_PS_ALLOCATION;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\t\n  UCHAR  ucPadding[3];\n}ENABLE_GRAPH_SURFACE_PARAMETERS;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n  UCHAR  ucPadding[2];\n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_2;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3\n{\n  USHORT usHight;                     // Image Hight\n  USHORT usWidth;                     // Image Width\n  UCHAR  ucSurface;                   // Surface 1 or 2\n  UCHAR  ucEnable;                    // ATOM_ENABLE or ATOM_DISABLE\n  USHORT usDeviceId;                  // Active Device Id for this surface. If no device, set to 0. \n}ENABLE_GRAPH_SURFACE_PARAMETERS_V1_3;\n\ntypedef struct _ENABLE_GRAPH_SURFACE_PS_ALLOCATION\n{\n  ENABLE_GRAPH_SURFACE_PARAMETERS sSetSurface;          \n  ENABLE_YUV_PS_ALLOCATION        sReserved; // Don't set this one\n}ENABLE_GRAPH_SURFACE_PS_ALLOCATION;\n\ntypedef struct _MEMORY_CLEAN_UP_PARAMETERS\n{\n  USHORT  usMemoryStart;                //in 8Kb boundry, offset from memory base address\n  USHORT  usMemorySize;                 //8Kb blocks aligned\n}MEMORY_CLEAN_UP_PARAMETERS;\n#define MEMORY_CLEAN_UP_PS_ALLOCATION MEMORY_CLEAN_UP_PARAMETERS\n\ntypedef struct  _GET_DISPLAY_SURFACE_SIZE_PARAMETERS\n{\n  USHORT  usX_Size;                     //When use as input parameter, usX_Size indicates which CRTC                 \n  USHORT  usY_Size;\n}GET_DISPLAY_SURFACE_SIZE_PARAMETERS; \n\ntypedef struct _INDIRECT_IO_ACCESS\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  UCHAR                    IOAccessSequence[256];\n} INDIRECT_IO_ACCESS;\n\n#define INDIRECT_READ              0x00\n#define INDIRECT_WRITE             0x80\n\n#define INDIRECT_IO_MM             0\n#define INDIRECT_IO_PLL            1\n#define INDIRECT_IO_MC             2\n#define INDIRECT_IO_PCIE           3\n#define INDIRECT_IO_PCIEP          4\n#define INDIRECT_IO_NBMISC         5\n\n#define INDIRECT_IO_PLL_READ       INDIRECT_IO_PLL   | INDIRECT_READ\n#define INDIRECT_IO_PLL_WRITE      INDIRECT_IO_PLL   | INDIRECT_WRITE\n#define INDIRECT_IO_MC_READ        INDIRECT_IO_MC    | INDIRECT_READ\n#define INDIRECT_IO_MC_WRITE       INDIRECT_IO_MC    | INDIRECT_WRITE\n#define INDIRECT_IO_PCIE_READ      INDIRECT_IO_PCIE  | INDIRECT_READ\n#define INDIRECT_IO_PCIE_WRITE     INDIRECT_IO_PCIE  | INDIRECT_WRITE\n#define INDIRECT_IO_PCIEP_READ     INDIRECT_IO_PCIEP | INDIRECT_READ\n#define INDIRECT_IO_PCIEP_WRITE    INDIRECT_IO_PCIEP | INDIRECT_WRITE\n#define INDIRECT_IO_NBMISC_READ    INDIRECT_IO_NBMISC | INDIRECT_READ\n#define INDIRECT_IO_NBMISC_WRITE   INDIRECT_IO_NBMISC | INDIRECT_WRITE\n\ntypedef struct _ATOM_OEM_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  ATOM_I2C_ID_CONFIG_ACCESS sucI2cId;\n}ATOM_OEM_INFO;\n\ntypedef struct _ATOM_TV_MODE\n{\n   UCHAR\tucVMode_Num;\t\t\t  //Video mode number\n   UCHAR\tucTV_Mode_Num;\t\t\t//Internal TV mode number\n}ATOM_TV_MODE;\n\ntypedef struct _ATOM_BIOS_INT_TVSTD_MODE\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n   USHORT\tusTV_Mode_LUT_Offset;\t// Pointer to standard to internal number conversion table\n   USHORT\tusTV_FIFO_Offset;\t\t  // Pointer to FIFO entry table\n   USHORT\tusNTSC_Tbl_Offset;\t\t// Pointer to SDTV_Mode_NTSC table\n   USHORT\tusPAL_Tbl_Offset;\t\t  // Pointer to SDTV_Mode_PAL table \n   USHORT\tusCV_Tbl_Offset;\t\t  // Pointer to SDTV_Mode_PAL table \n}ATOM_BIOS_INT_TVSTD_MODE;\n\n\ntypedef struct _ATOM_TV_MODE_SCALER_PTR\n{\n   USHORT\tucFilter0_Offset;\t\t//Pointer to filter format 0 coefficients\n   USHORT\tusFilter1_Offset;\t\t//Pointer to filter format 0 coefficients\n   UCHAR\tucTV_Mode_Num;\n}ATOM_TV_MODE_SCALER_PTR;\n\ntypedef struct _ATOM_STANDARD_VESA_TIMING\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  ATOM_DTD_FORMAT \t\t\t\t aModeTimings[16];      // 16 is not the real array number, just for initial allocation\n}ATOM_STANDARD_VESA_TIMING;\n\n\ntypedef struct _ATOM_STD_FORMAT\n{ \n  USHORT    usSTD_HDisp;\n  USHORT    usSTD_VDisp;\n  USHORT    usSTD_RefreshRate;\n  USHORT    usReserved;\n}ATOM_STD_FORMAT;\n\ntypedef struct _ATOM_VESA_TO_EXTENDED_MODE\n{\n  USHORT  usVESA_ModeNumber;\n  USHORT  usExtendedModeNumber;\n}ATOM_VESA_TO_EXTENDED_MODE;\n\ntypedef struct _ATOM_VESA_TO_INTENAL_MODE_LUT\n{ \n  ATOM_COMMON_TABLE_HEADER   sHeader;  \n  ATOM_VESA_TO_EXTENDED_MODE asVESA_ToExtendedModeInfo[76];\n}ATOM_VESA_TO_INTENAL_MODE_LUT;\n\n/*************** ATOM Memory Related Data Structure ***********************/\ntypedef struct _ATOM_MEMORY_VENDOR_BLOCK{\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMemoryType;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucMemoryVendor;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucAdjMCId;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t\tucDynClkId;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulDllResetClkRange;\n}ATOM_MEMORY_VENDOR_BLOCK;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_ID_CONFIG{\n#if ATOM_BIG_ENDIAN\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n#else\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulMemClockRange:24;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tucMemBlkId:8;\n#endif\n}ATOM_MEMORY_SETTING_ID_CONFIG;\n\ntypedef union _ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS\n{\n  ATOM_MEMORY_SETTING_ID_CONFIG slAccess;\n  ULONG                         ulAccess;\n}ATOM_MEMORY_SETTING_ID_CONFIG_ACCESS;\n\n\ntypedef struct _ATOM_MEMORY_SETTING_DATA_BLOCK{\n\tATOM_MEMORY_SETTING_ID_CONFIG_ACCESS\t\t\tulMemoryID;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t        aulMemData[1];\n}ATOM_MEMORY_SETTING_DATA_BLOCK;\n\n\ntypedef struct _ATOM_INIT_REG_INDEX_FORMAT{\n\t USHORT\t\t\t\t\t\t\t\t\t\t\tusRegIndex;                                     // MC register index\n\t UCHAR\t\t\t\t\t\t\t\t\t\t\tucPreRegDataLength;                             // offset in ATOM_INIT_REG_DATA_BLOCK.saRegDataBuf\n}ATOM_INIT_REG_INDEX_FORMAT;\n\n\ntypedef struct _ATOM_INIT_REG_BLOCK{\n\tUSHORT\t\t\t\t\t\t\t\t\t\t\t\t\tusRegIndexTblSize;\t\t\t\t\t\t\t\t\t\t\t\t\t//size of asRegIndexBuf\n\tUSHORT\t\t\t\t\t\t\t\t\t\t\t\t\tusRegDataBlkSize;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//size of ATOM_MEMORY_SETTING_DATA_BLOCK\n\tATOM_INIT_REG_INDEX_FORMAT\t\t\tasRegIndexBuf[1];\n\tATOM_MEMORY_SETTING_DATA_BLOCK\tasRegDataBuf[1];\n}ATOM_INIT_REG_BLOCK;\n\n#define END_OF_REG_INDEX_BLOCK  0x0ffff\n#define END_OF_REG_DATA_BLOCK   0x00000000\n#define ATOM_INIT_REG_MASK_FLAG 0x80\n#define\tCLOCK_RANGE_HIGHEST\t\t\t0x00ffffff\n\n#define VALUE_DWORD             SIZEOF ULONG\n#define VALUE_SAME_AS_ABOVE     0\n#define VALUE_MASK_DWORD        0x84\n\n#define INDEX_ACCESS_RANGE_BEGIN\t    (VALUE_DWORD + 1)\n#define INDEX_ACCESS_RANGE_END\t\t    (INDEX_ACCESS_RANGE_BEGIN + 1)\n#define VALUE_INDEX_ACCESS_SINGLE\t    (INDEX_ACCESS_RANGE_END + 1)\n\n\ntypedef struct _ATOM_MC_INIT_PARAM_TABLE\n{ \n  ATOM_COMMON_TABLE_HEADER\t\tsHeader;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusAdjustARB_SEQDataOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitMemTypeTblOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitCommonTblOffset;\n  USHORT\t\t\t\t\t\t\t\t\t\t\tusMCInitPowerDownTblOffset;\n\tULONG\t\t\t\t\t\t\t\t\t\t\t\tulARB_SEQDataBuf[32];\n\tATOM_INIT_REG_BLOCK\t\t\t\t\tasMCInitMemType;\n\tATOM_INIT_REG_BLOCK\t\t\t\t\tasMCInitCommon;\n}ATOM_MC_INIT_PARAM_TABLE;\n\n\n#define _4Mx16              0x2\n#define _4Mx32              0x3\n#define _8Mx16              0x12\n#define _8Mx32              0x13\n#define _16Mx16             0x22\n#define _16Mx32             0x23\n#define _32Mx16             0x32\n#define _32Mx32             0x33\n#define _64Mx8              0x41\n#define _64Mx16             0x42\n\n#define SAMSUNG             0x1\n#define INFINEON            0x2\n#define ELPIDA              0x3\n#define ETRON               0x4\n#define NANYA               0x5\n#define HYNIX               0x6\n#define MOSEL               0x7\n#define WINBOND             0x8\n#define ESMT                0x9\n#define MICRON              0xF\n\n#define QIMONDA             INFINEON\n#define PROMOS              MOSEL\n#define KRETON              INFINEON\n\n/////////////Support for GDDR5 MC uCode to reside in upper 64K of ROM/////////////\n\n#define UCODE_ROM_START_ADDRESS\t\t0x1c000\n#define\tUCODE_SIGNATURE\t\t\t0x4375434d // 'MCuC' - MC uCode\n\n//uCode block header for reference\n\ntypedef struct _MCuCodeHeader\n{\n  ULONG  ulSignature;\n  UCHAR  ucRevision;\n  UCHAR  ucChecksum;\n  UCHAR  ucReserved1;\n  UCHAR  ucReserved2;\n  USHORT usParametersLength;\n  USHORT usUCodeLength;\n  USHORT usReserved1;\n  USHORT usReserved2;\n} MCuCodeHeader;\n\n//////////////////////////////////////////////////////////////////////////////////\n\n#define ATOM_MAX_NUMBER_OF_VRAM_MODULE\t16\n\n#define ATOM_VRAM_MODULE_MEMORY_VENDOR_ID_MASK\t0xF\ntypedef struct _ATOM_VRAM_MODULE_V1\n{\n  ULONG                      ulReserved;\n  USHORT                     usEMRSValue;  \n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] reserved;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender \n  UCHAR                      ucMemoryDeviceCfg; // [7:4]=0x0:4M;=0x1:8M;=0x2:16M;0x3:32M....[3:0]=0x0:x4;=0x1:x8;=0x2:x16;=0x3:x32...\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n  UCHAR                      ucChannelNum;      // Number of channel;\n  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2\n  UCHAR                      ucDefaultMVDDQ_ID; // Default MVDDQ setting for this memory block, ID linking to MVDDQ info table to find real set-up data;\n  UCHAR                      ucDefaultMVDDC_ID; // Default MVDDC setting for this memory block, ID linking to MVDDC info table to find real set-up data;\n  UCHAR                      ucReserved[2];\n}ATOM_VRAM_MODULE_V1;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V2\n{\n  ULONG                      ulReserved;\n  ULONG                      ulFlags;     \t\t\t// To enable/disable functionalities based on memory type\n  ULONG                      ulEngineClock;     // Override of default engine clock for particular memory type\n  ULONG                      ulMemoryClock;     // Override of default memory clock for particular memory type\n  USHORT                     usEMRS2Value;      // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT                     usEMRS3Value;      // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  USHORT                     usEMRSValue;  \n  USHORT                     usMRSValue;\n  USHORT                     usReserved;\n  UCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender. If not predefined, vendor detection table gets executed\n  UCHAR                      ucMemoryDeviceCfg; // [7:4]=0x0:4M;=0x1:8M;=0x2:16M;0x3:32M....[3:0]=0x0:x4;=0x1:x8;=0x2:x16;=0x3:x32...\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n  UCHAR                      ucChannelNum;      // Number of channel;\n  UCHAR                      ucChannelConfig;   // [3:0]=Indication of what channel combination;[4:7]=Channel bit width, in number of 2\n  UCHAR                      ucDefaultMVDDQ_ID; // Default MVDDQ setting for this memory block, ID linking to MVDDQ info table to find real set-up data;\n  UCHAR                      ucDefaultMVDDC_ID; // Default MVDDC setting for this memory block, ID linking to MVDDC info table to find real set-up data;\n  UCHAR                      ucRefreshRateFactor;\n  UCHAR                      ucReserved[3];\n}ATOM_VRAM_MODULE_V2;\n\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n  union{\n\t  USHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n    USHORT                     usDDR3_MR0;\n  };\n  union{\n\t  USHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n    USHORT                     usDDR3_MR1;\n  };\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n  union \n  {\n    struct {\n\t    UCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n\t    UCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved;\t\t\t\t\t\t\n    };\n    USHORT                   usDDR3_MR2;\n  };\n}ATOM_MEMORY_TIMING_FORMAT;\n\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT_V1\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n////////////////////////////////////GDDR parameters///////////////////////////////////\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCCDL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCRL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCWL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSX;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW32;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTerminator;\n}ATOM_MEMORY_TIMING_FORMAT_V1;\n\ntypedef\tstruct _ATOM_MEMORY_TIMING_FORMAT_V2\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulClkRange;\t\t\t\t// memory clock in 10kHz unit, when target memory clock is below this clock, use this memory timing \t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMRS;\t\t\t\t\t\t\t// mode register\t\t\t\t\t\t\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usEMRS;\t\t\t\t\t\t// extended mode register\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucCL;\t\t\t\t\t\t\t// CAS latency\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucWL;\t\t\t\t\t\t\t// WRITE Latency\t\t\t\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRAS;\t\t\t\t\t\t// tRAS\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRC;\t\t\t\t\t\t\t// tRC\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRFC;\t\t\t\t\t\t// tRFC\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDR;\t\t\t\t\t\t// tRCDR\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRCDW;\t\t\t\t\t\t// tRCDW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRP;\t\t\t\t\t\t\t// tRP\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctRRD;\t\t\t\t\t\t// tRRD\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWR;\t\t\t\t\t\t\t// tWR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctWTR;\t\t\t\t\t\t// tWTR\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctPDIX;\t\t\t\t\t\t// tPDIX\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW;\t\t\t\t\t\t// tFAW\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctAOND;\t\t\t\t\t\t// tAOND\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucflag;\t\t\t\t\t\t// flag to control memory timing calculation. bit0= control EMRS2 Infineon \n////////////////////////////////////GDDR parameters///////////////////////////////////\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCCDL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCRL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCRCWL;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSE;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctCKRSX;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t uctFAW32;\t\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR4lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR4hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5lo;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucMR5hi;\t\t\t\t\t// \n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTerminator;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved;\t\n}ATOM_MEMORY_TIMING_FORMAT_V2;\n\ntypedef\tstruct _ATOM_MEMORY_FORMAT\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulDllDisClock;\t\t\t// memory DLL will be disable when target memory clock is below this clock\n  union{\n    USHORT                     usEMRS2Value;      // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n    USHORT                     usDDR3_Reserved;   // Not used for DDR3 memory\n  };\n  union{\n    USHORT                     usEMRS3Value;      // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n    USHORT                     usDDR3_MR3;        // Used for DDR3 memory\n  };\n  UCHAR                      ucMemoryType;      // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4;[3:0] - must not be used for now;\n  UCHAR                      ucMemoryVenderID;  // Predefined,never change across designs or memory type/vender. If not predefined, vendor detection table gets executed\n  UCHAR                      ucRow;             // Number of Row,in power of 2;\n  UCHAR                      ucColumn;          // Number of Column,in power of 2;\n  UCHAR                      ucBank;            // Nunber of Bank;\n  UCHAR                      ucRank;            // Number of Rank, in power of 2\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucBurstSize;\t\t\t\t// burst size, 0= burst size=4  1= burst size=8\n  UCHAR                      ucDllDisBit;\t\t\t\t// position of DLL Enable/Disable bit in EMRS ( Extended Mode Register )\n  UCHAR                      ucRefreshRateFactor;\t// memory refresh rate in unit of ms\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucDensity;\t\t\t\t\t// _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucPreamble;\t\t\t\t//[7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR\t\t\t\t\t\t\t\t\t\t\t ucMemAttrib;\t\t\t\t// Memory Device Addribute, like RDBI/WDBI etc\n\tATOM_MEMORY_TIMING_FORMAT\t asMemTiming[5];\t\t//Memory Timing block sort from lower clock to higher clock\n}ATOM_MEMORY_FORMAT;\n\n\ntypedef struct _ATOM_VRAM_MODULE_V3\n{\n\tULONG\t\t\t\t\t\t\t\t\t\t\t ulChannelMapCfg;\t\t// board dependent paramenter:Channel combination\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usSize;\t\t\t\t\t\t// size of ATOM_VRAM_MODULE_V3\n  USHORT                     usDefaultMVDDQ;\t\t// board dependent parameter:Default Memory Core Voltage\n  USHORT                     usDefaultMVDDC;\t\t// board dependent parameter:Default Memory IO Voltage\n\tUCHAR                      ucExtMemoryID;     // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR                      ucChannelNum;      // board dependent parameter:Number of channel;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucChannelSize;\t\t\t// board dependent parameter:32bit or 64bit\t\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucVREFI;\t\t\t\t\t\t// board dependnt parameter: EXT or INT +160mv to -140mv\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucNPL_RT;\t\t\t\t\t// board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucFlag;\t\t\t\t\t\t// To enable/disable functionalities based on memory type\n\tATOM_MEMORY_FORMAT\t\t\t\t asMemory;\t\t\t\t\t// describ all of video memory parameters from memory spec\n}ATOM_VRAM_MODULE_V3;\n\n\n//ATOM_VRAM_MODULE_V3.ucNPL_RT\n#define NPL_RT_MASK\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t0x0f\n#define BATTERY_ODT_MASK\t\t\t\t\t\t\t\t\t\t\t\t0xc0\n\n#define ATOM_VRAM_MODULE\t\t ATOM_VRAM_MODULE_V3\n\ntypedef struct _ATOM_VRAM_MODULE_V4\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  union{\n    USHORT\tusEMRS2Value;                   // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n    USHORT  usDDR3_Reserved;\n  };\n  union{\n    USHORT\tusEMRS3Value;                   // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n    USHORT  usDDR3_MR3;                     // Used for DDR3 memory\n  };  \n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR   ucReserved2[2];\n  ATOM_MEMORY_TIMING_FORMAT  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V4;\n\n#define VRAM_MODULE_V4_MISC_RANK_MASK       0x3\n#define VRAM_MODULE_V4_MISC_DUAL_RANK       0x1\n#define VRAM_MODULE_V4_MISC_BL_MASK         0x4\n#define VRAM_MODULE_V4_MISC_BL8             0x4\n#define VRAM_MODULE_V4_MISC_DUAL_CS         0x10\n\ntypedef struct _ATOM_VRAM_MODULE_V5\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  USHORT\tusEMRS2Value;      \t\t            // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT\tusEMRS3Value;      \t\t            // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR\t  ucFIFODepth;\t\t\t                // FIFO depth supposes to be detected during vendor detection, but if we dont do vendor detection we have to hardcode FIFO Depth\n  UCHAR   ucCDR_Bandwidth;\t\t   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth\n  ATOM_MEMORY_TIMING_FORMAT_V1  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V5;\n\ntypedef struct _ATOM_VRAM_MODULE_V6\n{\n  ULONG\t  ulChannelMapCfg;\t                // board dependent parameter: Channel combination\n  USHORT  usModuleSize;                     // size of ATOM_VRAM_MODULE_V4, make it easy for VBIOS to look for next entry of VRAM_MODULE\n  USHORT  usPrivateReserved;                // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // MC_ARB_RAMCFG (includes NOOFBANK,NOOFRANKS,NOOFROWS,NOOFCOLS)\n  USHORT  usReserved;\n  UCHAR   ucExtMemoryID;    \t\t            // An external indicator (by hardcode, callback or pin) to tell what is the current memory module\n  UCHAR   ucMemoryType;                     // [7:4]=0x1:DDR1;=0x2:DDR2;=0x3:DDR3;=0x4:DDR4; 0x5:DDR5 [3:0] - Must be 0x0 for now;\n  UCHAR   ucChannelNum;                     // Number of channels present in this module config\n  UCHAR   ucChannelWidth;                   // 0 - 32 bits; 1 - 64 bits\n\tUCHAR   ucDensity;                        // _8Mx32, _16Mx32, _16Mx16, _32Mx16\n\tUCHAR\t  ucFlag;\t\t\t\t\t\t                // To enable/disable functionalities based on memory type\n\tUCHAR\t  ucMisc;\t\t\t\t\t\t                // bit0: 0 - single rank; 1 - dual rank;   bit2: 0 - burstlength 4, 1 - burstlength 8\n  UCHAR\t\tucVREFI;                          // board dependent parameter\n  UCHAR   ucNPL_RT;                         // board dependent parameter:NPL round trip delay, used for calculate memory timing parameters\n  UCHAR\t\tucPreamble;                       // [7:4] Write Preamble, [3:0] Read Preamble\n  UCHAR   ucMemorySize;                     // BIOS internal reserved space to optimize code size, updated by the compiler, shouldn't be modified manually!!\n                                            // Total memory size in unit of 16MB for CONFIG_MEMSIZE - bit[23:0] zeros\n  UCHAR   ucReserved[3];\n\n//compare with V3, we flat the struct by merging ATOM_MEMORY_FORMAT (as is) into V4 as the same level\n  USHORT\tusEMRS2Value;      \t\t            // EMRS2 Value is used for GDDR2 and GDDR4 memory type\n  USHORT\tusEMRS3Value;      \t\t            // EMRS3 Value is used for GDDR2 and GDDR4 memory type\n  UCHAR   ucMemoryVenderID;  \t\t            // Predefined, If not predefined, vendor detection table gets executed\n  UCHAR\t  ucRefreshRateFactor;              // [1:0]=RefreshFactor (00=8ms, 01=16ms, 10=32ms,11=64ms)\n  UCHAR\t  ucFIFODepth;\t\t\t                // FIFO depth supposes to be detected during vendor detection, but if we dont do vendor detection we have to hardcode FIFO Depth\n  UCHAR   ucCDR_Bandwidth;\t\t   // [0:3]=Read CDR bandwidth, [4:7] - Write CDR Bandwidth\n  ATOM_MEMORY_TIMING_FORMAT_V2  asMemTiming[5];//Memory Timing block sort from lower clock to higher clock\n}ATOM_VRAM_MODULE_V6;\n\n\n\ntypedef struct _ATOM_VRAM_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE           aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n}ATOM_VRAM_INFO_V2;\n\ntypedef struct _ATOM_VRAM_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemAdjustTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t\t // offset of ATOM_INIT_REG_BLOCK structure for memory vendor specific MC adjust setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemClkPatchTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t //\toffset of ATOM_INIT_REG_BLOCK structure for memory clock specific MC setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usRerseved;\n\tUCHAR           \t         aVID_PinsShift[9];\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // 8 bit strap maximum+terminator\n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE\t\t       aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemPatch;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // for allocation\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t //\tATOM_INIT_REG_BLOCK\t\t\t\t aMemAdjust;\n}ATOM_VRAM_INFO_V3;\n\n#define\tATOM_VRAM_INFO_LAST\t     ATOM_VRAM_INFO_V3\n\ntypedef struct _ATOM_VRAM_INFO_V4\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemAdjustTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t\t // offset of ATOM_INIT_REG_BLOCK structure for memory vendor specific MC adjust setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usMemClkPatchTblOffset;\t\t\t\t\t\t\t\t\t\t\t\t //\toffset of ATOM_INIT_REG_BLOCK structure for memory clock specific MC setting\n\tUSHORT\t\t\t\t\t\t\t\t\t\t usRerseved;\n\tUCHAR           \t         ucMemDQ7_0ByteRemap;\t\t\t\t\t\t\t\t\t\t\t\t\t   // DQ line byte remap, =0: Memory Data line BYTE0, =1: BYTE1, =2: BYTE2, =3: BYTE3\n  ULONG                      ulMemDQ7_0BitRemap;                             // each DQ line ( 7~0) use 3bits, like: DQ0=Bit[2:0], DQ1:[5:3], ... DQ7:[23:21]\n  UCHAR                      ucReservde[4]; \n  UCHAR                      ucNumOfVRAMModule;\n  ATOM_VRAM_MODULE_V4\t\t     aVramInfo[ATOM_MAX_NUMBER_OF_VRAM_MODULE];      // just for allocation, real number of blocks is in ucNumOfVRAMModule;\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemPatch;\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t // for allocation\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t //\tATOM_INIT_REG_BLOCK\t\t\t\t aMemAdjust;\n}ATOM_VRAM_INFO_V4;\n\ntypedef struct _ATOM_VRAM_GPIO_DETECTION_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;\n  UCHAR           \t         aVID_PinsShift[9];   //8 bit strap maximum+terminator\n}ATOM_VRAM_GPIO_DETECTION_INFO;\n\n\ntypedef struct _ATOM_MEMORY_TRAINING_INFO\n{\n\tATOM_COMMON_TABLE_HEADER   sHeader;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucTrainingLoop;\n\tUCHAR\t\t\t\t\t\t\t\t\t\t\t ucReserved[3];\n\tATOM_INIT_REG_BLOCK\t\t\t\t asMemTrainingSetting;\n}ATOM_MEMORY_TRAINING_INFO;\n\n\ntypedef struct SW_I2C_CNTL_DATA_PARAMETERS\n{\n  UCHAR    ucControl;\n  UCHAR    ucData; \n  UCHAR    ucSatus; \n  UCHAR    ucTemp; \n} SW_I2C_CNTL_DATA_PARAMETERS;\n\n#define SW_I2C_CNTL_DATA_PS_ALLOCATION  SW_I2C_CNTL_DATA_PARAMETERS\n\ntypedef struct _SW_I2C_IO_DATA_PARAMETERS\n{                               \n  USHORT   GPIO_Info;\n  UCHAR    ucAct; \n  UCHAR    ucData; \n } SW_I2C_IO_DATA_PARAMETERS;\n\n#define SW_I2C_IO_DATA_PS_ALLOCATION  SW_I2C_IO_DATA_PARAMETERS\n\n/****************************SW I2C CNTL DEFINITIONS**********************/\n#define SW_I2C_IO_RESET       0\n#define SW_I2C_IO_GET         1\n#define SW_I2C_IO_DRIVE       2\n#define SW_I2C_IO_SET         3\n#define SW_I2C_IO_START       4\n\n#define SW_I2C_IO_CLOCK       0\n#define SW_I2C_IO_DATA        0x80\n\n#define SW_I2C_IO_ZERO        0\n#define SW_I2C_IO_ONE         0x100\n\n#define SW_I2C_CNTL_READ      0\n#define SW_I2C_CNTL_WRITE     1\n#define SW_I2C_CNTL_START     2\n#define SW_I2C_CNTL_STOP      3\n#define SW_I2C_CNTL_OPEN      4\n#define SW_I2C_CNTL_CLOSE     5\n#define SW_I2C_CNTL_WRITE1BIT 6\n\n//==============================VESA definition Portion===============================\n#define VESA_OEM_PRODUCT_REV\t\t\t            '01.00'\n#define VESA_MODE_ATTRIBUTE_MODE_SUPPORT\t     0xBB\t//refer to VBE spec p.32, no TTY support\n#define VESA_MODE_WIN_ATTRIBUTE\t\t\t\t\t\t     7\n#define VESA_WIN_SIZE\t\t\t\t\t\t\t\t\t\t\t     64\n\ntypedef struct _PTR_32_BIT_STRUCTURE\n{\n\tUSHORT\tOffset16;\t\t\t\n\tUSHORT\tSegment16;\t\t\t\t\n} PTR_32_BIT_STRUCTURE;\n\ntypedef union _PTR_32_BIT_UNION\n{\n\tPTR_32_BIT_STRUCTURE\tSegmentOffset;\n\tULONG\t\t\t\t\t        Ptr32_Bit;\n} PTR_32_BIT_UNION;\n\ntypedef struct _VBE_1_2_INFO_BLOCK_UPDATABLE\n{\n\tUCHAR\t\t\t\t      VbeSignature[4];\n\tUSHORT\t\t\t\t    VbeVersion;\n\tPTR_32_BIT_UNION\tOemStringPtr;\n\tUCHAR\t\t\t\t      Capabilities[4];\n\tPTR_32_BIT_UNION\tVideoModePtr;\n\tUSHORT\t\t\t\t    TotalMemory;\n} VBE_1_2_INFO_BLOCK_UPDATABLE;\n\n\ntypedef struct _VBE_2_0_INFO_BLOCK_UPDATABLE\n{\n\tVBE_1_2_INFO_BLOCK_UPDATABLE\tCommonBlock;\n\tUSHORT\t\t\t\t\t\t\t    OemSoftRev;\n\tPTR_32_BIT_UNION\t\t\t\tOemVendorNamePtr;\n\tPTR_32_BIT_UNION\t\t\t\tOemProductNamePtr;\n\tPTR_32_BIT_UNION\t\t\t\tOemProductRevPtr;\n} VBE_2_0_INFO_BLOCK_UPDATABLE;\n\ntypedef union _VBE_VERSION_UNION\n{\n\tVBE_2_0_INFO_BLOCK_UPDATABLE\tVBE_2_0_InfoBlock;\n\tVBE_1_2_INFO_BLOCK_UPDATABLE\tVBE_1_2_InfoBlock;\n} VBE_VERSION_UNION;\n\ntypedef struct _VBE_INFO_BLOCK\n{\n\tVBE_VERSION_UNION\t\t\tUpdatableVBE_Info;\n\tUCHAR\t\t\t\t\t\t      Reserved[222];\n\tUCHAR\t\t\t\t\t\t      OemData[256];\n} VBE_INFO_BLOCK;\n\ntypedef struct _VBE_FP_INFO\n{\n  USHORT\tHSize;\n\tUSHORT\tVSize;\n\tUSHORT\tFPType;\n\tUCHAR\t\tRedBPP;\n\tUCHAR\t\tGreenBPP;\n\tUCHAR\t\tBlueBPP;\n\tUCHAR\t\tReservedBPP;\n\tULONG\t\tRsvdOffScrnMemSize;\n\tULONG\t\tRsvdOffScrnMEmPtr;\n\tUCHAR\t\tReserved[14];\n} VBE_FP_INFO;\n\ntypedef struct _VESA_MODE_INFO_BLOCK\n{\n// Mandatory information for all VBE revisions\n  USHORT    ModeAttributes;  //\t\t\tdw\t?\t; mode attributes\n\tUCHAR     WinAAttributes;  //\t\t\tdb\t?\t; window A attributes\n\tUCHAR     WinBAttributes;  //\t\t\tdb\t?\t; window B attributes\n\tUSHORT    WinGranularity;  //\t\t\tdw\t?\t; window granularity\n\tUSHORT    WinSize;         //\t\t\tdw\t?\t; window size\n\tUSHORT    WinASegment;     //\t\t\tdw\t?\t; window A start segment\n\tUSHORT    WinBSegment;     //\t\t\tdw\t?\t; window B start segment\n\tULONG     WinFuncPtr;      //\t\t\tdd\t?\t; real mode pointer to window function\n\tUSHORT    BytesPerScanLine;//\t\t\tdw\t?\t; bytes per scan line\n\n//; Mandatory information for VBE 1.2 and above\n  USHORT    XResolution;      //\t\t\tdw\t?\t; horizontal resolution in pixels or characters\n\tUSHORT    YResolution;      //\t\t\tdw\t?\t; vertical resolution in pixels or characters\n\tUCHAR     XCharSize;        //\t\t\tdb\t?\t; character cell width in pixels\n\tUCHAR     YCharSize;        //\t\t\tdb\t?\t; character cell height in pixels\n\tUCHAR     NumberOfPlanes;   //\t\t\tdb\t?\t; number of memory planes\n\tUCHAR     BitsPerPixel;     //\t\t\tdb\t?\t; bits per pixel\n\tUCHAR     NumberOfBanks;    //\t\t\tdb\t?\t; number of banks\n\tUCHAR     MemoryModel;      //\t\t\tdb\t?\t; memory model type\n\tUCHAR     BankSize;         //\t\t\tdb\t?\t; bank size in KB\n\tUCHAR     NumberOfImagePages;//\t\t  db\t?\t; number of images\n\tUCHAR     ReservedForPageFunction;//db\t1\t; reserved for page function\n\n//; Direct Color fields(required for direct/6 and YUV/7 memory models)\n\tUCHAR\t\t\tRedMaskSize;        //\t\tdb\t?\t; size of direct color red mask in bits\n\tUCHAR\t\t\tRedFieldPosition;   //\t\tdb\t?\t; bit position of lsb of red mask\n\tUCHAR\t\t\tGreenMaskSize;      //\t\tdb\t?\t; size of direct color green mask in bits\n\tUCHAR\t\t\tGreenFieldPosition; //\t\tdb\t?\t; bit position of lsb of green mask\n\tUCHAR\t\t\tBlueMaskSize;       //\t\tdb\t?\t; size of direct color blue mask in bits\n\tUCHAR\t\t\tBlueFieldPosition;  //\t\tdb\t?\t; bit position of lsb of blue mask\n\tUCHAR\t\t\tRsvdMaskSize;       //\t\tdb\t?\t; size of direct color reserved mask in bits\n\tUCHAR\t\t\tRsvdFieldPosition;  //\t\tdb\t?\t; bit position of lsb of reserved mask\n\tUCHAR\t\t\tDirectColorModeInfo;//\t\tdb\t?\t; direct color mode attributes\n\n//; Mandatory information for VBE 2.0 and above\n\tULONG\t\t\tPhysBasePtr;        //\t\tdd\t?\t; physical address for flat memory frame buffer\n\tULONG\t\t\tReserved_1;         //\t\tdd\t0\t; reserved - always set to 0\n\tUSHORT\t\tReserved_2;         //\t  dw\t0\t; reserved - always set to 0\n\n//; Mandatory information for VBE 3.0 and above\n\tUSHORT\t\tLinBytesPerScanLine;  //\tdw\t?\t; bytes per scan line for linear modes\n\tUCHAR\t\t\tBnkNumberOfImagePages;//\tdb\t?\t; number of images for banked modes\n\tUCHAR\t\t\tLinNumberOfImagPages; //\tdb\t?\t; number of images for linear modes\n\tUCHAR\t\t\tLinRedMaskSize;       //\tdb\t?\t; size of direct color red mask(linear modes)\n\tUCHAR\t\t\tLinRedFieldPosition;  //\tdb\t?\t; bit position of lsb of red mask(linear modes)\n\tUCHAR\t\t\tLinGreenMaskSize;     //\tdb\t?\t; size of direct color green mask(linear modes)\n\tUCHAR\t\t\tLinGreenFieldPosition;//\tdb\t?\t; bit position of lsb of green mask(linear modes)\n\tUCHAR\t\t\tLinBlueMaskSize;      //\tdb\t?\t; size of direct color blue mask(linear modes)\n\tUCHAR\t\t\tLinBlueFieldPosition; //\tdb\t?\t; bit position of lsb of blue mask(linear modes)\n\tUCHAR\t\t\tLinRsvdMaskSize;      //\tdb\t?\t; size of direct color reserved mask(linear modes)\n\tUCHAR\t\t\tLinRsvdFieldPosition; //\tdb\t?\t; bit position of lsb of reserved mask(linear modes)\n\tULONG\t\t\tMaxPixelClock;        //\tdd\t?\t; maximum pixel clock(in Hz) for graphics mode\n\tUCHAR\t\t\tReserved;             //\tdb\t190 dup (0)\n} VESA_MODE_INFO_BLOCK;\n\n// BIOS function CALLS\n#define ATOM_BIOS_EXTENDED_FUNCTION_CODE        0xA0\t        // ATI Extended Function code\n#define ATOM_BIOS_FUNCTION_COP_MODE             0x00\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY1         0x04\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY2         0x05\n#define ATOM_BIOS_FUNCTION_SHORT_QUERY3         0x06\n#define ATOM_BIOS_FUNCTION_GET_DDC              0x0B   \n#define ATOM_BIOS_FUNCTION_ASIC_DSTATE          0x0E\n#define ATOM_BIOS_FUNCTION_DEBUG_PLAY           0x0F\n#define ATOM_BIOS_FUNCTION_STV_STD              0x16\n#define ATOM_BIOS_FUNCTION_DEVICE_DET           0x17\n#define ATOM_BIOS_FUNCTION_DEVICE_SWITCH        0x18\n\n#define ATOM_BIOS_FUNCTION_PANEL_CONTROL        0x82\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_DET       0x83\n#define ATOM_BIOS_FUNCTION_OLD_DEVICE_SWITCH    0x84\n#define ATOM_BIOS_FUNCTION_HW_ICON              0x8A \n#define ATOM_BIOS_FUNCTION_SET_CMOS             0x8B\n#define SUB_FUNCTION_UPDATE_DISPLAY_INFO        0x8000          // Sub function 80\n#define SUB_FUNCTION_UPDATE_EXPANSION_INFO      0x8100          // Sub function 80\n\n#define ATOM_BIOS_FUNCTION_DISPLAY_INFO         0x8D\n#define ATOM_BIOS_FUNCTION_DEVICE_ON_OFF        0x8E\n#define ATOM_BIOS_FUNCTION_VIDEO_STATE          0x8F \n#define ATOM_SUB_FUNCTION_GET_CRITICAL_STATE    0x0300          // Sub function 03  \n#define ATOM_SUB_FUNCTION_GET_LIDSTATE          0x0700          // Sub function 7\n#define ATOM_SUB_FUNCTION_THERMAL_STATE_NOTICE  0x1400          // Notify caller the current thermal state\n#define ATOM_SUB_FUNCTION_CRITICAL_STATE_NOTICE 0x8300          // Notify caller the current critical state\n#define ATOM_SUB_FUNCTION_SET_LIDSTATE          0x8500          // Sub function 85\n#define ATOM_SUB_FUNCTION_GET_REQ_DISPLAY_FROM_SBIOS_MODE 0x8900// Sub function 89\n#define ATOM_SUB_FUNCTION_INFORM_ADC_SUPPORT    0x9400          // Notify caller that ADC is supported\n     \n\n#define ATOM_BIOS_FUNCTION_VESA_DPMS            0x4F10          // Set DPMS \n#define ATOM_SUB_FUNCTION_SET_DPMS              0x0001          // BL: Sub function 01 \n#define ATOM_SUB_FUNCTION_GET_DPMS              0x0002          // BL: Sub function 02 \n#define ATOM_PARAMETER_VESA_DPMS_ON             0x0000          // BH Parameter for DPMS ON.  \n#define ATOM_PARAMETER_VESA_DPMS_STANDBY        0x0100          // BH Parameter for DPMS STANDBY  \n#define ATOM_PARAMETER_VESA_DPMS_SUSPEND        0x0200          // BH Parameter for DPMS SUSPEND\n#define ATOM_PARAMETER_VESA_DPMS_OFF            0x0400          // BH Parameter for DPMS OFF\n#define ATOM_PARAMETER_VESA_DPMS_REDUCE_ON      0x0800          // BH Parameter for DPMS REDUCE ON (NOT SUPPORTED)\n\n#define ATOM_BIOS_RETURN_CODE_MASK              0x0000FF00L\n#define ATOM_BIOS_REG_HIGH_MASK                 0x0000FF00L\n#define ATOM_BIOS_REG_LOW_MASK                  0x000000FFL\n\n// structure used for VBIOS only\n\n//DispOutInfoTable\ntypedef struct _ASIC_TRANSMITTER_INFO\n{\n\tUSHORT usTransmitterObjId;\n\tUSHORT usSupportDevice;\n  UCHAR  ucTransmitterCmdTblId;\n\tUCHAR  ucConfig;\n\tUCHAR  ucEncoderID;\t\t\t\t\t //available 1st encoder ( default )\n\tUCHAR  ucOptionEncoderID;    //available 2nd encoder ( optional )\n\tUCHAR  uc2ndEncoderID;\n\tUCHAR  ucReserved;\n}ASIC_TRANSMITTER_INFO;\n\ntypedef struct _ASIC_ENCODER_INFO\n{\n\tUCHAR ucEncoderID;\n\tUCHAR ucEncoderConfig;\n  USHORT usEncoderCmdTblId;\n}ASIC_ENCODER_INFO;\n\ntypedef struct _ATOM_DISP_OUT_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT ptrTransmitterInfo;\n\tUSHORT ptrEncoderInfo;\n\tASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n\tASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO;\n\ntypedef struct _ATOM_DISP_OUT_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT ptrTransmitterInfo;\n\tUSHORT ptrEncoderInfo;\n  USHORT ptrMainCallParserFar;                  // direct address of main parser call in VBIOS binary. \n\tASIC_TRANSMITTER_INFO  asTransmitterInfo[1];\n\tASIC_ENCODER_INFO      asEncoderInfo[1];\n}ATOM_DISP_OUT_INFO_V2;\n\n// DispDevicePriorityInfo\ntypedef struct _ATOM_DISPLAY_DEVICE_PRIORITY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n\tUSHORT asDevicePriority[16];\n}ATOM_DISPLAY_DEVICE_PRIORITY_INFO;\n\n//ProcessAuxChannelTransactionTable\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n{\n\tUSHORT\tlpAuxRequest;\n\tUSHORT  lpDataOut;\n\tUCHAR\t\tucChannelID;\n\tunion\n\t{\n  UCHAR   ucReplyStatus;\n\tUCHAR   ucDelay;\n\t};\n  UCHAR   ucDataOutLen;\n\tUCHAR   ucReserved;\n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS;\n\n//ProcessAuxChannelTransactionTable\ntypedef struct _PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2\n{\n\tUSHORT\tlpAuxRequest;\n\tUSHORT  lpDataOut;\n\tUCHAR\t\tucChannelID;\n\tunion\n\t{\n  UCHAR   ucReplyStatus;\n\tUCHAR   ucDelay;\n\t};\n  UCHAR   ucDataOutLen;\n\tUCHAR   ucHPD_ID;                                       //=0: HPD1, =1: HPD2, =2: HPD3, =3: HPD4, =4: HPD5, =5: HPD6\n}PROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS_V2;\n\n#define PROCESS_AUX_CHANNEL_TRANSACTION_PS_ALLOCATION\t\t\tPROCESS_AUX_CHANNEL_TRANSACTION_PARAMETERS\n\n//GetSinkType\n\ntypedef struct _DP_ENCODER_SERVICE_PARAMETERS\n{\n\tUSHORT ucLinkClock;\n\tunion \n\t{\n\tUCHAR ucConfig;\t\t\t\t// for DP training command\n\tUCHAR ucI2cId;\t\t\t\t// use for GET_SINK_TYPE command\n\t};\n\tUCHAR ucAction;\n\tUCHAR ucStatus;\n\tUCHAR ucLaneNum;\n\tUCHAR ucReserved[2];\n}DP_ENCODER_SERVICE_PARAMETERS;\n\n// ucAction\n#define ATOM_DP_ACTION_GET_SINK_TYPE\t\t\t\t\t\t\t0x01\n/* obselete */\n#define ATOM_DP_ACTION_TRAINING_START\t\t\t\t\t\t\t0x02\n#define ATOM_DP_ACTION_TRAINING_COMPLETE\t\t\t\t\t0x03\n#define ATOM_DP_ACTION_TRAINING_PATTERN_SEL\t\t\t\t0x04\n#define ATOM_DP_ACTION_SET_VSWING_PREEMP\t\t\t\t\t0x05\n#define ATOM_DP_ACTION_GET_VSWING_PREEMP\t\t\t\t\t0x06\n#define ATOM_DP_ACTION_BLANKING                   0x07\n\n// ucConfig\n#define ATOM_DP_CONFIG_ENCODER_SEL_MASK\t\t\t\t\t\t0x03\n#define ATOM_DP_CONFIG_DIG1_ENCODER\t\t\t\t\t\t\t\t0x00\n#define ATOM_DP_CONFIG_DIG2_ENCODER\t\t\t\t\t\t\t\t0x01\n#define ATOM_DP_CONFIG_EXTERNAL_ENCODER\t\t\t\t\t\t0x02\n#define ATOM_DP_CONFIG_LINK_SEL_MASK\t\t\t\t\t\t\t0x04\n#define ATOM_DP_CONFIG_LINK_A\t\t\t\t\t\t\t\t\t\t\t0x00\n#define ATOM_DP_CONFIG_LINK_B\t\t\t\t\t\t\t\t\t\t\t0x04\n/* /obselete */\n#define DP_ENCODER_SERVICE_PS_ALLOCATION\t\t\t\tWRITE_ONE_BYTE_HW_I2C_DATA_PARAMETERS\n\n// DP_TRAINING_TABLE\n#define DPCD_SET_LINKRATE_LANENUM_PATTERN1_TBL_ADDR\t\t\t\tATOM_DP_TRAINING_TBL_ADDR\t\t\n#define DPCD_SET_SS_CNTL_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 8 )\n#define DPCD_SET_LANE_VSWING_PREEMP_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 16 )\n#define DPCD_SET_TRAINING_PATTERN0_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 24 )\n#define DPCD_SET_TRAINING_PATTERN2_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 32)\n#define DPCD_GET_LINKRATE_LANENUM_SS_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 40)\n#define\tDPCD_GET_LANE_STATUS_ADJUST_TBL_ADDR\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 48)\n#define DP_I2C_AUX_DDC_WRITE_START_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 60)\n#define DP_I2C_AUX_DDC_WRITE_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 64)\n#define DP_I2C_AUX_DDC_READ_START_TBL_ADDR\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 72)\n#define DP_I2C_AUX_DDC_READ_TBL_ADDR\t\t\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 76)\n#define DP_I2C_AUX_DDC_WRITE_END_TBL_ADDR                 (ATOM_DP_TRAINING_TBL_ADDR + 80) \n#define DP_I2C_AUX_DDC_READ_END_TBL_ADDR\t\t\t\t\t\t\t\t\t(ATOM_DP_TRAINING_TBL_ADDR + 84)\n\ntypedef struct _PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n{\n\tUCHAR   ucI2CSpeed;\n \tunion\n\t{\n   UCHAR ucRegIndex;\n   UCHAR ucStatus;\n\t};\n\tUSHORT  lpI2CDataOut;\n  UCHAR   ucFlag;               \n  UCHAR   ucTransBytes;\n  UCHAR   ucSlaveAddr;\n  UCHAR   ucLineNumber;\n}PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS;\n\n#define PROCESS_I2C_CHANNEL_TRANSACTION_PS_ALLOCATION       PROCESS_I2C_CHANNEL_TRANSACTION_PARAMETERS\n\n//ucFlag\n#define HW_I2C_WRITE        1\n#define HW_I2C_READ         0\n#define I2C_2BYTE_ADDR      0x02\n\ntypedef struct _SET_HWBLOCK_INSTANCE_PARAMETER_V2\n{\n   UCHAR ucHWBlkInst;                // HW block instance, 0, 1, 2, ...\n   UCHAR ucReserved[3]; \n}SET_HWBLOCK_INSTANCE_PARAMETER_V2;\n\n#define HWBLKINST_INSTANCE_MASK       0x07\n#define HWBLKINST_HWBLK_MASK          0xF0\n#define HWBLKINST_HWBLK_SHIFT         0x04\n\n//ucHWBlock\n#define SELECT_DISP_ENGINE            0\n#define SELECT_DISP_PLL               1\n#define SELECT_DCIO_UNIPHY_LINK0      2\n#define SELECT_DCIO_UNIPHY_LINK1      3\n#define SELECT_DCIO_IMPCAL            4\n#define SELECT_DCIO_DIG               6\n#define SELECT_CRTC_PIXEL_RATE        7\n\n/****************************************************************************/\t\n//Portion VI: Definitinos for vbios MC scratch registers that driver used\n/****************************************************************************/\n\n#define MC_MISC0__MEMORY_TYPE_MASK    0xF0000000\n#define MC_MISC0__MEMORY_TYPE__GDDR1  0x10000000\n#define MC_MISC0__MEMORY_TYPE__DDR2   0x20000000\n#define MC_MISC0__MEMORY_TYPE__GDDR3  0x30000000\n#define MC_MISC0__MEMORY_TYPE__GDDR4  0x40000000\n#define MC_MISC0__MEMORY_TYPE__GDDR5  0x50000000\n#define MC_MISC0__MEMORY_TYPE__DDR3   0xB0000000\n\n/****************************************************************************/\t\n//Portion VI: Definitinos being oboselete\n/****************************************************************************/\n\n//==========================================================================================\n//Remove the definitions below when driver is ready!\ntypedef struct _ATOM_DAC_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  USHORT                   usMaxFrequency;      // in 10kHz unit\n  USHORT                   usReserved;\n}ATOM_DAC_INFO;\n\n\ntypedef struct  _COMPASSIONATE_DATA           \n{\n  ATOM_COMMON_TABLE_HEADER sHeader; \n\n  //==============================  DAC1 portion\n  UCHAR   ucDAC1_BG_Adjustment;\n  UCHAR   ucDAC1_DAC_Adjustment;\n  USHORT  usDAC1_FORCE_Data;\n  //==============================  DAC2 portion\n  UCHAR   ucDAC2_CRT2_BG_Adjustment;\n  UCHAR   ucDAC2_CRT2_DAC_Adjustment;\n  USHORT  usDAC2_CRT2_FORCE_Data;\n  USHORT  usDAC2_CRT2_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CRT2_MUX_RegisterInfo;     //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_NTSC_BG_Adjustment;\n  UCHAR   ucDAC2_NTSC_DAC_Adjustment;\n  USHORT  usDAC2_TV1_FORCE_Data;\n  USHORT  usDAC2_TV1_MUX_RegisterIndex;\n  UCHAR   ucDAC2_TV1_MUX_RegisterInfo;      //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_CV_BG_Adjustment;\n  UCHAR   ucDAC2_CV_DAC_Adjustment;\n  USHORT  usDAC2_CV_FORCE_Data;\n  USHORT  usDAC2_CV_MUX_RegisterIndex;\n  UCHAR   ucDAC2_CV_MUX_RegisterInfo;       //Bit[4:0]=Bit position,Bit[7]=1:Active High;=0 Active Low\n  UCHAR   ucDAC2_PAL_BG_Adjustment;\n  UCHAR   ucDAC2_PAL_DAC_Adjustment;\n  USHORT  usDAC2_TV2_FORCE_Data;\n}COMPASSIONATE_DATA;\n\n/****************************Supported Device Info Table Definitions**********************/\n//  ucConnectInfo:\n//    [7:4] - connector type\n//      = 1   - VGA connector   \n//      = 2   - DVI-I\n//      = 3   - DVI-D\n//      = 4   - DVI-A\n//      = 5   - SVIDEO\n//      = 6   - COMPOSITE\n//      = 7   - LVDS\n//      = 8   - DIGITAL LINK\n//      = 9   - SCART\n//      = 0xA - HDMI_type A\n//      = 0xB - HDMI_type B\n//      = 0xE - Special case1 (DVI+DIN)\n//      Others=TBD\n//    [3:0] - DAC Associated\n//      = 0   - no DAC\n//      = 1   - DACA\n//      = 2   - DACB\n//      = 3   - External DAC\n//      Others=TBD\n//    \n\ntypedef struct _ATOM_CONNECTOR_INFO\n{\n#if ATOM_BIG_ENDIAN\n  UCHAR   bfConnectorType:4;\n  UCHAR   bfAssociatedDAC:4;\n#else\n  UCHAR   bfAssociatedDAC:4;\n  UCHAR   bfConnectorType:4;\n#endif\n}ATOM_CONNECTOR_INFO;\n\ntypedef union _ATOM_CONNECTOR_INFO_ACCESS\n{\n  ATOM_CONNECTOR_INFO sbfAccess;\n  UCHAR               ucAccess;\n}ATOM_CONNECTOR_INFO_ACCESS;\n\ntypedef struct _ATOM_CONNECTOR_INFO_I2C\n{\n  ATOM_CONNECTOR_INFO_ACCESS sucConnectorInfo;\n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;\n}ATOM_CONNECTOR_INFO_I2C;\n\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO\n{ \n  ATOM_COMMON_TABLE_HEADER\tsHeader;\n  USHORT                    usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C   asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO];\n}ATOM_SUPPORTED_DEVICES_INFO;\n\n#define NO_INT_SRC_MAPPED       0xFF\n\ntypedef struct _ATOM_CONNECTOR_INC_SRC_BITMAP\n{\n  UCHAR   ucIntSrcBitmap;\n}ATOM_CONNECTOR_INC_SRC_BITMAP;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2\n{ \n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE_INFO_2];\n}ATOM_SUPPORTED_DEVICES_INFO_2;\n\ntypedef struct _ATOM_SUPPORTED_DEVICES_INFO_2d1\n{ \n  ATOM_COMMON_TABLE_HEADER      sHeader;\n  USHORT                        usDeviceSupport;\n  ATOM_CONNECTOR_INFO_I2C       asConnInfo[ATOM_MAX_SUPPORTED_DEVICE];\n  ATOM_CONNECTOR_INC_SRC_BITMAP asIntSrcInfo[ATOM_MAX_SUPPORTED_DEVICE];\n}ATOM_SUPPORTED_DEVICES_INFO_2d1;\n\n#define ATOM_SUPPORTED_DEVICES_INFO_LAST ATOM_SUPPORTED_DEVICES_INFO_2d1\n\n\n\ntypedef struct _ATOM_MISC_CONTROL_INFO\n{\n   USHORT usFrequency;\n   UCHAR  ucPLL_ChargePump;\t\t\t\t                // PLL charge-pump gain control\n   UCHAR  ucPLL_DutyCycle;\t\t\t\t                // PLL duty cycle control\n   UCHAR  ucPLL_VCO_Gain;\t\t\t\t                  // PLL VCO gain control\n   UCHAR  ucPLL_VoltageSwing;\t\t\t                // PLL driver voltage swing control\n}ATOM_MISC_CONTROL_INFO;  \n\n\n#define ATOM_MAX_MISC_INFO       4\n\ntypedef struct _ATOM_TMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER sHeader;  \n  USHORT\t\t\t\t\t\t\tusMaxFrequency;             // in 10Khz\n  ATOM_MISC_CONTROL_INFO\t\t\t\tasMiscInfo[ATOM_MAX_MISC_INFO];\n}ATOM_TMDS_INFO;\n\n\ntypedef struct _ATOM_ENCODER_ANALOG_ATTRIBUTE\n{\n  UCHAR ucTVStandard;     //Same as TV standards defined above, \n  UCHAR ucPadding[1];\n}ATOM_ENCODER_ANALOG_ATTRIBUTE;\n\ntypedef struct _ATOM_ENCODER_DIGITAL_ATTRIBUTE\n{\n  UCHAR ucAttribute;      //Same as other digital encoder attributes defined above\n  UCHAR ucPadding[1];\t\t\n}ATOM_ENCODER_DIGITAL_ATTRIBUTE;\n\ntypedef union _ATOM_ENCODER_ATTRIBUTE\n{\n  ATOM_ENCODER_ANALOG_ATTRIBUTE sAlgAttrib;\n  ATOM_ENCODER_DIGITAL_ATTRIBUTE sDigAttrib;\n}ATOM_ENCODER_ATTRIBUTE;\n\n\ntypedef struct _DVO_ENCODER_CONTROL_PARAMETERS\n{\n  USHORT usPixelClock; \n  USHORT usEncoderID; \n  UCHAR  ucDeviceType;\t\t\t\t\t\t\t\t\t\t\t\t//Use ATOM_DEVICE_xxx1_Index to indicate device type only.\t\n  UCHAR  ucAction;\t\t\t\t\t\t\t\t\t\t\t\t\t\t//ATOM_ENABLE/ATOM_DISABLE/ATOM_HPD_INIT\n  ATOM_ENCODER_ATTRIBUTE usDevAttr;     \t\t\n}DVO_ENCODER_CONTROL_PARAMETERS;\n\ntypedef struct _DVO_ENCODER_CONTROL_PS_ALLOCATION\n{                               \n  DVO_ENCODER_CONTROL_PARAMETERS    sDVOEncoder;\n  WRITE_ONE_BYTE_HW_I2C_DATA_PS_ALLOCATION      sReserved;     //Caller doesn't need to init this portion\n}DVO_ENCODER_CONTROL_PS_ALLOCATION;\n\n\n#define ATOM_XTMDS_ASIC_SI164_ID        1\n#define ATOM_XTMDS_ASIC_SI178_ID        2\n#define ATOM_XTMDS_ASIC_TFP513_ID       3\n#define ATOM_XTMDS_SUPPORTED_SINGLELINK 0x00000001\n#define ATOM_XTMDS_SUPPORTED_DUALLINK   0x00000002\n#define ATOM_XTMDS_MVPU_FPGA            0x00000004\n\n                           \ntypedef struct _ATOM_XTMDS_INFO\n{\n  ATOM_COMMON_TABLE_HEADER   sHeader;  \n  USHORT                     usSingleLinkMaxFrequency; \n  ATOM_I2C_ID_CONFIG_ACCESS  sucI2cId;           //Point the ID on which I2C is used to control external chip\n  UCHAR                      ucXtransimitterID;          \n  UCHAR                      ucSupportedLink;    // Bit field, bit0=1, single link supported;bit1=1,dual link supported\n  UCHAR                      ucSequnceAlterID;   // Even with the same external TMDS asic, it's possible that the program seqence alters \n                                                 // due to design. This ID is used to alert driver that the sequence is not \"standard\"!              \n  UCHAR                      ucMasterAddress;    // Address to control Master xTMDS Chip\n  UCHAR                      ucSlaveAddress;     // Address to control Slave xTMDS Chip\n}ATOM_XTMDS_INFO;\n\ntypedef struct _DFP_DPMS_STATUS_CHANGE_PARAMETERS\n{  \n  UCHAR ucEnable;                     // ATOM_ENABLE=On or ATOM_DISABLE=Off\n  UCHAR ucDevice;                     // ATOM_DEVICE_DFP1_INDEX....\n  UCHAR ucPadding[2];             \n}DFP_DPMS_STATUS_CHANGE_PARAMETERS;\n\n/****************************Legacy Power Play Table Definitions **********************/\n\n//Definitions for ulPowerPlayMiscInfo\n#define ATOM_PM_MISCINFO_SPLIT_CLOCK                     0x00000000L\n#define ATOM_PM_MISCINFO_USING_MCLK_SRC                  0x00000001L\n#define ATOM_PM_MISCINFO_USING_SCLK_SRC                  0x00000002L\n\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT            0x00000004L\n#define ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH        0x00000008L\n\n#define ATOM_PM_MISCINFO_LOAD_PERFORMANCE_EN             0x00000010L\n\n#define ATOM_PM_MISCINFO_ENGINE_CLOCK_CONTRL_EN          0x00000020L\n#define ATOM_PM_MISCINFO_MEMORY_CLOCK_CONTRL_EN          0x00000040L\n#define ATOM_PM_MISCINFO_PROGRAM_VOLTAGE                 0x00000080L  //When this bit set, ucVoltageDropIndex is not an index for GPIO pin, but a voltage ID that SW needs program  \n \n#define ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN      0x00000100L\n#define ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN         0x00000200L\n#define ATOM_PM_MISCINFO_ASIC_SLEEP_MODE_EN              0x00000400L\n#define ATOM_PM_MISCINFO_LOAD_BALANCE_EN                 0x00000800L\n#define ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE     0x00001000L\n#define ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE 0x00002000L\n#define ATOM_PM_MISCINFO_LOW_LCD_REFRESH_RATE            0x00004000L\n\n#define ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE             0x00008000L\n#define ATOM_PM_MISCINFO_OVER_CLOCK_MODE                 0x00010000L \n#define ATOM_PM_MISCINFO_OVER_DRIVE_MODE                 0x00020000L\n#define ATOM_PM_MISCINFO_POWER_SAVING_MODE               0x00040000L\n#define ATOM_PM_MISCINFO_THERMAL_DIODE_MODE              0x00080000L\n\n#define ATOM_PM_MISCINFO_FRAME_MODULATION_MASK           0x00300000L  //0-FM Disable, 1-2 level FM, 2-4 level FM, 3-Reserved\n#define ATOM_PM_MISCINFO_FRAME_MODULATION_SHIFT          20 \n\n#define ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE                 0x00400000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2      0x00800000L\n#define ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4      0x01000000L\n#define ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN            0x02000000L  //When set, Dynamic \n#define ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN        0x04000000L  //When set, Dynamic\n#define ATOM_PM_MISCINFO_3D_ACCELERATION_EN              0x08000000L  //When set, This mode is for acceleated 3D mode\n\n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_MASK   0x70000000L  //1-Optimal Battery Life Group, 2-High Battery, 3-Balanced, 4-High Performance, 5- Optimal Performance (Default state with Default clocks) \n#define ATOM_PM_MISCINFO_POWERPLAY_SETTINGS_GROUP_SHIFT  28\n#define ATOM_PM_MISCINFO_ENABLE_BACK_BIAS                0x80000000L\n\n#define ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE            0x00000001L\n#define ATOM_PM_MISCINFO2_MULTI_DISPLAY_SUPPORT          0x00000002L\n#define ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN           0x00000004L\n#define ATOM_PM_MISCINFO2_FS3D_OVERDRIVE_INFO            0x00000008L\n#define ATOM_PM_MISCINFO2_FORCEDLOWPWR_MODE              0x00000010L\n#define ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN       0x00000020L\n#define ATOM_PM_MISCINFO2_VIDEO_PLAYBACK_CAPABLE         0x00000040L  //If this bit is set in multi-pp mode, then driver will pack up one with the minior power consumption. \n                                                                      //If it's not set in any pp mode, driver will use its default logic to pick a pp mode in video playback\n#define ATOM_PM_MISCINFO2_NOT_VALID_ON_DC                0x00000080L\n#define ATOM_PM_MISCINFO2_STUTTER_MODE_EN                0x00000100L\n#define ATOM_PM_MISCINFO2_UVD_SUPPORT_MODE               0x00000200L \n\n//ucTableFormatRevision=1\n//ucTableContentRevision=1\ntypedef struct  _ATOM_POWERMODE_INFO\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulReserved1;                // must set to 0\n  ULONG     ulReserved2;                // must set to 0\n  USHORT    usEngineClock;\n  USHORT    usMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to GPIO table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n}ATOM_POWERMODE_INFO;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=1\ntypedef struct  _ATOM_POWERMODE_INFO_V2\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulMiscInfo2;                \n  ULONG     ulEngineClock;                \n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to GPIO table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n}ATOM_POWERMODE_INFO_V2;\n\n//ucTableFormatRevision=2\n//ucTableContentRevision=2\ntypedef struct  _ATOM_POWERMODE_INFO_V3\n{\n  ULONG     ulMiscInfo;                 //The power level should be arranged in ascending order\n  ULONG     ulMiscInfo2;                \n  ULONG     ulEngineClock;                \n  ULONG     ulMemoryClock;\n  UCHAR     ucVoltageDropIndex;         // index to Core (VDDC) votage table\n  UCHAR     ucSelectedPanel_RefreshRate;// panel refresh rate\n  UCHAR     ucMinTemperature;\n  UCHAR     ucMaxTemperature;\n  UCHAR     ucNumPciELanes;             // number of PCIE lanes\n  UCHAR     ucVDDCI_VoltageDropIndex;   // index to VDDCI votage table\n}ATOM_POWERMODE_INFO_V3;\n\n\n#define ATOM_MAX_NUMBEROF_POWER_BLOCK  8\n\n#define ATOM_PP_OVERDRIVE_INTBITMAP_AUXWIN            0x01\n#define ATOM_PP_OVERDRIVE_INTBITMAP_OVERDRIVE         0x02\n\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM63      0x01\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1032   0x02\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ADM1030   0x03\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_MUA6649   0x04\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_LM64      0x05\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_F75375    0x06\n#define ATOM_PP_OVERDRIVE_THERMALCONTROLLER_ASC7512   0x07\t// Andigilog\n\n\ntypedef struct  _ATOM_POWERPLAY_INFO\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO;\n\ntypedef struct  _ATOM_POWERPLAY_INFO_V2\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V2 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V2;\n  \ntypedef struct  _ATOM_POWERPLAY_INFO_V3\n{\n  ATOM_COMMON_TABLE_HEADER\tsHeader; \n  UCHAR    ucOverdriveThermalController;\n  UCHAR    ucOverdriveI2cLine;\n  UCHAR    ucOverdriveIntBitmap;\n  UCHAR    ucOverdriveControllerAddress;\n  UCHAR    ucSizeOfPowerModeEntry;\n  UCHAR    ucNumOfPowerModeEntries;\n  ATOM_POWERMODE_INFO_V3 asPowerPlayInfo[ATOM_MAX_NUMBEROF_POWER_BLOCK];\n}ATOM_POWERPLAY_INFO_V3;\n\n/* New PPlib */\n/**************************************************************************/\ntypedef struct _ATOM_PPLIB_THERMALCONTROLLER\n\n{\n    UCHAR ucType;           // one of ATOM_PP_THERMALCONTROLLER_*\n    UCHAR ucI2cLine;        // as interpreted by DAL I2C\n    UCHAR ucI2cAddress;\n    UCHAR ucFanParameters;  // Fan Control Parameters.\n    UCHAR ucFanMinRPM;      // Fan Minimum RPM (hundreds) -- for display purposes only.\n    UCHAR ucFanMaxRPM;      // Fan Maximum RPM (hundreds) -- for display purposes only.\n    UCHAR ucReserved;       // ----\n    UCHAR ucFlags;          // to be defined\n} ATOM_PPLIB_THERMALCONTROLLER;\n\n#define ATOM_PP_FANPARAMETERS_TACHOMETER_PULSES_PER_REVOLUTION_MASK 0x0f\n#define ATOM_PP_FANPARAMETERS_NOFAN                                 0x80    // No fan is connected to this controller.\n\n#define ATOM_PP_THERMALCONTROLLER_NONE      0\n#define ATOM_PP_THERMALCONTROLLER_LM63      1  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_ADM1032   2  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_ADM1030   3  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_MUA6649   4  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_LM64      5\n#define ATOM_PP_THERMALCONTROLLER_F75375    6  // Not used by PPLib\n#define ATOM_PP_THERMALCONTROLLER_RV6xx     7\n#define ATOM_PP_THERMALCONTROLLER_RV770     8\n#define ATOM_PP_THERMALCONTROLLER_ADT7473   9\n\ntypedef struct _ATOM_PPLIB_STATE\n{\n    UCHAR ucNonClockStateIndex;\n    UCHAR ucClockStateIndices[1]; // variable-sized\n} ATOM_PPLIB_STATE;\n\n//// ATOM_PPLIB_POWERPLAYTABLE::ulPlatformCaps\n#define ATOM_PP_PLATFORM_CAP_BACKBIAS 1\n#define ATOM_PP_PLATFORM_CAP_POWERPLAY 2\n#define ATOM_PP_PLATFORM_CAP_SBIOSPOWERSOURCE 4\n#define ATOM_PP_PLATFORM_CAP_ASPM_L0s 8\n#define ATOM_PP_PLATFORM_CAP_ASPM_L1 16\n#define ATOM_PP_PLATFORM_CAP_HARDWAREDC 32\n#define ATOM_PP_PLATFORM_CAP_GEMINIPRIMARY 64\n#define ATOM_PP_PLATFORM_CAP_STEPVDDC 128\n#define ATOM_PP_PLATFORM_CAP_VOLTAGECONTROL 256\n#define ATOM_PP_PLATFORM_CAP_SIDEPORTCONTROL 512\n#define ATOM_PP_PLATFORM_CAP_TURNOFFPLL_ASPML1 1024\n#define ATOM_PP_PLATFORM_CAP_HTLINKCONTROL 2048\n\ntypedef struct _ATOM_PPLIB_POWERPLAYTABLE\n{\n      ATOM_COMMON_TABLE_HEADER sHeader;\n\n      UCHAR ucDataRevision;\n\n      UCHAR ucNumStates;\n      UCHAR ucStateEntrySize;\n      UCHAR ucClockInfoSize;\n      UCHAR ucNonClockSize;\n\n      // offset from start of this table to array of ucNumStates ATOM_PPLIB_STATE structures\n      USHORT usStateArrayOffset;\n\n      // offset from start of this table to array of ASIC-specific structures,\n      // currently ATOM_PPLIB_CLOCK_INFO.\n      USHORT usClockInfoArrayOffset;\n\n      // offset from start of this table to array of ATOM_PPLIB_NONCLOCK_INFO\n      USHORT usNonClockInfoArrayOffset;\n\n      USHORT usBackbiasTime;    // in microseconds\n      USHORT usVoltageTime;     // in microseconds\n      USHORT usTableSize;       //the size of this structure, or the extended structure\n\n      ULONG ulPlatformCaps;            // See ATOM_PPLIB_CAPS_*\n\n      ATOM_PPLIB_THERMALCONTROLLER    sThermalController;\n\n      USHORT usBootClockInfoOffset;\n      USHORT usBootNonClockInfoOffset;\n\n} ATOM_PPLIB_POWERPLAYTABLE;\n\n//// ATOM_PPLIB_NONCLOCK_INFO::usClassification\n#define ATOM_PPLIB_CLASSIFICATION_UI_MASK          0x0007\n#define ATOM_PPLIB_CLASSIFICATION_UI_SHIFT         0\n#define ATOM_PPLIB_CLASSIFICATION_UI_NONE          0\n#define ATOM_PPLIB_CLASSIFICATION_UI_BATTERY       1\n#define ATOM_PPLIB_CLASSIFICATION_UI_BALANCED      3\n#define ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE   5\n// 2, 4, 6, 7 are reserved\n\n#define ATOM_PPLIB_CLASSIFICATION_BOOT                   0x0008\n#define ATOM_PPLIB_CLASSIFICATION_THERMAL                0x0010\n#define ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE     0x0020\n#define ATOM_PPLIB_CLASSIFICATION_REST                   0x0040\n#define ATOM_PPLIB_CLASSIFICATION_FORCED                 0x0080\n#define ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE          0x0100\n#define ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE      0x0200\n#define ATOM_PPLIB_CLASSIFICATION_UVDSTATE               0x0400\n#define ATOM_PPLIB_CLASSIFICATION_3DLOW                  0x0800\n#define ATOM_PPLIB_CLASSIFICATION_ACPI                   0x1000\n// remaining 3 bits are reserved\n\n//// ATOM_PPLIB_NONCLOCK_INFO::ulCapsAndSettings\n#define ATOM_PPLIB_SINGLE_DISPLAY_ONLY           0x00000001\n#define ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK         0x00000002\n\n// 0 is 2.5Gb/s, 1 is 5Gb/s\n#define ATOM_PPLIB_PCIE_LINK_SPEED_MASK            0x00000004\n#define ATOM_PPLIB_PCIE_LINK_SPEED_SHIFT           2\n\n// lanes - 1: 1, 2, 4, 8, 12, 16 permitted by PCIE spec\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_MASK            0x000000F8\n#define ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT           3\n\n// lookup into reduced refresh-rate table\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_MASK  0x00000F00\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_VALUE_SHIFT 8\n\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_UNLIMITED    0\n#define ATOM_PPLIB_LIMITED_REFRESHRATE_50HZ         1\n// 2-15 TBD as needed.\n\n#define ATOM_PPLIB_SOFTWARE_DISABLE_LOADBALANCING        0x00001000\n#define ATOM_PPLIB_SOFTWARE_ENABLE_SLEEP_FOR_TIMESTAMPS  0x00002000\n#define ATOM_PPLIB_ENABLE_VARIBRIGHT                     0x00008000\n\n#define ATOM_PPLIB_DISALLOW_ON_DC                       0x00004000\n\n// Contained in an array starting at the offset\n// in ATOM_PPLIB_POWERPLAYTABLE::usNonClockInfoArrayOffset.\n// referenced from ATOM_PPLIB_STATE_INFO::ucNonClockStateIndex\ntypedef struct _ATOM_PPLIB_NONCLOCK_INFO\n{\n      USHORT usClassification;\n      UCHAR  ucMinTemperature;\n      UCHAR  ucMaxTemperature;\n      ULONG  ulCapsAndSettings;\n      UCHAR  ucRequiredPower;\n      UCHAR  ucUnused1[3];\n} ATOM_PPLIB_NONCLOCK_INFO;\n\n// Contained in an array starting at the offset\n// in ATOM_PPLIB_POWERPLAYTABLE::usClockInfoArrayOffset.\n// referenced from ATOM_PPLIB_STATE::ucClockStateIndices\ntypedef struct _ATOM_PPLIB_R600_CLOCK_INFO\n{\n      USHORT usEngineClockLow;\n      UCHAR ucEngineClockHigh;\n\n      USHORT usMemoryClockLow;\n      UCHAR ucMemoryClockHigh;\n\n      USHORT usVDDC;\n      USHORT usUnused1;\n      USHORT usUnused2;\n\n      ULONG ulFlags; // ATOM_PPLIB_R600_FLAGS_*\n\n} ATOM_PPLIB_R600_CLOCK_INFO;\n\n// ulFlags in ATOM_PPLIB_R600_CLOCK_INFO\n#define ATOM_PPLIB_R600_FLAGS_PCIEGEN2          1\n#define ATOM_PPLIB_R600_FLAGS_UVDSAFE           2\n#define ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE    4\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_ODT_OFF    8\n#define ATOM_PPLIB_R600_FLAGS_MEMORY_DLL_OFF    16\n\ntypedef struct _ATOM_PPLIB_RS780_CLOCK_INFO\n\n{\n      USHORT usLowEngineClockLow;         // Low Engine clock in MHz (the same way as on the R600).\n      UCHAR  ucLowEngineClockHigh;\n      USHORT usHighEngineClockLow;        // High Engine clock in MHz.\n      UCHAR  ucHighEngineClockHigh;\n      USHORT usMemoryClockLow;            // For now one of the ATOM_PPLIB_RS780_SPMCLK_XXXX constants.\n      UCHAR  ucMemoryClockHigh;           // Currentyl unused.\n      UCHAR  ucPadding;                   // For proper alignment and size.\n      USHORT usVDDC;                      // For the 780, use: None, Low, High, Variable\n      UCHAR  ucMaxHTLinkWidth;            // From SBIOS - {2, 4, 8, 16}\n      UCHAR  ucMinHTLinkWidth;            // From SBIOS - {2, 4, 8, 16}. Effective only if CDLW enabled. Minimum down stream width could be bigger as display BW requriement.\n      USHORT usHTLinkFreq;                // See definition ATOM_PPLIB_RS780_HTLINKFREQ_xxx or in MHz(>=200).\n      ULONG  ulFlags; \n} ATOM_PPLIB_RS780_CLOCK_INFO;\n\n#define ATOM_PPLIB_RS780_VOLTAGE_NONE       0 \n#define ATOM_PPLIB_RS780_VOLTAGE_LOW        1 \n#define ATOM_PPLIB_RS780_VOLTAGE_HIGH       2 \n#define ATOM_PPLIB_RS780_VOLTAGE_VARIABLE   3 \n\n#define ATOM_PPLIB_RS780_SPMCLK_NONE        0   // We cannot change the side port memory clock, leave it as it is.\n#define ATOM_PPLIB_RS780_SPMCLK_LOW         1\n#define ATOM_PPLIB_RS780_SPMCLK_HIGH        2\n\n#define ATOM_PPLIB_RS780_HTLINKFREQ_NONE       0 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_LOW        1 \n#define ATOM_PPLIB_RS780_HTLINKFREQ_HIGH       2 \n\n/**************************************************************************/\n\n\n// Following definitions are for compatiblity issue in different SW components. \n#define ATOM_MASTER_DATA_TABLE_REVISION   0x01\n#define Object_Info\t\t\t\t\t\t\t\t\t\t\t\tObject_Header\t\t\t\n#define\tAdjustARB_SEQ\t\t\t\t\t\t\t\t\t\t\tMC_InitParameter\n#define\tVRAM_GPIO_DetectionInfo\t\t\t\t\t\tVoltageObjectInfo\n#define\tASIC_VDDCI_Info                   ASIC_ProfilingInfo\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n#define ASIC_MVDDQ_Info\t\t\t\t\t\t\t\t\t\tMemoryTrainingInfo\n#define SS_Info                           PPLL_SS_Info                      \n#define ASIC_MVDDC_Info                   ASIC_InternalSS_Info\n#define DispDevicePriorityInfo\t\t\t\t\t\tSaveRestoreInfo\n#define DispOutInfo\t\t\t\t\t\t\t\t\t\t\t\tTV_VideoMode\n\n\n#define ATOM_ENCODER_OBJECT_TABLE         ATOM_OBJECT_TABLE\n#define ATOM_CONNECTOR_OBJECT_TABLE       ATOM_OBJECT_TABLE\n\n//New device naming, remove them when both DAL/VBIOS is ready\n#define DFP2I_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP2I_OUTPUT_CONTROL_PS_ALLOCATION DFP2I_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1X_OUTPUT_CONTROL_PARAMETERS    CRT1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1X_OUTPUT_CONTROL_PS_ALLOCATION DFP1X_OUTPUT_CONTROL_PARAMETERS\n\n#define DFP1I_OUTPUT_CONTROL_PARAMETERS    DFP1_OUTPUT_CONTROL_PARAMETERS\n#define DFP1I_OUTPUT_CONTROL_PS_ALLOCATION DFP1_OUTPUT_CONTROL_PS_ALLOCATION\n\n#define ATOM_DEVICE_DFP1I_SUPPORT          ATOM_DEVICE_DFP1_SUPPORT\n#define ATOM_DEVICE_DFP1X_SUPPORT          ATOM_DEVICE_DFP2_SUPPORT\n\n#define ATOM_DEVICE_DFP1I_INDEX            ATOM_DEVICE_DFP1_INDEX\n#define ATOM_DEVICE_DFP1X_INDEX            ATOM_DEVICE_DFP2_INDEX\n \n#define ATOM_DEVICE_DFP2I_INDEX            0x00000009\n#define ATOM_DEVICE_DFP2I_SUPPORT          (0x1L << ATOM_DEVICE_DFP2I_INDEX)\n\n#define ATOM_S0_DFP1I                      ATOM_S0_DFP1\n#define ATOM_S0_DFP1X                      ATOM_S0_DFP2\n\n#define ATOM_S0_DFP2I                      0x00200000L\n#define ATOM_S0_DFP2Ib2                    0x20\n\n#define ATOM_S2_DFP1I_DPMS_STATE           ATOM_S2_DFP1_DPMS_STATE\n#define ATOM_S2_DFP1X_DPMS_STATE           ATOM_S2_DFP2_DPMS_STATE\n\n#define ATOM_S2_DFP2I_DPMS_STATE           0x02000000L\n#define ATOM_S2_DFP2I_DPMS_STATEb3         0x02\n\n#define ATOM_S3_DFP2I_ACTIVEb1             0x02\n\n#define ATOM_S3_DFP1I_ACTIVE               ATOM_S3_DFP1_ACTIVE \n#define ATOM_S3_DFP1X_ACTIVE               ATOM_S3_DFP2_ACTIVE\n\n#define ATOM_S3_DFP2I_ACTIVE               0x00000200L\n\n#define ATOM_S3_DFP1I_CRTC_ACTIVE          ATOM_S3_DFP1_CRTC_ACTIVE\n#define ATOM_S3_DFP1X_CRTC_ACTIVE          ATOM_S3_DFP2_CRTC_ACTIVE\n#define ATOM_S3_DFP2I_CRTC_ACTIVE          0x02000000L\n\n#define ATOM_S3_DFP2I_CRTC_ACTIVEb3        0x02\n#define ATOM_S5_DOS_REQ_DFP2Ib1            0x02\n\n#define ATOM_S5_DOS_REQ_DFP2I              0x0200\n#define ATOM_S6_ACC_REQ_DFP1I              ATOM_S6_ACC_REQ_DFP1\n#define ATOM_S6_ACC_REQ_DFP1X              ATOM_S6_ACC_REQ_DFP2\n\n#define ATOM_S6_ACC_REQ_DFP2Ib3            0x02\n#define ATOM_S6_ACC_REQ_DFP2I              0x02000000L\n\n#define TMDS1XEncoderControl               DVOEncoderControl           \n#define DFP1XOutputControl                 DVOOutputControl\n\n#define ExternalDFPOutputControl           DFP1XOutputControl\n#define EnableExternalTMDS_Encoder         TMDS1XEncoderControl\n\n#define DFP1IOutputControl                 TMDSAOutputControl\n#define DFP2IOutputControl                 LVTMAOutputControl      \n\n#define DAC1_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC1_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define DAC2_ENCODER_CONTROL_PARAMETERS    DAC_ENCODER_CONTROL_PARAMETERS\n#define DAC2_ENCODER_CONTROL_PS_ALLOCATION DAC_ENCODER_CONTROL_PS_ALLOCATION\n\n#define ucDac1Standard  ucDacStandard\n#define ucDac2Standard  ucDacStandard  \n\n#define TMDS1EncoderControl TMDSAEncoderControl\n#define TMDS2EncoderControl LVTMAEncoderControl\n\n#define DFP1OutputControl   TMDSAOutputControl\n#define DFP2OutputControl   LVTMAOutputControl\n#define CRT1OutputControl   DAC1OutputControl\n#define CRT2OutputControl   DAC2OutputControl\n\n//These two lines will be removed for sure in a few days, will follow up with Michael V.\n#define EnableLVDS_SS   EnableSpreadSpectrumOnPPLL\n#define ENABLE_LVDS_SS_PARAMETERS_V3  ENABLE_SPREAD_SPECTRUM_ON_PPLL  \n\n//#define ATOM_S2_CRT1_DPMS_STATE         0x00010000L\n//#define ATOM_S2_LCD1_DPMS_STATE\t        ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_TV1_DPMS_STATE          ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_DFP1_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n//#define ATOM_S2_CRT2_DPMS_STATE         ATOM_S2_CRT1_DPMS_STATE\n\n#define ATOM_S6_ACC_REQ_TV2             0x00400000L\n#define ATOM_DEVICE_TV2_INDEX           0x00000006\n#define ATOM_DEVICE_TV2_SUPPORT         (0x1L << ATOM_DEVICE_TV2_INDEX)\n#define ATOM_S0_TV2                     0x00100000L\n#define ATOM_S3_TV2_ACTIVE              ATOM_S3_DFP6_ACTIVE\n#define ATOM_S3_TV2_CRTC_ACTIVE         ATOM_S3_DFP6_CRTC_ACTIVE\n\n//\n#define ATOM_S2_CRT1_DPMS_STATE         0x00010000L\n#define ATOM_S2_LCD1_DPMS_STATE\t        0x00020000L\n#define ATOM_S2_TV1_DPMS_STATE          0x00040000L\n#define ATOM_S2_DFP1_DPMS_STATE         0x00080000L\n#define ATOM_S2_CRT2_DPMS_STATE         0x00100000L\n#define ATOM_S2_LCD2_DPMS_STATE         0x00200000L\n#define ATOM_S2_TV2_DPMS_STATE          0x00400000L\n#define ATOM_S2_DFP2_DPMS_STATE         0x00800000L\n#define ATOM_S2_CV_DPMS_STATE           0x01000000L\n#define ATOM_S2_DFP3_DPMS_STATE\t\t\t\t\t0x02000000L\n#define ATOM_S2_DFP4_DPMS_STATE\t\t\t\t\t0x04000000L\n#define ATOM_S2_DFP5_DPMS_STATE\t\t\t\t\t0x08000000L\n\n#define ATOM_S2_CRT1_DPMS_STATEb2       0x01\n#define ATOM_S2_LCD1_DPMS_STATEb2       0x02\n#define ATOM_S2_TV1_DPMS_STATEb2        0x04\n#define ATOM_S2_DFP1_DPMS_STATEb2       0x08\n#define ATOM_S2_CRT2_DPMS_STATEb2       0x10\n#define ATOM_S2_LCD2_DPMS_STATEb2       0x20\n#define ATOM_S2_TV2_DPMS_STATEb2        0x40\n#define ATOM_S2_DFP2_DPMS_STATEb2       0x80\n#define ATOM_S2_CV_DPMS_STATEb3         0x01\n#define ATOM_S2_DFP3_DPMS_STATEb3\t\t\t\t0x02\n#define ATOM_S2_DFP4_DPMS_STATEb3\t\t\t\t0x04\n#define ATOM_S2_DFP5_DPMS_STATEb3\t\t\t\t0x08\n\n#define ATOM_S3_ASIC_GUI_ENGINE_HUNGb3\t0x20\n#define ATOM_S3_ALLOW_FAST_PWR_SWITCHb3 0x40\n#define ATOM_S3_RQST_GPU_USE_MIN_PWRb3  0x80\n\n/*********************************************************************************/\n\n#pragma pack() // BIOS data must use byte aligment\n\n#endif /* _ATOMBIOS_H */\n", "/*\n * Copyright 2007-8 Advanced Micro Devices, Inc.\n * Copyright 2008 Red Hat Inc.\n *\n * Permission is hereby granted, free of charge, to any person obtaining a\n * copy of this software and associated documentation files (the \"Software\"),\n * to deal in the Software without restriction, including without limitation\n * the rights to use, copy, modify, merge, publish, distribute, sublicense,\n * and/or sell copies of the Software, and to permit persons to whom the\n * Software is furnished to do so, subject to the following conditions:\n *\n * The above copyright notice and this permission notice shall be included in\n * all copies or substantial portions of the Software.\n *\n * THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\n * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\n * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL\n * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR\n * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,\n * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\n * OTHER DEALINGS IN THE SOFTWARE.\n *\n * Authors: Dave Airlie\n *          Alex Deucher\n */\n#include \"drmP.h\"\n#include \"radeon_drm.h\"\n#include \"radeon.h\"\n\n#include \"atom.h\"\n#include \"atom-bits.h\"\n\n/* from radeon_encoder.c */\nextern uint32_t\nradeon_get_encoder_id(struct drm_device *dev, uint32_t supported_device,\n\t\t      uint8_t dac);\nextern void radeon_link_encoder_connector(struct drm_device *dev);\nextern void\nradeon_add_atom_encoder(struct drm_device *dev, uint32_t encoder_id,\n\t\t\tuint32_t supported_device);\n\n/* from radeon_connector.c */\nextern void\nradeon_add_atom_connector(struct drm_device *dev,\n\t\t\t  uint32_t connector_id,\n\t\t\t  uint32_t supported_device,\n\t\t\t  int connector_type,\n\t\t\t  struct radeon_i2c_bus_rec *i2c_bus,\n\t\t\t  bool linkb, uint32_t igp_lane_info,\n\t\t\t  uint16_t connector_object_id,\n\t\t\t  struct radeon_hpd *hpd);\n\n/* from radeon_legacy_encoder.c */\nextern void\nradeon_add_legacy_encoder(struct drm_device *dev, uint32_t encoder_id,\n\t\t\t  uint32_t supported_device);\n\nunion atom_supported_devices {\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO info;\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO_2 info_2;\n\tstruct _ATOM_SUPPORTED_DEVICES_INFO_2d1 info_2d1;\n};\n\nstatic inline struct radeon_i2c_bus_rec radeon_lookup_i2c_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\t       uint8_t id)\n{\n\tstruct atom_context *ctx = rdev->mode_info.atom_context;\n\tATOM_GPIO_I2C_ASSIGMENT *gpio;\n\tstruct radeon_i2c_bus_rec i2c;\n\tint index = GetIndexIntoMasterTable(DATA, GPIO_I2C_Info);\n\tstruct _ATOM_GPIO_I2C_INFO *i2c_info;\n\tuint16_t data_offset, size;\n\tint i, num_indices;\n\n\tmemset(&i2c, 0, sizeof(struct radeon_i2c_bus_rec));\n\ti2c.valid = false;\n\n\tif (atom_parse_data_header(ctx, index, &size, NULL, NULL, &data_offset)) {\n\t\ti2c_info = (struct _ATOM_GPIO_I2C_INFO *)(ctx->bios + data_offset);\n\n\t\tnum_indices = (size - sizeof(ATOM_COMMON_TABLE_HEADER)) /\n\t\t\tsizeof(ATOM_GPIO_I2C_ASSIGMENT);\n\n\t\tfor (i = 0; i < num_indices; i++) {\n\t\t\tgpio = &i2c_info->asGPIO_Info[i];\n\n\t\t\tif (gpio->sucI2cId.ucAccess == id) {\n\t\t\t\ti2c.mask_clk_reg = le16_to_cpu(gpio->usClkMaskRegisterIndex) * 4;\n\t\t\t\ti2c.mask_data_reg = le16_to_cpu(gpio->usDataMaskRegisterIndex) * 4;\n\t\t\t\ti2c.en_clk_reg = le16_to_cpu(gpio->usClkEnRegisterIndex) * 4;\n\t\t\t\ti2c.en_data_reg = le16_to_cpu(gpio->usDataEnRegisterIndex) * 4;\n\t\t\t\ti2c.y_clk_reg = le16_to_cpu(gpio->usClkY_RegisterIndex) * 4;\n\t\t\t\ti2c.y_data_reg = le16_to_cpu(gpio->usDataY_RegisterIndex) * 4;\n\t\t\t\ti2c.a_clk_reg = le16_to_cpu(gpio->usClkA_RegisterIndex) * 4;\n\t\t\t\ti2c.a_data_reg = le16_to_cpu(gpio->usDataA_RegisterIndex) * 4;\n\t\t\t\ti2c.mask_clk_mask = (1 << gpio->ucClkMaskShift);\n\t\t\t\ti2c.mask_data_mask = (1 << gpio->ucDataMaskShift);\n\t\t\t\ti2c.en_clk_mask = (1 << gpio->ucClkEnShift);\n\t\t\t\ti2c.en_data_mask = (1 << gpio->ucDataEnShift);\n\t\t\t\ti2c.y_clk_mask = (1 << gpio->ucClkY_Shift);\n\t\t\t\ti2c.y_data_mask = (1 << gpio->ucDataY_Shift);\n\t\t\t\ti2c.a_clk_mask = (1 << gpio->ucClkA_Shift);\n\t\t\t\ti2c.a_data_mask = (1 << gpio->ucDataA_Shift);\n\n\t\t\t\tif (gpio->sucI2cId.sbfAccess.bfHW_Capable)\n\t\t\t\t\ti2c.hw_capable = true;\n\t\t\t\telse\n\t\t\t\t\ti2c.hw_capable = false;\n\n\t\t\t\tif (gpio->sucI2cId.ucAccess == 0xa0)\n\t\t\t\t\ti2c.mm_i2c = true;\n\t\t\t\telse\n\t\t\t\t\ti2c.mm_i2c = false;\n\n\t\t\t\ti2c.i2c_id = gpio->sucI2cId.ucAccess;\n\n\t\t\t\ti2c.valid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn i2c;\n}\n\nstatic inline struct radeon_gpio_rec radeon_lookup_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\tu8 id)\n{\n\tstruct atom_context *ctx = rdev->mode_info.atom_context;\n\tstruct radeon_gpio_rec gpio;\n\tint index = GetIndexIntoMasterTable(DATA, GPIO_Pin_LUT);\n\tstruct _ATOM_GPIO_PIN_LUT *gpio_info;\n\tATOM_GPIO_PIN_ASSIGNMENT *pin;\n\tu16 data_offset, size;\n\tint i, num_indices;\n\n\tmemset(&gpio, 0, sizeof(struct radeon_gpio_rec));\n\tgpio.valid = false;\n\n\tif (atom_parse_data_header(ctx, index, &size, NULL, NULL, &data_offset)) {\n\t\tgpio_info = (struct _ATOM_GPIO_PIN_LUT *)(ctx->bios + data_offset);\n\n\t\tnum_indices = (size - sizeof(ATOM_COMMON_TABLE_HEADER)) /\n\t\t\tsizeof(ATOM_GPIO_PIN_ASSIGNMENT);\n\n\t\tfor (i = 0; i < num_indices; i++) {\n\t\t\tpin = &gpio_info->asGPIO_Pin[i];\n\t\t\tif (id == pin->ucGPIO_ID) {\n\t\t\t\tgpio.id = pin->ucGPIO_ID;\n\t\t\t\tgpio.reg = pin->usGpioPin_AIndex * 4;\n\t\t\t\tgpio.mask = (1 << pin->ucGpioPinBitShift);\n\t\t\t\tgpio.valid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn gpio;\n}\n\nstatic struct radeon_hpd radeon_atom_get_hpd_info_from_gpio(struct radeon_device *rdev,\n\t\t\t\t\t\t\t    struct radeon_gpio_rec *gpio)\n{\n\tstruct radeon_hpd hpd;\n\tu32 reg;\n\n\tif (ASIC_IS_DCE4(rdev))\n\t\treg = EVERGREEN_DC_GPIO_HPD_A;\n\telse\n\t\treg = AVIVO_DC_GPIO_HPD_A;\n\n\thpd.gpio = *gpio;\n\tif (gpio->reg == reg) {\n\t\tswitch(gpio->mask) {\n\t\tcase (1 << 0):\n\t\t\thpd.hpd = RADEON_HPD_1;\n\t\t\tbreak;\n\t\tcase (1 << 8):\n\t\t\thpd.hpd = RADEON_HPD_2;\n\t\t\tbreak;\n\t\tcase (1 << 16):\n\t\t\thpd.hpd = RADEON_HPD_3;\n\t\t\tbreak;\n\t\tcase (1 << 24):\n\t\t\thpd.hpd = RADEON_HPD_4;\n\t\t\tbreak;\n\t\tcase (1 << 26):\n\t\t\thpd.hpd = RADEON_HPD_5;\n\t\t\tbreak;\n\t\tcase (1 << 28):\n\t\t\thpd.hpd = RADEON_HPD_6;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\thpd.hpd = RADEON_HPD_NONE;\n\t\t\tbreak;\n\t\t}\n\t} else\n\t\thpd.hpd = RADEON_HPD_NONE;\n\treturn hpd;\n}\n\nstatic bool radeon_atom_apply_quirks(struct drm_device *dev,\n\t\t\t\t     uint32_t supported_device,\n\t\t\t\t     int *connector_type,\n\t\t\t\t     struct radeon_i2c_bus_rec *i2c_bus,\n\t\t\t\t     uint16_t *line_mux,\n\t\t\t\t     struct radeon_hpd *hpd)\n{\n\n\t/* Asus M2A-VM HDMI board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x791e) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x826d)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_HDMIA) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP3_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* Asrock RS600 board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x7941) &&\n\t    (dev->pdev->subsystem_vendor == 0x1849) &&\n\t    (dev->pdev->subsystem_device == 0x7941)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_HDMIA) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP3_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* a-bit f-i90hd - ciaranm on #radeonhd - this board has no DVI */\n\tif ((dev->pdev->device == 0x7941) &&\n\t    (dev->pdev->subsystem_vendor == 0x147b) &&\n\t    (dev->pdev->subsystem_device == 0x2412)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\treturn false;\n\t}\n\n\t/* Falcon NW laptop lists vga ddc line for LVDS */\n\tif ((dev->pdev->device == 0x5653) &&\n\t    (dev->pdev->subsystem_vendor == 0x1462) &&\n\t    (dev->pdev->subsystem_device == 0x0291)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_LVDS) {\n\t\t\ti2c_bus->valid = false;\n\t\t\t*line_mux = 53;\n\t\t}\n\t}\n\n\t/* HIS X1300 is DVI+VGA, not DVI+DVI */\n\tif ((dev->pdev->device == 0x7146) &&\n\t    (dev->pdev->subsystem_vendor == 0x17af) &&\n\t    (dev->pdev->subsystem_device == 0x2058)) {\n\t\tif (supported_device == ATOM_DEVICE_DFP1_SUPPORT)\n\t\t\treturn false;\n\t}\n\n\t/* Gigabyte X1300 is DVI+VGA, not DVI+DVI */\n\tif ((dev->pdev->device == 0x7142) &&\n\t    (dev->pdev->subsystem_vendor == 0x1458) &&\n\t    (dev->pdev->subsystem_device == 0x2134)) {\n\t\tif (supported_device == ATOM_DEVICE_DFP1_SUPPORT)\n\t\t\treturn false;\n\t}\n\n\n\t/* Funky macbooks */\n\tif ((dev->pdev->device == 0x71C5) &&\n\t    (dev->pdev->subsystem_vendor == 0x106b) &&\n\t    (dev->pdev->subsystem_device == 0x0080)) {\n\t\tif ((supported_device == ATOM_DEVICE_CRT1_SUPPORT) ||\n\t\t    (supported_device == ATOM_DEVICE_DFP2_SUPPORT))\n\t\t\treturn false;\n\t\tif (supported_device == ATOM_DEVICE_CRT2_SUPPORT)\n\t\t\t*line_mux = 0x90;\n\t}\n\n\t/* ASUS HD 3600 XT board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x9598) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x01da)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVII;\n\t\t}\n\t}\n\n\t/* ASUS HD 3450 board lists the DVI port as HDMI */\n\tif ((dev->pdev->device == 0x95C5) &&\n\t    (dev->pdev->subsystem_vendor == 0x1043) &&\n\t    (dev->pdev->subsystem_device == 0x01e2)) {\n\t\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVII;\n\t\t}\n\t}\n\n\t/* some BIOSes seem to report DAC on HDMI - usually this is a board with\n\t * HDMI + VGA reporting as HDMI\n\t */\n\tif (*connector_type == DRM_MODE_CONNECTOR_HDMIA) {\n\t\tif (supported_device & (ATOM_DEVICE_CRT_SUPPORT)) {\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_VGA;\n\t\t\t*line_mux = 0;\n\t\t}\n\t}\n\n\t/* Acer laptop reports DVI-D as DVI-I */\n\tif ((dev->pdev->device == 0x95c4) &&\n\t    (dev->pdev->subsystem_vendor == 0x1025) &&\n\t    (dev->pdev->subsystem_device == 0x013c)) {\n\t\tif ((*connector_type == DRM_MODE_CONNECTOR_DVII) &&\n\t\t    (supported_device == ATOM_DEVICE_DFP1_SUPPORT))\n\t\t\t*connector_type = DRM_MODE_CONNECTOR_DVID;\n\t}\n\n\t/* XFX Pine Group device rv730 reports no VGA DDC lines\n\t * even though they are wired up to record 0x93\n\t */\n\tif ((dev->pdev->device == 0x9498) &&\n\t    (dev->pdev->subsystem_vendor == 0x1682) &&\n\t    (dev->pdev->subsystem_device == 0x2452)) {\n\t\tstruct radeon_device *rdev = dev->dev_private;\n\t\t*i2c_bus = radeon_lookup_i2c_gpio(rdev, 0x93);\n\t}\n\treturn true;\n}\n\nconst int supported_devices_connector_convert[] = {\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_VGA,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_DVIA,\n\tDRM_MODE_CONNECTOR_SVIDEO,\n\tDRM_MODE_CONNECTOR_Composite,\n\tDRM_MODE_CONNECTOR_LVDS,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_HDMIA,\n\tDRM_MODE_CONNECTOR_HDMIB,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_DisplayPort\n};\n\nconst uint16_t supported_devices_connector_object_id_convert[] = {\n\tCONNECTOR_OBJECT_ID_NONE,\n\tCONNECTOR_OBJECT_ID_VGA,\n\tCONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I, /* not all boards support DL */\n\tCONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D, /* not all boards support DL */\n\tCONNECTOR_OBJECT_ID_VGA, /* technically DVI-A */\n\tCONNECTOR_OBJECT_ID_COMPOSITE,\n\tCONNECTOR_OBJECT_ID_SVIDEO,\n\tCONNECTOR_OBJECT_ID_LVDS,\n\tCONNECTOR_OBJECT_ID_9PIN_DIN,\n\tCONNECTOR_OBJECT_ID_9PIN_DIN,\n\tCONNECTOR_OBJECT_ID_DISPLAYPORT,\n\tCONNECTOR_OBJECT_ID_HDMI_TYPE_A,\n\tCONNECTOR_OBJECT_ID_HDMI_TYPE_B,\n\tCONNECTOR_OBJECT_ID_SVIDEO\n};\n\nconst int object_connector_convert[] = {\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVII,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_DVID,\n\tDRM_MODE_CONNECTOR_VGA,\n\tDRM_MODE_CONNECTOR_Composite,\n\tDRM_MODE_CONNECTOR_SVIDEO,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_HDMIA,\n\tDRM_MODE_CONNECTOR_HDMIB,\n\tDRM_MODE_CONNECTOR_LVDS,\n\tDRM_MODE_CONNECTOR_9PinDIN,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_Unknown,\n\tDRM_MODE_CONNECTOR_DisplayPort,\n\tDRM_MODE_CONNECTOR_eDP,\n\tDRM_MODE_CONNECTOR_Unknown\n};\n\nbool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tstruct atom_context *ctx = mode_info->atom_context;\n\tint index = GetIndexIntoMasterTable(DATA, Object_Header);\n\tu16 size, data_offset;\n\tu8 frev, crev;\n\tATOM_CONNECTOR_OBJECT_TABLE *con_obj;\n\tATOM_DISPLAY_OBJECT_PATH_TABLE *path_obj;\n\tATOM_OBJECT_HEADER *obj_header;\n\tint i, j, path_size, device_support;\n\tint connector_type;\n\tu16 igp_lane_info, conn_id, connector_object_id;\n\tbool linkb;\n\tstruct radeon_i2c_bus_rec ddc_bus;\n\tstruct radeon_gpio_rec gpio;\n\tstruct radeon_hpd hpd;\n\n\tif (!atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tif (crev < 2)\n\t\treturn false;\n\n\tobj_header = (ATOM_OBJECT_HEADER *) (ctx->bios + data_offset);\n\tpath_obj = (ATOM_DISPLAY_OBJECT_PATH_TABLE *)\n\t    (ctx->bios + data_offset +\n\t     le16_to_cpu(obj_header->usDisplayPathTableOffset));\n\tcon_obj = (ATOM_CONNECTOR_OBJECT_TABLE *)\n\t    (ctx->bios + data_offset +\n\t     le16_to_cpu(obj_header->usConnectorObjectTableOffset));\n\tdevice_support = le16_to_cpu(obj_header->usDeviceSupport);\n\n\tpath_size = 0;\n\tfor (i = 0; i < path_obj->ucNumOfDispPath; i++) {\n\t\tuint8_t *addr = (uint8_t *) path_obj->asDispPath;\n\t\tATOM_DISPLAY_OBJECT_PATH *path;\n\t\taddr += path_size;\n\t\tpath = (ATOM_DISPLAY_OBJECT_PATH *) addr;\n\t\tpath_size += le16_to_cpu(path->usSize);\n\t\tlinkb = false;\n\t\tif (device_support & le16_to_cpu(path->usDeviceTag)) {\n\t\t\tuint8_t con_obj_id, con_obj_num, con_obj_type;\n\n\t\t\tcon_obj_id =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) & OBJECT_ID_MASK)\n\t\t\t    >> OBJECT_ID_SHIFT;\n\t\t\tcon_obj_num =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) & ENUM_ID_MASK)\n\t\t\t    >> ENUM_ID_SHIFT;\n\t\t\tcon_obj_type =\n\t\t\t    (le16_to_cpu(path->usConnObjectId) &\n\t\t\t     OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;\n\n\t\t\t/* TODO CV support */\n\t\t\tif (le16_to_cpu(path->usDeviceTag) ==\n\t\t\t\tATOM_DEVICE_CV_SUPPORT)\n\t\t\t\tcontinue;\n\n\t\t\t/* IGP chips */\n\t\t\tif ((rdev->flags & RADEON_IS_IGP) &&\n\t\t\t    (con_obj_id ==\n\t\t\t     CONNECTOR_OBJECT_ID_PCIE_CONNECTOR)) {\n\t\t\t\tuint16_t igp_offset = 0;\n\t\t\t\tATOM_INTEGRATED_SYSTEM_INFO_V2 *igp_obj;\n\n\t\t\t\tindex =\n\t\t\t\t    GetIndexIntoMasterTable(DATA,\n\t\t\t\t\t\t\t    IntegratedSystemInfo);\n\n\t\t\t\tif (atom_parse_data_header(ctx, index, &size, &frev,\n\t\t\t\t\t\t\t   &crev, &igp_offset)) {\n\n\t\t\t\t\tif (crev >= 2) {\n\t\t\t\t\t\tigp_obj =\n\t\t\t\t\t\t\t(ATOM_INTEGRATED_SYSTEM_INFO_V2\n\t\t\t\t\t\t\t *) (ctx->bios + igp_offset);\n\n\t\t\t\t\t\tif (igp_obj) {\n\t\t\t\t\t\t\tuint32_t slot_config, ct;\n\n\t\t\t\t\t\t\tif (con_obj_num == 1)\n\t\t\t\t\t\t\t\tslot_config =\n\t\t\t\t\t\t\t\t\tigp_obj->\n\t\t\t\t\t\t\t\t\tulDDISlot1Config;\n\t\t\t\t\t\t\telse\n\t\t\t\t\t\t\t\tslot_config =\n\t\t\t\t\t\t\t\t\tigp_obj->\n\t\t\t\t\t\t\t\t\tulDDISlot2Config;\n\n\t\t\t\t\t\t\tct = (slot_config >> 16) & 0xff;\n\t\t\t\t\t\t\tconnector_type =\n\t\t\t\t\t\t\t\tobject_connector_convert\n\t\t\t\t\t\t\t\t[ct];\n\t\t\t\t\t\t\tconnector_object_id = ct;\n\t\t\t\t\t\t\tigp_lane_info =\n\t\t\t\t\t\t\t\tslot_config & 0xffff;\n\t\t\t\t\t\t} else\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t} else\n\t\t\t\t\t\tcontinue;\n\t\t\t\t} else {\n\t\t\t\t\tigp_lane_info = 0;\n\t\t\t\t\tconnector_type =\n\t\t\t\t\t\tobject_connector_convert[con_obj_id];\n\t\t\t\t\tconnector_object_id = con_obj_id;\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\tigp_lane_info = 0;\n\t\t\t\tconnector_type =\n\t\t\t\t    object_connector_convert[con_obj_id];\n\t\t\t\tconnector_object_id = con_obj_id;\n\t\t\t}\n\n\t\t\tif (connector_type == DRM_MODE_CONNECTOR_Unknown)\n\t\t\t\tcontinue;\n\n\t\t\tfor (j = 0; j < ((le16_to_cpu(path->usSize) - 8) / 2);\n\t\t\t     j++) {\n\t\t\t\tuint8_t enc_obj_id, enc_obj_num, enc_obj_type;\n\n\t\t\t\tenc_obj_id =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;\n\t\t\t\tenc_obj_num =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     ENUM_ID_MASK) >> ENUM_ID_SHIFT;\n\t\t\t\tenc_obj_type =\n\t\t\t\t    (le16_to_cpu(path->usGraphicObjIds[j]) &\n\t\t\t\t     OBJECT_TYPE_MASK) >> OBJECT_TYPE_SHIFT;\n\n\t\t\t\t/* FIXME: add support for router objects */\n\t\t\t\tif (enc_obj_type == GRAPH_OBJECT_TYPE_ENCODER) {\n\t\t\t\t\tif (enc_obj_num == 2)\n\t\t\t\t\t\tlinkb = true;\n\t\t\t\t\telse\n\t\t\t\t\t\tlinkb = false;\n\n\t\t\t\t\tradeon_add_atom_encoder(dev,\n\t\t\t\t\t\t\t\tenc_obj_id,\n\t\t\t\t\t\t\t\tle16_to_cpu\n\t\t\t\t\t\t\t\t(path->\n\t\t\t\t\t\t\t\t usDeviceTag));\n\n\t\t\t\t}\n\t\t\t}\n\n\t\t\t/* look up gpio for ddc, hpd */\n\t\t\tif ((le16_to_cpu(path->usDeviceTag) &\n\t\t\t     (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) == 0) {\n\t\t\t\tfor (j = 0; j < con_obj->ucNumberOfObjects; j++) {\n\t\t\t\t\tif (le16_to_cpu(path->usConnObjectId) ==\n\t\t\t\t\t    le16_to_cpu(con_obj->asObjects[j].\n\t\t\t\t\t\t\tusObjectID)) {\n\t\t\t\t\t\tATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t    *record =\n\t\t\t\t\t\t    (ATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t     *)\n\t\t\t\t\t\t    (ctx->bios + data_offset +\n\t\t\t\t\t\t     le16_to_cpu(con_obj->\n\t\t\t\t\t\t\t\t asObjects[j].\n\t\t\t\t\t\t\t\t usRecordOffset));\n\t\t\t\t\t\tATOM_I2C_RECORD *i2c_record;\n\t\t\t\t\t\tATOM_HPD_INT_RECORD *hpd_record;\n\t\t\t\t\t\tATOM_I2C_ID_CONFIG_ACCESS *i2c_config;\n\t\t\t\t\t\thpd.hpd = RADEON_HPD_NONE;\n\n\t\t\t\t\t\twhile (record->ucRecordType > 0\n\t\t\t\t\t\t       && record->\n\t\t\t\t\t\t       ucRecordType <=\n\t\t\t\t\t\t       ATOM_MAX_OBJECT_RECORD_NUMBER) {\n\t\t\t\t\t\t\tswitch (record->ucRecordType) {\n\t\t\t\t\t\t\tcase ATOM_I2C_RECORD_TYPE:\n\t\t\t\t\t\t\t\ti2c_record =\n\t\t\t\t\t\t\t\t    (ATOM_I2C_RECORD *)\n\t\t\t\t\t\t\t\t\trecord;\n\t\t\t\t\t\t\t\ti2c_config =\n\t\t\t\t\t\t\t\t\t(ATOM_I2C_ID_CONFIG_ACCESS *)\n\t\t\t\t\t\t\t\t\t&i2c_record->sucI2cId;\n\t\t\t\t\t\t\t\tddc_bus = radeon_lookup_i2c_gpio(rdev,\n\t\t\t\t\t\t\t\t\t\t\t\t i2c_config->\n\t\t\t\t\t\t\t\t\t\t\t\t ucAccess);\n\t\t\t\t\t\t\t\tbreak;\n\t\t\t\t\t\t\tcase ATOM_HPD_INT_RECORD_TYPE:\n\t\t\t\t\t\t\t\thpd_record =\n\t\t\t\t\t\t\t\t\t(ATOM_HPD_INT_RECORD *)\n\t\t\t\t\t\t\t\t\trecord;\n\t\t\t\t\t\t\t\tgpio = radeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\t\t\t\t\t  hpd_record->ucHPDIntGPIOID);\n\t\t\t\t\t\t\t\thpd = radeon_atom_get_hpd_info_from_gpio(rdev, &gpio);\n\t\t\t\t\t\t\t\thpd.plugged_state = hpd_record->ucPlugged_PinState;\n\t\t\t\t\t\t\t\tbreak;\n\t\t\t\t\t\t\t}\n\t\t\t\t\t\t\trecord =\n\t\t\t\t\t\t\t    (ATOM_COMMON_RECORD_HEADER\n\t\t\t\t\t\t\t     *) ((char *)record\n\t\t\t\t\t\t\t\t +\n\t\t\t\t\t\t\t\t record->\n\t\t\t\t\t\t\t\t ucRecordSize);\n\t\t\t\t\t\t}\n\t\t\t\t\t\tbreak;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\thpd.hpd = RADEON_HPD_NONE;\n\t\t\t\tddc_bus.valid = false;\n\t\t\t}\n\n\t\t\t/* needed for aux chan transactions */\n\t\t\tddc_bus.hpd_id = hpd.hpd ? (hpd.hpd - 1) : 0;\n\n\t\t\tconn_id = le16_to_cpu(path->usConnObjectId);\n\n\t\t\tif (!radeon_atom_apply_quirks\n\t\t\t    (dev, le16_to_cpu(path->usDeviceTag), &connector_type,\n\t\t\t     &ddc_bus, &conn_id, &hpd))\n\t\t\t\tcontinue;\n\n\t\t\tradeon_add_atom_connector(dev,\n\t\t\t\t\t\t  conn_id,\n\t\t\t\t\t\t  le16_to_cpu(path->\n\t\t\t\t\t\t\t      usDeviceTag),\n\t\t\t\t\t\t  connector_type, &ddc_bus,\n\t\t\t\t\t\t  linkb, igp_lane_info,\n\t\t\t\t\t\t  connector_object_id,\n\t\t\t\t\t\t  &hpd);\n\n\t\t}\n\t}\n\n\tradeon_link_encoder_connector(dev);\n\n\treturn true;\n}\n\nstatic uint16_t atombios_get_connector_object_id(struct drm_device *dev,\n\t\t\t\t\t\t int connector_type,\n\t\t\t\t\t\t uint16_t devices)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\n\tif (rdev->flags & RADEON_IS_IGP) {\n\t\treturn supported_devices_connector_object_id_convert\n\t\t\t[connector_type];\n\t} else if (((connector_type == DRM_MODE_CONNECTOR_DVII) ||\n\t\t    (connector_type == DRM_MODE_CONNECTOR_DVID)) &&\n\t\t   (devices & ATOM_DEVICE_DFP2_SUPPORT))  {\n\t\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\t\tstruct atom_context *ctx = mode_info->atom_context;\n\t\tint index = GetIndexIntoMasterTable(DATA, XTMDS_Info);\n\t\tuint16_t size, data_offset;\n\t\tuint8_t frev, crev;\n\t\tATOM_XTMDS_INFO *xtmds;\n\n\t\tif (atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset)) {\n\t\t\txtmds = (ATOM_XTMDS_INFO *)(ctx->bios + data_offset);\n\n\t\t\tif (xtmds->ucSupportedLink & ATOM_XTMDS_SUPPORTED_DUALLINK) {\n\t\t\t\tif (connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I;\n\t\t\t\telse\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D;\n\t\t\t} else {\n\t\t\t\tif (connector_type == DRM_MODE_CONNECTOR_DVII)\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_I;\n\t\t\t\telse\n\t\t\t\t\treturn CONNECTOR_OBJECT_ID_SINGLE_LINK_DVI_D;\n\t\t\t}\n\t\t} else\n\t\t\treturn supported_devices_connector_object_id_convert\n\t\t\t\t[connector_type];\n\t} else {\n\t\treturn supported_devices_connector_object_id_convert\n\t\t\t[connector_type];\n\t}\n}\n\nstruct bios_connector {\n\tbool valid;\n\tuint16_t line_mux;\n\tuint16_t devices;\n\tint connector_type;\n\tstruct radeon_i2c_bus_rec ddc_bus;\n\tstruct radeon_hpd hpd;\n};\n\nbool radeon_get_atom_connector_info_from_supported_devices_table(struct\n\t\t\t\t\t\t\t\t drm_device\n\t\t\t\t\t\t\t\t *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tstruct atom_context *ctx = mode_info->atom_context;\n\tint index = GetIndexIntoMasterTable(DATA, SupportedDevicesInfo);\n\tuint16_t size, data_offset;\n\tuint8_t frev, crev;\n\tuint16_t device_support;\n\tuint8_t dac;\n\tunion atom_supported_devices *supported_devices;\n\tint i, j, max_device;\n\tstruct bios_connector bios_connectors[ATOM_MAX_SUPPORTED_DEVICE];\n\n\tif (!atom_parse_data_header(ctx, index, &size, &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tsupported_devices =\n\t    (union atom_supported_devices *)(ctx->bios + data_offset);\n\n\tdevice_support = le16_to_cpu(supported_devices->info.usDeviceSupport);\n\n\tif (frev > 1)\n\t\tmax_device = ATOM_MAX_SUPPORTED_DEVICE;\n\telse\n\t\tmax_device = ATOM_MAX_SUPPORTED_DEVICE_INFO;\n\n\tfor (i = 0; i < max_device; i++) {\n\t\tATOM_CONNECTOR_INFO_I2C ci =\n\t\t    supported_devices->info.asConnInfo[i];\n\n\t\tbios_connectors[i].valid = false;\n\n\t\tif (!(device_support & (1 << i))) {\n\t\t\tcontinue;\n\t\t}\n\n\t\tif (i == ATOM_DEVICE_CV_INDEX) {\n\t\t\tDRM_DEBUG(\"Skipping Component Video\\n\");\n\t\t\tcontinue;\n\t\t}\n\n\t\tbios_connectors[i].connector_type =\n\t\t    supported_devices_connector_convert[ci.sucConnectorInfo.\n\t\t\t\t\t\t\tsbfAccess.\n\t\t\t\t\t\t\tbfConnectorType];\n\n\t\tif (bios_connectors[i].connector_type ==\n\t\t    DRM_MODE_CONNECTOR_Unknown)\n\t\t\tcontinue;\n\n\t\tdac = ci.sucConnectorInfo.sbfAccess.bfAssociatedDAC;\n\n\t\tbios_connectors[i].line_mux =\n\t\t\tci.sucI2cId.ucAccess;\n\n\t\t/* give tv unique connector ids */\n\t\tif (i == ATOM_DEVICE_TV1_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 50;\n\t\t} else if (i == ATOM_DEVICE_TV2_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 51;\n\t\t} else if (i == ATOM_DEVICE_CV_INDEX) {\n\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\tbios_connectors[i].line_mux = 52;\n\t\t} else\n\t\t\tbios_connectors[i].ddc_bus =\n\t\t\t    radeon_lookup_i2c_gpio(rdev,\n\t\t\t\t\t\t   bios_connectors[i].line_mux);\n\n\t\tif ((crev > 1) && (frev > 1)) {\n\t\t\tu8 isb = supported_devices->info_2d1.asIntSrcInfo[i].ucIntSrcBitmap;\n\t\t\tswitch (isb) {\n\t\t\tcase 0x4:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_1;\n\t\t\t\tbreak;\n\t\t\tcase 0xa:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_2;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_NONE;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t} else {\n\t\t\tif (i == ATOM_DEVICE_DFP1_INDEX)\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_1;\n\t\t\telse if (i == ATOM_DEVICE_DFP2_INDEX)\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_2;\n\t\t\telse\n\t\t\t\tbios_connectors[i].hpd.hpd = RADEON_HPD_NONE;\n\t\t}\n\n\t\t/* Always set the connector type to VGA for CRT1/CRT2. if they are\n\t\t * shared with a DVI port, we'll pick up the DVI connector when we\n\t\t * merge the outputs.  Some bioses incorrectly list VGA ports as DVI.\n\t\t */\n\t\tif (i == ATOM_DEVICE_CRT1_INDEX || i == ATOM_DEVICE_CRT2_INDEX)\n\t\t\tbios_connectors[i].connector_type =\n\t\t\t    DRM_MODE_CONNECTOR_VGA;\n\n\t\tif (!radeon_atom_apply_quirks\n\t\t    (dev, (1 << i), &bios_connectors[i].connector_type,\n\t\t     &bios_connectors[i].ddc_bus, &bios_connectors[i].line_mux,\n\t\t     &bios_connectors[i].hpd))\n\t\t\tcontinue;\n\n\t\tbios_connectors[i].valid = true;\n\t\tbios_connectors[i].devices = (1 << i);\n\n\t\tif (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom)\n\t\t\tradeon_add_atom_encoder(dev,\n\t\t\t\t\t\tradeon_get_encoder_id(dev,\n\t\t\t\t\t\t\t\t      (1 << i),\n\t\t\t\t\t\t\t\t      dac),\n\t\t\t\t\t\t(1 << i));\n\t\telse\n\t\t\tradeon_add_legacy_encoder(dev,\n\t\t\t\t\t\t  radeon_get_encoder_id(dev,\n\t\t\t\t\t\t\t\t\t(1 << i),\n\t\t\t\t\t\t\t\t\tdac),\n\t\t\t\t\t\t  (1 << i));\n\t}\n\n\t/* combine shared connectors */\n\tfor (i = 0; i < max_device; i++) {\n\t\tif (bios_connectors[i].valid) {\n\t\t\tfor (j = 0; j < max_device; j++) {\n\t\t\t\tif (bios_connectors[j].valid && (i != j)) {\n\t\t\t\t\tif (bios_connectors[i].line_mux ==\n\t\t\t\t\t    bios_connectors[j].line_mux) {\n\t\t\t\t\t\t/* make sure not to combine LVDS */\n\t\t\t\t\t\tif (bios_connectors[i].devices & (ATOM_DEVICE_LCD_SUPPORT)) {\n\t\t\t\t\t\t\tbios_connectors[i].line_mux = 53;\n\t\t\t\t\t\t\tbios_connectors[i].ddc_bus.valid = false;\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t}\n\t\t\t\t\t\tif (bios_connectors[j].devices & (ATOM_DEVICE_LCD_SUPPORT)) {\n\t\t\t\t\t\t\tbios_connectors[j].line_mux = 53;\n\t\t\t\t\t\t\tbios_connectors[j].ddc_bus.valid = false;\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t}\n\t\t\t\t\t\t/* combine analog and digital for DVI-I */\n\t\t\t\t\t\tif (((bios_connectors[i].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&\n\t\t\t\t\t\t     (bios_connectors[j].devices & (ATOM_DEVICE_CRT_SUPPORT))) ||\n\t\t\t\t\t\t    ((bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT)) &&\n\t\t\t\t\t\t     (bios_connectors[i].devices & (ATOM_DEVICE_CRT_SUPPORT)))) {\n\t\t\t\t\t\t\tbios_connectors[i].devices |=\n\t\t\t\t\t\t\t\tbios_connectors[j].devices;\n\t\t\t\t\t\t\tbios_connectors[i].connector_type =\n\t\t\t\t\t\t\t\tDRM_MODE_CONNECTOR_DVII;\n\t\t\t\t\t\t\tif (bios_connectors[j].devices & (ATOM_DEVICE_DFP_SUPPORT))\n\t\t\t\t\t\t\t\tbios_connectors[i].hpd =\n\t\t\t\t\t\t\t\t\tbios_connectors[j].hpd;\n\t\t\t\t\t\t\tbios_connectors[j].valid = false;\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\n\t/* add the connectors */\n\tfor (i = 0; i < max_device; i++) {\n\t\tif (bios_connectors[i].valid) {\n\t\t\tuint16_t connector_object_id =\n\t\t\t\tatombios_get_connector_object_id(dev,\n\t\t\t\t\t\t      bios_connectors[i].connector_type,\n\t\t\t\t\t\t      bios_connectors[i].devices);\n\t\t\tradeon_add_atom_connector(dev,\n\t\t\t\t\t\t  bios_connectors[i].line_mux,\n\t\t\t\t\t\t  bios_connectors[i].devices,\n\t\t\t\t\t\t  bios_connectors[i].\n\t\t\t\t\t\t  connector_type,\n\t\t\t\t\t\t  &bios_connectors[i].ddc_bus,\n\t\t\t\t\t\t  false, 0,\n\t\t\t\t\t\t  connector_object_id,\n\t\t\t\t\t\t  &bios_connectors[i].hpd);\n\t\t}\n\t}\n\n\tradeon_link_encoder_connector(dev);\n\n\treturn true;\n}\n\nunion firmware_info {\n\tATOM_FIRMWARE_INFO info;\n\tATOM_FIRMWARE_INFO_V1_2 info_12;\n\tATOM_FIRMWARE_INFO_V1_3 info_13;\n\tATOM_FIRMWARE_INFO_V1_4 info_14;\n\tATOM_FIRMWARE_INFO_V2_1 info_21;\n};\n\nbool radeon_atom_get_clock_info(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, FirmwareInfo);\n\tunion firmware_info *firmware_info;\n\tuint8_t frev, crev;\n\tstruct radeon_pll *p1pll = &rdev->clock.p1pll;\n\tstruct radeon_pll *p2pll = &rdev->clock.p2pll;\n\tstruct radeon_pll *dcpll = &rdev->clock.dcpll;\n\tstruct radeon_pll *spll = &rdev->clock.spll;\n\tstruct radeon_pll *mpll = &rdev->clock.mpll;\n\tuint16_t data_offset;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tfirmware_info =\n\t\t\t(union firmware_info *)(mode_info->atom_context->bios +\n\t\t\t\t\t\tdata_offset);\n\t\t/* pixel clocks */\n\t\tp1pll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tp1pll->reference_div = 0;\n\n\t\tif (crev < 2)\n\t\t\tp1pll->pll_out_min =\n\t\t\t\tle16_to_cpu(firmware_info->info.usMinPixelClockPLL_Output);\n\t\telse\n\t\t\tp1pll->pll_out_min =\n\t\t\t\tle32_to_cpu(firmware_info->info_12.ulMinPixelClockPLL_Output);\n\t\tp1pll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxPixelClockPLL_Output);\n\n\t\tif (crev >= 4) {\n\t\t\tp1pll->lcd_pll_out_min =\n\t\t\t\tle16_to_cpu(firmware_info->info_14.usLcdMinPixelClockPLL_Output) * 100;\n\t\t\tif (p1pll->lcd_pll_out_min == 0)\n\t\t\t\tp1pll->lcd_pll_out_min = p1pll->pll_out_min;\n\t\t\tp1pll->lcd_pll_out_max =\n\t\t\t\tle16_to_cpu(firmware_info->info_14.usLcdMaxPixelClockPLL_Output) * 100;\n\t\t\tif (p1pll->lcd_pll_out_max == 0)\n\t\t\t\tp1pll->lcd_pll_out_max = p1pll->pll_out_max;\n\t\t} else {\n\t\t\tp1pll->lcd_pll_out_min = p1pll->pll_out_min;\n\t\t\tp1pll->lcd_pll_out_max = p1pll->pll_out_max;\n\t\t}\n\n\t\tif (p1pll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tp1pll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tp1pll->pll_out_min = 20000;\n\t\t} else if (p1pll->pll_out_min > 64800) {\n\t\t\t/* Limiting the pll output range is a good thing generally as\n\t\t\t * it limits the number of possible pll combinations for a given\n\t\t\t * frequency presumably to the ones that work best on each card.\n\t\t\t * However, certain duallink DVI monitors seem to like\n\t\t\t * pll combinations that would be limited by this at least on\n\t\t\t * pre-DCE 3.0 r6xx hardware.  This might need to be adjusted per\n\t\t\t * family.\n\t\t\t */\n\t\t\tif (!radeon_new_pll)\n\t\t\t\tp1pll->pll_out_min = 64800;\n\t\t}\n\n\t\tp1pll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinPixelClockPLL_Input);\n\t\tp1pll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxPixelClockPLL_Input);\n\n\t\t*p2pll = *p1pll;\n\n\t\t/* system clock */\n\t\tspll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tspll->reference_div = 0;\n\n\t\tspll->pll_out_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Output);\n\t\tspll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxEngineClockPLL_Output);\n\n\t\t/* ??? */\n\t\tif (spll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tspll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tspll->pll_out_min = 20000;\n\t\t}\n\n\t\tspll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinEngineClockPLL_Input);\n\t\tspll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxEngineClockPLL_Input);\n\n\t\t/* memory clock */\n\t\tmpll->reference_freq =\n\t\t    le16_to_cpu(firmware_info->info.usReferenceClock);\n\t\tmpll->reference_div = 0;\n\n\t\tmpll->pll_out_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Output);\n\t\tmpll->pll_out_max =\n\t\t    le32_to_cpu(firmware_info->info.ulMaxMemoryClockPLL_Output);\n\n\t\t/* ??? */\n\t\tif (mpll->pll_out_min == 0) {\n\t\t\tif (ASIC_IS_AVIVO(rdev))\n\t\t\t\tmpll->pll_out_min = 64800;\n\t\t\telse\n\t\t\t\tmpll->pll_out_min = 20000;\n\t\t}\n\n\t\tmpll->pll_in_min =\n\t\t    le16_to_cpu(firmware_info->info.usMinMemoryClockPLL_Input);\n\t\tmpll->pll_in_max =\n\t\t    le16_to_cpu(firmware_info->info.usMaxMemoryClockPLL_Input);\n\n\t\trdev->clock.default_sclk =\n\t\t    le32_to_cpu(firmware_info->info.ulDefaultEngineClock);\n\t\trdev->clock.default_mclk =\n\t\t    le32_to_cpu(firmware_info->info.ulDefaultMemoryClock);\n\n\t\tif (ASIC_IS_DCE4(rdev)) {\n\t\t\trdev->clock.default_dispclk =\n\t\t\t\tle32_to_cpu(firmware_info->info_21.ulDefaultDispEngineClkFreq);\n\t\t\tif (rdev->clock.default_dispclk == 0)\n\t\t\t\trdev->clock.default_dispclk = 60000; /* 600 Mhz */\n\t\t\trdev->clock.dp_extclk =\n\t\t\t\tle16_to_cpu(firmware_info->info_21.usUniphyDPModeExtClkFreq);\n\t\t}\n\t\t*dcpll = *p1pll;\n\n\t\treturn true;\n\t}\n\n\treturn false;\n}\n\nunion igp_info {\n\tstruct _ATOM_INTEGRATED_SYSTEM_INFO info;\n\tstruct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2;\n};\n\nbool radeon_atombios_sideport_present(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);\n\tunion igp_info *igp_info;\n\tu8 frev, crev;\n\tu16 data_offset;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tigp_info = (union igp_info *)(mode_info->atom_context->bios +\n\t\t\t\t      data_offset);\n\t\tswitch (crev) {\n\t\tcase 1:\n\t\t\tif (igp_info->info.ucMemoryType & 0xf0)\n\t\t\t\treturn true;\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tif (igp_info->info_2.ucMemoryType & 0x0f)\n\t\t\t\treturn true;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tDRM_ERROR(\"Unsupported IGP table: %d %d\\n\", frev, crev);\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn false;\n}\n\nbool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,\n\t\t\t\t   struct radeon_encoder_int_tmds *tmds)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, TMDS_Info);\n\tuint16_t data_offset;\n\tstruct _ATOM_TMDS_INFO *tmds_info;\n\tuint8_t frev, crev;\n\tuint16_t maxfreq;\n\tint i;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\ttmds_info =\n\t\t\t(struct _ATOM_TMDS_INFO *)(mode_info->atom_context->bios +\n\t\t\t\t\t\t   data_offset);\n\n\t\tmaxfreq = le16_to_cpu(tmds_info->usMaxFrequency);\n\t\tfor (i = 0; i < 4; i++) {\n\t\t\ttmds->tmds_pll[i].freq =\n\t\t\t    le16_to_cpu(tmds_info->asMiscInfo[i].usFrequency);\n\t\t\ttmds->tmds_pll[i].value =\n\t\t\t    tmds_info->asMiscInfo[i].ucPLL_ChargePump & 0x3f;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_VCO_Gain & 0x3f) << 6;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_DutyCycle & 0xf) << 12;\n\t\t\ttmds->tmds_pll[i].value |=\n\t\t\t    (tmds_info->asMiscInfo[i].\n\t\t\t     ucPLL_VoltageSwing & 0xf) << 16;\n\n\t\t\tDRM_DEBUG(\"TMDS PLL From ATOMBIOS %u %x\\n\",\n\t\t\t\t  tmds->tmds_pll[i].freq,\n\t\t\t\t  tmds->tmds_pll[i].value);\n\n\t\t\tif (maxfreq == tmds->tmds_pll[i].freq) {\n\t\t\t\ttmds->tmds_pll[i].freq = 0xffffffff;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic struct radeon_atom_ss *radeon_atombios_get_ss_info(struct\n\t\t\t\t\t\t\t  radeon_encoder\n\t\t\t\t\t\t\t  *encoder,\n\t\t\t\t\t\t\t  int id)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, PPLL_SS_Info);\n\tuint16_t data_offset;\n\tstruct _ATOM_SPREAD_SPECTRUM_INFO *ss_info;\n\tuint8_t frev, crev;\n\tstruct radeon_atom_ss *ss = NULL;\n\tint i;\n\n\tif (id > ATOM_MAX_SS_ENTRY)\n\t\treturn NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tss_info =\n\t\t\t(struct _ATOM_SPREAD_SPECTRUM_INFO *)(mode_info->atom_context->bios + data_offset);\n\n\t\tss =\n\t\t    kzalloc(sizeof(struct radeon_atom_ss), GFP_KERNEL);\n\n\t\tif (!ss)\n\t\t\treturn NULL;\n\n\t\tfor (i = 0; i < ATOM_MAX_SS_ENTRY; i++) {\n\t\t\tif (ss_info->asSS_Info[i].ucSS_Id == id) {\n\t\t\t\tss->percentage =\n\t\t\t\t\tle16_to_cpu(ss_info->asSS_Info[i].usSpreadSpectrumPercentage);\n\t\t\t\tss->type = ss_info->asSS_Info[i].ucSpreadSpectrumType;\n\t\t\t\tss->step = ss_info->asSS_Info[i].ucSS_Step;\n\t\t\t\tss->delay = ss_info->asSS_Info[i].ucSS_Delay;\n\t\t\t\tss->range = ss_info->asSS_Info[i].ucSS_Range;\n\t\t\t\tss->refdiv = ss_info->asSS_Info[i].ucRecommendedRef_Div;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\treturn ss;\n}\n\nunion lvds_info {\n\tstruct _ATOM_LVDS_INFO info;\n\tstruct _ATOM_LVDS_INFO_V12 info_12;\n};\n\nstruct radeon_encoder_atom_dig *radeon_atombios_get_lvds_info(struct\n\t\t\t\t\t\t\t      radeon_encoder\n\t\t\t\t\t\t\t      *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, LVDS_Info);\n\tuint16_t data_offset, misc;\n\tunion lvds_info *lvds_info;\n\tuint8_t frev, crev;\n\tstruct radeon_encoder_atom_dig *lvds = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tlvds_info =\n\t\t\t(union lvds_info *)(mode_info->atom_context->bios + data_offset);\n\t\tlvds =\n\t\t    kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL);\n\n\t\tif (!lvds)\n\t\t\treturn NULL;\n\n\t\tlvds->native_mode.clock =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usPixClk) * 10;\n\t\tlvds->native_mode.hdisplay =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usHActive);\n\t\tlvds->native_mode.vdisplay =\n\t\t    le16_to_cpu(lvds_info->info.sLCDTiming.usVActive);\n\t\tlvds->native_mode.htotal = lvds->native_mode.hdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHBlanking_Time);\n\t\tlvds->native_mode.hsync_start = lvds->native_mode.hdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHSyncOffset);\n\t\tlvds->native_mode.hsync_end = lvds->native_mode.hsync_start +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usHSyncWidth);\n\t\tlvds->native_mode.vtotal = lvds->native_mode.vdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVBlanking_Time);\n\t\tlvds->native_mode.vsync_start = lvds->native_mode.vdisplay +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);\n\t\tlvds->native_mode.vsync_end = lvds->native_mode.vsync_start +\n\t\t\tle16_to_cpu(lvds_info->info.sLCDTiming.usVSyncWidth);\n\t\tlvds->panel_pwr_delay =\n\t\t    le16_to_cpu(lvds_info->info.usOffDelayInMs);\n\t\tlvds->lvds_misc = lvds_info->info.ucLVDS_Misc;\n\n\t\tmisc = le16_to_cpu(lvds_info->info.sLCDTiming.susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tlvds->native_mode.flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\t/* set crtc values */\n\t\tdrm_mode_set_crtcinfo(&lvds->native_mode, CRTC_INTERLACE_HALVE_V);\n\n\t\tlvds->ss = radeon_atombios_get_ss_info(encoder, lvds_info->info.ucSS_Id);\n\n\t\tif (ASIC_IS_AVIVO(rdev)) {\n\t\t\tif (radeon_new_pll == 0)\n\t\t\t\tlvds->pll_algo = PLL_ALGO_LEGACY;\n\t\t\telse\n\t\t\t\tlvds->pll_algo = PLL_ALGO_NEW;\n\t\t} else {\n\t\t\tif (radeon_new_pll == 1)\n\t\t\t\tlvds->pll_algo = PLL_ALGO_NEW;\n\t\t\telse\n\t\t\t\tlvds->pll_algo = PLL_ALGO_LEGACY;\n\t\t}\n\n\t\tencoder->native_mode = lvds->native_mode;\n\t}\n\treturn lvds;\n}\n\nstruct radeon_encoder_primary_dac *\nradeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, CompassionateData);\n\tuint16_t data_offset;\n\tstruct _COMPASSIONATE_DATA *dac_info;\n\tuint8_t frev, crev;\n\tuint8_t bg, dac;\n\tstruct radeon_encoder_primary_dac *p_dac = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tdac_info = (struct _COMPASSIONATE_DATA *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\tp_dac = kzalloc(sizeof(struct radeon_encoder_primary_dac), GFP_KERNEL);\n\n\t\tif (!p_dac)\n\t\t\treturn NULL;\n\n\t\tbg = dac_info->ucDAC1_BG_Adjustment;\n\t\tdac = dac_info->ucDAC1_DAC_Adjustment;\n\t\tp_dac->ps2_pdac_adj = (bg << 8) | (dac);\n\n\t}\n\treturn p_dac;\n}\n\nbool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index,\n\t\t\t\tstruct drm_display_mode *mode)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tATOM_ANALOG_TV_INFO *tv_info;\n\tATOM_ANALOG_TV_INFO_V1_2 *tv_info_v1_2;\n\tATOM_DTD_FORMAT *dtd_timings;\n\tint data_index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);\n\tu8 frev, crev;\n\tu16 data_offset, misc;\n\n\tif (!atom_parse_data_header(mode_info->atom_context, data_index, NULL,\n\t\t\t\t    &frev, &crev, &data_offset))\n\t\treturn false;\n\n\tswitch (crev) {\n\tcase 1:\n\t\ttv_info = (ATOM_ANALOG_TV_INFO *)(mode_info->atom_context->bios + data_offset);\n\t\tif (index >= MAX_SUPPORTED_TV_TIMING)\n\t\t\treturn false;\n\n\t\tmode->crtc_htotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Total);\n\t\tmode->crtc_hdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_Disp);\n\t\tmode->crtc_hsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart);\n\t\tmode->crtc_hsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncStart) +\n\t\t\tle16_to_cpu(tv_info->aModeTimings[index].usCRTC_H_SyncWidth);\n\n\t\tmode->crtc_vtotal = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Total);\n\t\tmode->crtc_vdisplay = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_Disp);\n\t\tmode->crtc_vsync_start = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart);\n\t\tmode->crtc_vsync_end = le16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncStart) +\n\t\t\tle16_to_cpu(tv_info->aModeTimings[index].usCRTC_V_SyncWidth);\n\n\t\tmode->flags = 0;\n\t\tmisc = le16_to_cpu(tv_info->aModeTimings[index].susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tmode->flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\tmode->clock = le16_to_cpu(tv_info->aModeTimings[index].usPixelClock) * 10;\n\n\t\tif (index == 1) {\n\t\t\t/* PAL timings appear to have wrong values for totals */\n\t\t\tmode->crtc_htotal -= 1;\n\t\t\tmode->crtc_vtotal -= 1;\n\t\t}\n\t\tbreak;\n\tcase 2:\n\t\ttv_info_v1_2 = (ATOM_ANALOG_TV_INFO_V1_2 *)(mode_info->atom_context->bios + data_offset);\n\t\tif (index >= MAX_SUPPORTED_TV_TIMING_V1_2)\n\t\t\treturn false;\n\n\t\tdtd_timings = &tv_info_v1_2->aModeTimings[index];\n\t\tmode->crtc_htotal = le16_to_cpu(dtd_timings->usHActive) +\n\t\t\tle16_to_cpu(dtd_timings->usHBlanking_Time);\n\t\tmode->crtc_hdisplay = le16_to_cpu(dtd_timings->usHActive);\n\t\tmode->crtc_hsync_start = le16_to_cpu(dtd_timings->usHActive) +\n\t\t\tle16_to_cpu(dtd_timings->usHSyncOffset);\n\t\tmode->crtc_hsync_end = mode->crtc_hsync_start +\n\t\t\tle16_to_cpu(dtd_timings->usHSyncWidth);\n\n\t\tmode->crtc_vtotal = le16_to_cpu(dtd_timings->usVActive) +\n\t\t\tle16_to_cpu(dtd_timings->usVBlanking_Time);\n\t\tmode->crtc_vdisplay = le16_to_cpu(dtd_timings->usVActive);\n\t\tmode->crtc_vsync_start = le16_to_cpu(dtd_timings->usVActive) +\n\t\t\tle16_to_cpu(dtd_timings->usVSyncOffset);\n\t\tmode->crtc_vsync_end = mode->crtc_vsync_start +\n\t\t\tle16_to_cpu(dtd_timings->usVSyncWidth);\n\n\t\tmode->flags = 0;\n\t\tmisc = le16_to_cpu(dtd_timings->susModeMiscInfo.usAccess);\n\t\tif (misc & ATOM_VSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NVSYNC;\n\t\tif (misc & ATOM_HSYNC_POLARITY)\n\t\t\tmode->flags |= DRM_MODE_FLAG_NHSYNC;\n\t\tif (misc & ATOM_COMPOSITESYNC)\n\t\t\tmode->flags |= DRM_MODE_FLAG_CSYNC;\n\t\tif (misc & ATOM_INTERLACE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_INTERLACE;\n\t\tif (misc & ATOM_DOUBLE_CLOCK_MODE)\n\t\t\tmode->flags |= DRM_MODE_FLAG_DBLSCAN;\n\n\t\tmode->clock = le16_to_cpu(dtd_timings->usPixClk) * 10;\n\t\tbreak;\n\t}\n\treturn true;\n}\n\nenum radeon_tv_std\nradeon_atombios_get_tv_info(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, AnalogTV_Info);\n\tuint16_t data_offset;\n\tuint8_t frev, crev;\n\tstruct _ATOM_ANALOG_TV_INFO *tv_info;\n\tenum radeon_tv_std tv_std = TV_STD_NTSC;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\n\t\ttv_info = (struct _ATOM_ANALOG_TV_INFO *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\tswitch (tv_info->ucTV_BootUpDefaultStandard) {\n\t\tcase ATOM_TV_NTSC:\n\t\t\ttv_std = TV_STD_NTSC;\n\t\t\tDRM_INFO(\"Default TV standard: NTSC\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_NTSCJ:\n\t\t\ttv_std = TV_STD_NTSC_J;\n\t\t\tDRM_INFO(\"Default TV standard: NTSC-J\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PAL:\n\t\t\ttv_std = TV_STD_PAL;\n\t\t\tDRM_INFO(\"Default TV standard: PAL\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALM:\n\t\t\ttv_std = TV_STD_PAL_M;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-M\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALN:\n\t\t\ttv_std = TV_STD_PAL_N;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-N\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PALCN:\n\t\t\ttv_std = TV_STD_PAL_CN;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-CN\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_PAL60:\n\t\t\ttv_std = TV_STD_PAL_60;\n\t\t\tDRM_INFO(\"Default TV standard: PAL-60\\n\");\n\t\t\tbreak;\n\t\tcase ATOM_TV_SECAM:\n\t\t\ttv_std = TV_STD_SECAM;\n\t\t\tDRM_INFO(\"Default TV standard: SECAM\\n\");\n\t\t\tbreak;\n\t\tdefault:\n\t\t\ttv_std = TV_STD_NTSC;\n\t\t\tDRM_INFO(\"Unknown TV standard; defaulting to NTSC\\n\");\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn tv_std;\n}\n\nstruct radeon_encoder_tv_dac *\nradeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder)\n{\n\tstruct drm_device *dev = encoder->base.dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, CompassionateData);\n\tuint16_t data_offset;\n\tstruct _COMPASSIONATE_DATA *dac_info;\n\tuint8_t frev, crev;\n\tuint8_t bg, dac;\n\tstruct radeon_encoder_tv_dac *tv_dac = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\n\t\tdac_info = (struct _COMPASSIONATE_DATA *)\n\t\t\t(mode_info->atom_context->bios + data_offset);\n\n\t\ttv_dac = kzalloc(sizeof(struct radeon_encoder_tv_dac), GFP_KERNEL);\n\n\t\tif (!tv_dac)\n\t\t\treturn NULL;\n\n\t\tbg = dac_info->ucDAC2_CRT2_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_CRT2_DAC_Adjustment;\n\t\ttv_dac->ps2_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\tbg = dac_info->ucDAC2_PAL_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_PAL_DAC_Adjustment;\n\t\ttv_dac->pal_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\tbg = dac_info->ucDAC2_NTSC_BG_Adjustment;\n\t\tdac = dac_info->ucDAC2_NTSC_DAC_Adjustment;\n\t\ttv_dac->ntsc_tvdac_adj = (bg << 16) | (dac << 20);\n\n\t\ttv_dac->tv_std = radeon_atombios_get_tv_info(rdev);\n\t}\n\treturn tv_dac;\n}\n\nstatic const char *thermal_controller_names[] = {\n\t\"NONE\",\n\t\"LM63\",\n\t\"ADM1032\",\n\t\"ADM1030\",\n\t\"MUA6649\",\n\t\"LM64\",\n\t\"F75375\",\n\t\"ASC7512\",\n};\n\nstatic const char *pp_lib_thermal_controller_names[] = {\n\t\"NONE\",\n\t\"LM63\",\n\t\"ADM1032\",\n\t\"ADM1030\",\n\t\"MUA6649\",\n\t\"LM64\",\n\t\"F75375\",\n\t\"RV6xx\",\n\t\"RV770\",\n\t\"ADT7473\",\n};\n\nunion power_info {\n\tstruct _ATOM_POWERPLAY_INFO info;\n\tstruct _ATOM_POWERPLAY_INFO_V2 info_2;\n\tstruct _ATOM_POWERPLAY_INFO_V3 info_3;\n\tstruct _ATOM_PPLIB_POWERPLAYTABLE info_4;\n};\n\nvoid radeon_atombios_get_power_modes(struct radeon_device *rdev)\n{\n\tstruct radeon_mode_info *mode_info = &rdev->mode_info;\n\tint index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);\n\tu16 data_offset;\n\tu8 frev, crev;\n\tu32 misc, misc2 = 0, sclk, mclk;\n\tunion power_info *power_info;\n\tstruct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;\n\tstruct _ATOM_PPLIB_STATE *power_state;\n\tint num_modes = 0, i, j;\n\tint state_index = 0, mode_index = 0;\n\tstruct radeon_i2c_bus_rec i2c_bus;\n\n\trdev->pm.default_power_state = NULL;\n\n\tif (atom_parse_data_header(mode_info->atom_context, index, NULL,\n\t\t\t\t   &frev, &crev, &data_offset)) {\n\t\tpower_info = (union power_info *)(mode_info->atom_context->bios + data_offset);\n\t\tif (frev < 4) {\n\t\t\t/* add the i2c bus for thermal/fan chip */\n\t\t\tif (power_info->info.ucOverdriveThermalController > 0) {\n\t\t\t\tDRM_INFO(\"Possible %s thermal controller at 0x%02x\\n\",\n\t\t\t\t\t thermal_controller_names[power_info->info.ucOverdriveThermalController],\n\t\t\t\t\t power_info->info.ucOverdriveControllerAddress >> 1);\n\t\t\t\ti2c_bus = radeon_lookup_i2c_gpio(rdev, power_info->info.ucOverdriveI2cLine);\n\t\t\t\trdev->pm.i2c_bus = radeon_i2c_create(rdev->ddev, &i2c_bus, \"Thermal\");\n\t\t\t}\n\t\t\tnum_modes = power_info->info.ucNumOfPowerModeEntries;\n\t\t\tif (num_modes > ATOM_MAX_NUMBEROF_POWER_BLOCK)\n\t\t\t\tnum_modes = ATOM_MAX_NUMBEROF_POWER_BLOCK;\n\t\t\tfor (i = 0; i < num_modes; i++) {\n\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;\n\t\t\t\tswitch (frev) {\n\t\t\t\tcase 1:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle16_to_cpu(power_info->info.asPowerPlayInfo[i].usMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle16_to_cpu(power_info->info.asPowerPlayInfo[i].usEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\tcase 2:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tmisc2 = le32_to_cpu(power_info->info_2.asPowerPlayInfo[i].ulMiscInfo2);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info_2.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\tcase 3:\n\t\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].mclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMemoryClock);\n\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].sclk =\n\t\t\t\t\t\tle32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulEngineClock);\n\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk == 0) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk == 0))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[0].mclk >\n\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[0].sclk >\n\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\tcontinue;\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucNumPciELanes;\n\t\t\t\t\tmisc = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo);\n\t\t\t\t\tmisc2 = le32_to_cpu(power_info->info_3.asPowerPlayInfo[i].ulMiscInfo2);\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_GPIO;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.gpio =\n\t\t\t\t\t\t\tradeon_lookup_gpio(rdev,\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex);\n\t\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_ACTIVE_HIGH)\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\telse\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.active_high =\n\t\t\t\t\t\t\t\tfalse;\n\t\t\t\t\t} else if (misc & ATOM_PM_MISCINFO_PROGRAM_VOLTAGE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_VDDC;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddc_id =\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVoltageDropIndex;\n\t\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_VDDCI_DYNAMIC_VOLTAGE_EN) {\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddci_enabled =\n\t\t\t\t\t\t\t\ttrue;\n\t\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[0].voltage.vddci_id =\n\t\t\t\t\t\t\tpower_info->info_3.asPowerPlayInfo[i].ucVDDCI_VoltageDropIndex;\n\t\t\t\t\t\t}\n\t\t\t\t\t}\n\t\t\t\t\t/* order matters! */\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_POWER_SAVING_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_POWERSAVE;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DEFAULT_LOW_DC_STATE_ENTRY_TRUE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_LOAD_BALANCE_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_3D_ACCELERATION_EN)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\tif (misc2 & ATOM_PM_MISCINFO2_SYSTEM_AC_LITE_MODE)\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\tif (misc & ATOM_PM_MISCINFO_DRIVER_DEFAULT_MODE) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t} else if (frev == 4) {\n\t\t\t/* add the i2c bus for thermal/fan chip */\n\t\t\t/* no support for internal controller yet */\n\t\t\tif (power_info->info_4.sThermalController.ucType > 0) {\n\t\t\t\tif ((power_info->info_4.sThermalController.ucType == ATOM_PP_THERMALCONTROLLER_RV6xx) ||\n\t\t\t\t    (power_info->info_4.sThermalController.ucType == ATOM_PP_THERMALCONTROLLER_RV770)) {\n\t\t\t\t\tDRM_INFO(\"Internal thermal controller %s fan control\\n\",\n\t\t\t\t\t\t (power_info->info_4.sThermalController.ucFanParameters &\n\t\t\t\t\t\t  ATOM_PP_FANPARAMETERS_NOFAN) ? \"without\" : \"with\");\n\t\t\t\t} else {\n\t\t\t\t\tDRM_INFO(\"Possible %s thermal controller at 0x%02x %s fan control\\n\",\n\t\t\t\t\t\t pp_lib_thermal_controller_names[power_info->info_4.sThermalController.ucType],\n\t\t\t\t\t\t power_info->info_4.sThermalController.ucI2cAddress >> 1,\n\t\t\t\t\t\t (power_info->info_4.sThermalController.ucFanParameters &\n\t\t\t\t\t\t  ATOM_PP_FANPARAMETERS_NOFAN) ? \"without\" : \"with\");\n\t\t\t\t\ti2c_bus = radeon_lookup_i2c_gpio(rdev, power_info->info_4.sThermalController.ucI2cLine);\n\t\t\t\t\trdev->pm.i2c_bus = radeon_i2c_create(rdev->ddev, &i2c_bus, \"Thermal\");\n\t\t\t\t}\n\t\t\t}\n\t\t\tfor (i = 0; i < power_info->info_4.ucNumStates; i++) {\n\t\t\t\tmode_index = 0;\n\t\t\t\tpower_state = (struct _ATOM_PPLIB_STATE *)\n\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t data_offset +\n\t\t\t\t\t le16_to_cpu(power_info->info_4.usStateArrayOffset) +\n\t\t\t\t\t i * power_info->info_4.ucStateEntrySize);\n\t\t\t\tnon_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)\n\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t data_offset +\n\t\t\t\t\t le16_to_cpu(power_info->info_4.usNonClockInfoArrayOffset) +\n\t\t\t\t\t (power_state->ucNonClockStateIndex *\n\t\t\t\t\t  power_info->info_4.ucNonClockSize));\n\t\t\t\tfor (j = 0; j < (power_info->info_4.ucStateEntrySize - 1); j++) {\n\t\t\t\t\tif (rdev->flags & RADEON_IS_IGP) {\n\t\t\t\t\t\tstruct _ATOM_PPLIB_RS780_CLOCK_INFO *clock_info =\n\t\t\t\t\t\t\t(struct _ATOM_PPLIB_RS780_CLOCK_INFO *)\n\t\t\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t\t\t data_offset +\n\t\t\t\t\t\t\t le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +\n\t\t\t\t\t\t\t (power_state->ucClockStateIndices[j] *\n\t\t\t\t\t\t\t  power_info->info_4.ucClockInfoSize));\n\t\t\t\t\t\tsclk = le16_to_cpu(clock_info->usLowEngineClockLow);\n\t\t\t\t\t\tsclk |= clock_info->ucLowEngineClockHigh << 16;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;\n\t\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\t\tif (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0)\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\t\tif (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >\n\t\t\t\t\t\t    rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN)\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_SW;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =\n\t\t\t\t\t\t\tclock_info->usVDDC;\n\t\t\t\t\t\tmode_index++;\n\t\t\t\t\t} else {\n\t\t\t\t\t\tstruct _ATOM_PPLIB_R600_CLOCK_INFO *clock_info =\n\t\t\t\t\t\t\t(struct _ATOM_PPLIB_R600_CLOCK_INFO *)\n\t\t\t\t\t\t\t(mode_info->atom_context->bios +\n\t\t\t\t\t\t\t data_offset +\n\t\t\t\t\t\t\t le16_to_cpu(power_info->info_4.usClockInfoArrayOffset) +\n\t\t\t\t\t\t\t (power_state->ucClockStateIndices[j] *\n\t\t\t\t\t\t\t  power_info->info_4.ucClockInfoSize));\n\t\t\t\t\t\tsclk = le16_to_cpu(clock_info->usEngineClockLow);\n\t\t\t\t\t\tsclk |= clock_info->ucEngineClockHigh << 16;\n\t\t\t\t\t\tmclk = le16_to_cpu(clock_info->usMemoryClockLow);\n\t\t\t\t\t\tmclk |= clock_info->ucMemoryClockHigh << 16;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].mclk = mclk;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].sclk = sclk;\n\t\t\t\t\t\t/* skip invalid modes */\n\t\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk == 0) ||\n\t\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[mode_index].sclk == 0))\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\t/* skip overclock modes for now */\n\t\t\t\t\t\tif ((rdev->pm.power_state[state_index].clock_info[mode_index].mclk >\n\t\t\t\t\t\t     rdev->clock.default_mclk + RADEON_MODE_OVERCLOCK_MARGIN) ||\n\t\t\t\t\t\t    (rdev->pm.power_state[state_index].clock_info[mode_index].sclk >\n\t\t\t\t\t\t     rdev->clock.default_sclk + RADEON_MODE_OVERCLOCK_MARGIN))\n\t\t\t\t\t\t\tcontinue;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.type =\n\t\t\t\t\t\t\tVOLTAGE_SW;\n\t\t\t\t\t\trdev->pm.power_state[state_index].clock_info[mode_index].voltage.voltage =\n\t\t\t\t\t\t\tclock_info->usVDDC;\n\t\t\t\t\t\tmode_index++;\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t\trdev->pm.power_state[state_index].num_clock_modes = mode_index;\n\t\t\t\tif (mode_index) {\n\t\t\t\t\tmisc = le32_to_cpu(non_clock_info->ulCapsAndSettings);\n\t\t\t\t\tmisc2 = le16_to_cpu(non_clock_info->usClassification);\n\t\t\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes =\n\t\t\t\t\t\t((misc & ATOM_PPLIB_PCIE_LINK_WIDTH_MASK) >>\n\t\t\t\t\t\tATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT) + 1;\n\t\t\t\t\tswitch (misc2 & ATOM_PPLIB_CLASSIFICATION_UI_MASK) {\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BATTERY;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_BALANCED:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_BALANCED;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\tcase ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_PERFORMANCE;\n\t\t\t\t\t\tbreak;\n\t\t\t\t\t}\n\t\t\t\t\tif (misc2 & ATOM_PPLIB_CLASSIFICATION_BOOT) {\n\t\t\t\t\t\trdev->pm.power_state[state_index].type =\n\t\t\t\t\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\t\t\t\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\t\t\t\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t\t\t\t\t&rdev->pm.power_state[state_index].clock_info[mode_index - 1];\n\t\t\t\t\t}\n\t\t\t\t\tstate_index++;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t} else {\n\t\t/* XXX figure out some good default low power mode for cards w/out power tables */\n\t}\n\n\tif (rdev->pm.default_power_state == NULL) {\n\t\t/* add the default mode */\n\t\trdev->pm.power_state[state_index].type =\n\t\t\tPOWER_STATE_TYPE_DEFAULT;\n\t\trdev->pm.power_state[state_index].num_clock_modes = 1;\n\t\trdev->pm.power_state[state_index].clock_info[0].mclk = rdev->clock.default_mclk;\n\t\trdev->pm.power_state[state_index].clock_info[0].sclk = rdev->clock.default_sclk;\n\t\trdev->pm.power_state[state_index].default_clock_mode =\n\t\t\t&rdev->pm.power_state[state_index].clock_info[0];\n\t\trdev->pm.power_state[state_index].clock_info[0].voltage.type = VOLTAGE_NONE;\n\t\tif (rdev->asic->get_pcie_lanes)\n\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes = radeon_get_pcie_lanes(rdev);\n\t\telse\n\t\t\trdev->pm.power_state[state_index].non_clock_info.pcie_lanes = 16;\n\t\trdev->pm.default_power_state = &rdev->pm.power_state[state_index];\n\t\tstate_index++;\n\t}\n\trdev->pm.num_power_states = state_index;\n\n\trdev->pm.current_power_state = rdev->pm.default_power_state;\n\trdev->pm.current_clock_mode =\n\t\trdev->pm.default_power_state->default_clock_mode;\n}\n\nvoid radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable)\n{\n\tDYNAMIC_CLOCK_GATING_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, DynamicClockGating);\n\n\targs.ucEnable = enable;\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nuint32_t radeon_atom_get_engine_clock(struct radeon_device *rdev)\n{\n\tGET_ENGINE_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, GetEngineClock);\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n\treturn args.ulReturnEngineClock;\n}\n\nuint32_t radeon_atom_get_memory_clock(struct radeon_device *rdev)\n{\n\tGET_MEMORY_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, GetMemoryClock);\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n\treturn args.ulReturnMemoryClock;\n}\n\nvoid radeon_atom_set_engine_clock(struct radeon_device *rdev,\n\t\t\t\t  uint32_t eng_clock)\n{\n\tSET_ENGINE_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, SetEngineClock);\n\n\targs.ulTargetEngineClock = eng_clock;\t/* 10 khz */\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nvoid radeon_atom_set_memory_clock(struct radeon_device *rdev,\n\t\t\t\t  uint32_t mem_clock)\n{\n\tSET_MEMORY_CLOCK_PS_ALLOCATION args;\n\tint index = GetIndexIntoMasterTable(COMMAND, SetMemoryClock);\n\n\tif (rdev->flags & RADEON_IS_IGP)\n\t\treturn;\n\n\targs.ulTargetMemoryClock = mem_clock;\t/* 10 khz */\n\n\tatom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);\n}\n\nvoid radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev)\n{\n\tstruct radeon_device *rdev = dev->dev_private;\n\tuint32_t bios_2_scratch, bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tbios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\t} else {\n\t\tbios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\t}\n\n\t/* let the bios control the backlight */\n\tbios_2_scratch &= ~ATOM_S2_VRI_BRIGHT_ENABLE;\n\n\t/* tell the bios not to handle mode switching */\n\tbios_6_scratch |= (ATOM_S6_ACC_BLOCK_DISPLAY_SWITCH | ATOM_S6_ACC_MODE);\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tWREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\t} else {\n\t\tWREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n\t}\n\n}\n\nvoid radeon_save_bios_scratch_regs(struct radeon_device *rdev)\n{\n\tuint32_t scratch_reg;\n\tint i;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tscratch_reg = R600_BIOS_0_SCRATCH;\n\telse\n\t\tscratch_reg = RADEON_BIOS_0_SCRATCH;\n\n\tfor (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)\n\t\trdev->bios_scratch[i] = RREG32(scratch_reg + (i * 4));\n}\n\nvoid radeon_restore_bios_scratch_regs(struct radeon_device *rdev)\n{\n\tuint32_t scratch_reg;\n\tint i;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tscratch_reg = R600_BIOS_0_SCRATCH;\n\telse\n\t\tscratch_reg = RADEON_BIOS_0_SCRATCH;\n\n\tfor (i = 0; i < RADEON_BIOS_NUM_SCRATCH; i++)\n\t\tWREG32(scratch_reg + (i * 4), rdev->bios_scratch[i]);\n}\n\nvoid radeon_atom_output_lock(struct drm_encoder *encoder, bool lock)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tuint32_t bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\telse\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\n\tif (lock)\n\t\tbios_6_scratch |= ATOM_S6_CRITICAL_STATE;\n\telse\n\t\tbios_6_scratch &= ~ATOM_S6_CRITICAL_STATE;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n}\n\n/* at some point we may want to break this out into individual functions */\nvoid\nradeon_atombios_connected_scratch_regs(struct drm_connector *connector,\n\t\t\t\t       struct drm_encoder *encoder,\n\t\t\t\t       bool connected)\n{\n\tstruct drm_device *dev = connector->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_connector *radeon_connector =\n\t    to_radeon_connector(connector);\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_0_scratch, bios_3_scratch, bios_6_scratch;\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tbios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);\n\t\tbios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);\n\t\tbios_6_scratch = RREG32(R600_BIOS_6_SCRATCH);\n\t} else {\n\t\tbios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);\n\t\tbios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);\n\t\tbios_6_scratch = RREG32(RADEON_BIOS_6_SCRATCH);\n\t}\n\n\tif ((radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"TV1 connected\\n\");\n\t\t\tbios_3_scratch |= ATOM_S3_TV1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_TV1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"TV1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_TV1_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_TV1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_TV1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CV connected\\n\");\n\t\t\tbios_3_scratch |= ATOM_S3_CV_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CV;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CV disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CV_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CV_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CV;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_LCD1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"LCD1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_LCD1;\n\t\t\tbios_3_scratch |= ATOM_S3_LCD1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_LCD1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"LCD1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_LCD1;\n\t\t\tbios_3_scratch &= ~ATOM_S3_LCD1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_LCD1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CRT1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_CRT1_COLOR;\n\t\t\tbios_3_scratch |= ATOM_S3_CRT1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CRT1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CRT1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CRT1_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CRT1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"CRT2 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_CRT2_COLOR;\n\t\t\tbios_3_scratch |= ATOM_S3_CRT2_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_CRT2;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"CRT2 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_CRT2_MASK;\n\t\t\tbios_3_scratch &= ~ATOM_S3_CRT2_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_CRT2;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP1_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP1 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP1;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP1_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP1;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP1 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP1;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP1_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP1;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP2_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP2 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP2;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP2_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP2;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP2 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP2;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP2_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP2;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP3_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP3 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP3;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP3_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP3;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP3 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP3;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP3_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP3;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP4_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP4 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP4;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP4_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP4;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP4 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP4;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP4_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP4;\n\t\t}\n\t}\n\tif ((radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) &&\n\t    (radeon_connector->devices & ATOM_DEVICE_DFP5_SUPPORT)) {\n\t\tif (connected) {\n\t\t\tDRM_DEBUG(\"DFP5 connected\\n\");\n\t\t\tbios_0_scratch |= ATOM_S0_DFP5;\n\t\t\tbios_3_scratch |= ATOM_S3_DFP5_ACTIVE;\n\t\t\tbios_6_scratch |= ATOM_S6_ACC_REQ_DFP5;\n\t\t} else {\n\t\t\tDRM_DEBUG(\"DFP5 disconnected\\n\");\n\t\t\tbios_0_scratch &= ~ATOM_S0_DFP5;\n\t\t\tbios_3_scratch &= ~ATOM_S3_DFP5_ACTIVE;\n\t\t\tbios_6_scratch &= ~ATOM_S6_ACC_REQ_DFP5;\n\t\t}\n\t}\n\n\tif (rdev->family >= CHIP_R600) {\n\t\tWREG32(R600_BIOS_0_SCRATCH, bios_0_scratch);\n\t\tWREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);\n\t\tWREG32(R600_BIOS_6_SCRATCH, bios_6_scratch);\n\t} else {\n\t\tWREG32(RADEON_BIOS_0_SCRATCH, bios_0_scratch);\n\t\tWREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);\n\t\tWREG32(RADEON_BIOS_6_SCRATCH, bios_6_scratch);\n\t}\n}\n\nvoid\nradeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_3_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_3_scratch = RREG32(R600_BIOS_3_SCRATCH);\n\telse\n\t\tbios_3_scratch = RREG32(RADEON_BIOS_3_SCRATCH);\n\n\tif (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_TV1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 18);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CV_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 24);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CRT1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 16);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_CRT2_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 20);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_LCD1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 17);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP1_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 19);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP2_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 23);\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {\n\t\tbios_3_scratch &= ~ATOM_S3_DFP3_CRTC_ACTIVE;\n\t\tbios_3_scratch |= (crtc << 25);\n\t}\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_3_SCRATCH, bios_3_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_3_SCRATCH, bios_3_scratch);\n}\n\nvoid\nradeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on)\n{\n\tstruct drm_device *dev = encoder->dev;\n\tstruct radeon_device *rdev = dev->dev_private;\n\tstruct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);\n\tuint32_t bios_2_scratch;\n\n\tif (rdev->family >= CHIP_R600)\n\t\tbios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);\n\telse\n\t\tbios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);\n\n\tif (radeon_encoder->devices & ATOM_DEVICE_TV1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_TV1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_TV1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CV_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CV_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CV_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CRT1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CRT1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_CRT2_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_CRT2_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_CRT2_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_LCD1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_LCD1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP1_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP1_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP1_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP2_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP2_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP3_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP3_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP3_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP4_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP4_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP4_DPMS_STATE;\n\t}\n\tif (radeon_encoder->devices & ATOM_DEVICE_DFP5_SUPPORT) {\n\t\tif (on)\n\t\t\tbios_2_scratch &= ~ATOM_S2_DFP5_DPMS_STATE;\n\t\telse\n\t\t\tbios_2_scratch |= ATOM_S2_DFP5_DPMS_STATE;\n\t}\n\n\tif (rdev->family >= CHIP_R600)\n\t\tWREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);\n\telse\n\t\tWREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);\n}\n"], "filenames": ["drivers/gpu/drm/radeon/atombios.h", "drivers/gpu/drm/radeon/radeon_atombios.c"], "buggy_code_start_loc": [2915, 1267], "buggy_code_end_loc": [2916, 1306], "fixing_code_start_loc": [2915, 1267], "fixing_code_end_loc": [2916, 1306], "type": "CWE-193", "message": "** DISPUTED ** In the Linux kernel before 2.6.34, a range check issue in drivers/gpu/drm/radeon/atombios.c could cause an off by one (buffer overflow) problem. NOTE: At least one Linux maintainer believes that this CVE is incorrectly assigned and should be rejected because the value is hard coded and are not user-controllable where it is used.", "other": {"cve": {"id": "CVE-2010-5331", "sourceIdentifier": "cve@mitre.org", "published": "2019-07-27T22:15:11.090", "lastModified": "2023-03-03T19:10:36.640", "vulnStatus": "Analyzed", "descriptions": [{"lang": "en", "value": "** DISPUTED ** In the Linux kernel before 2.6.34, a range check issue in drivers/gpu/drm/radeon/atombios.c could cause an off by one (buffer overflow) problem. NOTE: At least one Linux maintainer believes that this CVE is incorrectly assigned and should be rejected because the value is hard coded and are not user-controllable where it is used."}, {"lang": "es", "value": "** EN DISPUTA ** En el kernel de Linux anterior a la versi\u00f3n 2.6.34, un problema de verificaci\u00f3n de rango en drivers / gpu / drm / radeon / atombios.c podr\u00eda causar un problema de apagado por uno (desbordamiento del b\u00fafer). NOTA: Al menos un mantenedor de Linux cree que este CVE est\u00e1 asignado incorrectamente y debe rechazarse porque el valor est\u00e1 codificado y no es controlable por el usuario donde se usa."}], "metrics": {"cvssMetricV31": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "3.1", "vectorString": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:H/I:H/A:H", "attackVector": "LOCAL", "attackComplexity": "LOW", "privilegesRequired": "LOW", "userInteraction": "NONE", "scope": "UNCHANGED", "confidentialityImpact": "HIGH", "integrityImpact": "HIGH", "availabilityImpact": "HIGH", "baseScore": 7.8, "baseSeverity": "HIGH"}, "exploitabilityScore": 1.8, "impactScore": 5.9}], "cvssMetricV2": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "2.0", "vectorString": "AV:L/AC:L/Au:N/C:P/I:P/A:P", "accessVector": "LOCAL", "accessComplexity": "LOW", "authentication": "NONE", "confidentialityImpact": "PARTIAL", "integrityImpact": "PARTIAL", "availabilityImpact": "PARTIAL", "baseScore": 4.6}, "baseSeverity": "MEDIUM", "exploitabilityScore": 3.9, "impactScore": 6.4, "acInsufInfo": false, "obtainAllPrivilege": false, "obtainUserPrivilege": false, "obtainOtherPrivilege": false, "userInteractionRequired": false}]}, "weaknesses": [{"source": "nvd@nist.gov", "type": "Primary", "description": [{"lang": "en", "value": "CWE-193"}]}], "configurations": [{"nodes": [{"operator": "OR", "negate": false, "cpeMatch": [{"vulnerable": true, "criteria": "cpe:2.3:o:linux:linux_kernel:*:*:*:*:*:*:*:*", "versionEndExcluding": "2.6.34", "matchCriteriaId": "6BA10979-D59C-4A33-ACC8-A110A5ACFF74"}]}]}], "references": [{"url": "https://bugzilla.redhat.com/show_bug.cgi?id=CVE-2010-5331", "source": "cve@mitre.org", "tags": ["Issue Tracking", "Patch", "Third Party Advisory"]}, {"url": "https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/?id=0031c41be5c529f8329e327b63cde92ba1284842", "source": "cve@mitre.org", "tags": ["Patch"]}, {"url": "https://github.com/torvalds/linux/commit/0031c41be5c529f8329e327b63cde92ba1284842", "source": "cve@mitre.org", "tags": ["Patch"]}, {"url": "https://mirrors.edge.kernel.org/pub/linux/kernel/v2.6/ChangeLog-2.6.34", "source": "cve@mitre.org", "tags": ["Broken Link"]}, {"url": "https://support.f5.com/csp/article/K33183814?utm_source=f5support&amp;utm_medium=RSS", "source": "cve@mitre.org", "tags": ["Third Party Advisory"]}]}, "github_commit_url": "https://github.com/torvalds/linux/commit/0031c41be5c529f8329e327b63cde92ba1284842"}}