Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 11 14:30:18 2024
| Host         : LAPTOP-2JJADS19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file medie_timing_summary_routed.rpt -pb medie_timing_summary_routed.pb -rpx medie_timing_summary_routed.rpx -warn_on_violation
| Design       : medie
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.700ns  (logic 5.497ns (40.127%)  route 8.202ns (59.873%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.819     6.993    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.120     8.237    CONV_INTEGER[2]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.361 r  cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.803    10.164    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.700 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.700    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.573ns  (logic 5.498ns (40.503%)  route 8.076ns (59.497%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.819     6.993    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.134     8.251    CONV_INTEGER[2]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.375 r  cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.038    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.573 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.573    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.381ns  (logic 5.473ns (40.901%)  route 7.908ns (59.099%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.594     6.768    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.892 r  cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     7.885    CONV_INTEGER[3]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     9.870    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.381 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.381    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.249ns  (logic 5.491ns (41.447%)  route 7.757ns (58.553%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.594     6.768    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.892 r  cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.991     7.883    CONV_INTEGER[3]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.007 r  cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.720    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.249 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.249    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.244ns  (logic 5.494ns (41.478%)  route 7.751ns (58.522%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.594     6.768    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.892 r  cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     7.724    CONV_INTEGER[3]
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.848 r  cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.713    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.244 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.244    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.041ns  (logic 5.482ns (42.035%)  route 7.559ns (57.965%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.819     6.993    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.615     7.732    CONV_INTEGER[2]
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.666     9.521    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.041 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.041    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2[1]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.024ns  (logic 5.466ns (41.973%)  route 7.557ns (58.027%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  a2[1] (IN)
                         net (fo=0)                   0.000     0.000    a2[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  a2_IBUF[1]_inst/O
                         net (fo=3, routed)           1.423     2.889    a2_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  cat_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           3.037     6.050    plusOp2_out[1]
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.174 r  cat_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.819     6.993    cat_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.612     7.729    CONV_INTEGER[2]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.853 r  cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.519    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.024 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.024    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.388ns (62.433%)  route 2.641ns (37.567%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[15]/Q
                         net (fo=12, routed)          0.833     1.351    p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.503 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.311    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.029 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.029    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.375ns (63.167%)  route 2.551ns (36.833%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[15]/Q
                         net (fo=12, routed)          0.834     1.352    p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.504 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.221    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.926 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.926    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.141ns (61.062%)  route 2.641ns (38.938%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[15]/Q
                         net (fo=12, routed)          0.834     1.352    p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.476 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.283    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.782 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.782    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=12, routed)          0.141     0.305    p_0_in[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.415 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.415    cnt_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[8]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[0]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[4]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    cnt_reg_n_0_[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.372    cnt[0]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    cnt_reg[0]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cnt_reg[12]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     0.334    cnt_reg_n_0_[12]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    cnt_reg[12]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     0.334    cnt_reg_n_0_[4]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.449 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.449    cnt_reg[4]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





