Analysis & Synthesis report for lab5
Mon Mar 27 12:34:40 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Mar 27 12:34:40 2023           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; lab5                                        ;
; Top-level Entity Name       ; datapath                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; datapath           ; lab5               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Mar 27 12:34:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file write_address_select.v
    Info (12023): Found entity 1: write_address_select File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/write_address_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temp_register.v
    Info (12023): Found entity 1: temp_register File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file result_mux.v
    Info (12023): Found entity 1: result_mux File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/result_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op2_mux.v
    Info (12023): Found entity 1: op2_mux File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op2_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op1_mux.v
    Info (12023): Found entity 1: op1_mux File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op1_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5.v
    Info (12023): Found entity 1: lab5 File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/lab5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extractor.v
    Info (12023): Found entity 1: immediate_extractor File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/immediate_extractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_counter.v
    Info (12023): Found entity 1: delay_counter File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/delay_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm.v
    Info (12023): Found entity 1: control_fsm File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_logic.v
    Info (12023): Found entity 1: branch_logic File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/branch_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/alu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at lab5.v(123): created implicit net for "stepper_signals" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/lab5.v Line: 123
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:the_decoder" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 52
Warning (10034): Output port "brz" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "addi" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "subi" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "sr0" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "srh0" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "mov" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "mova" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "movr" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "movrhs" at decoder.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 2
Warning (10034): Output port "pause" at decoder.v(3) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v Line: 3
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:the_regfile" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 68
Warning (10034): Output port "selected0" at regfile.v(4) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 4
Warning (10034): Output port "selected1" at regfile.v(4) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 4
Warning (10034): Output port "delay" at regfile.v(4) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 4
Warning (10034): Output port "position" at regfile.v(4) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 4
Warning (10034): Output port "register0" at regfile.v(4) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v Line: 4
Warning (12158): Entity "regfile" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 68
Info (12128): Elaborating entity "op1_mux" for hierarchy "op1_mux:the_op1_mux" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 79
Warning (10034): Output port "result" at op1_mux.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op1_mux.v Line: 2
Warning (12158): Entity "op1_mux" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 79
Info (12128): Elaborating entity "op2_mux" for hierarchy "op2_mux:the_op2_mux" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 88
Warning (10034): Output port "result" at op2_mux.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op2_mux.v Line: 2
Warning (12158): Entity "op2_mux" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 88
Info (12128): Elaborating entity "delay_counter" for hierarchy "delay_counter:the_delay_counter" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 99
Warning (10034): Output port "done" at delay_counter.v(1) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/delay_counter.v Line: 1
Warning (12158): Entity "delay_counter" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 99
Info (12128): Elaborating entity "pc" for hierarchy "pc:the_pc" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 118
Warning (10034): Output port "pc" at pc.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/pc.v Line: 2
Warning (12158): Entity "pc" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 118
Info (12128): Elaborating entity "alu" for hierarchy "alu:the_alu" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 137
Warning (10034): Output port "result" at alu.v(1) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/alu.v Line: 1
Warning (12158): Entity "alu" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 137
Info (12128): Elaborating entity "temp_register" for hierarchy "temp_register:the_temp_register" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 151
Warning (10034): Output port "negative" at temp_register.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v Line: 2
Warning (10034): Output port "positive" at temp_register.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v Line: 2
Warning (10034): Output port "zero" at temp_register.v(2) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v Line: 2
Warning (12158): Entity "temp_register" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 151
Info (12128): Elaborating entity "immediate_extractor" for hierarchy "immediate_extractor:the_immediate_extractor" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 159
Warning (10034): Output port "immediate" at immediate_extractor.v(1) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/immediate_extractor.v Line: 1
Warning (12158): Entity "immediate_extractor" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 159
Info (12128): Elaborating entity "write_address_select" for hierarchy "write_address_select:the_write_address_select" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 168
Warning (10034): Output port "write_address" at write_address_select.v(1) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/write_address_select.v Line: 1
Warning (12158): Entity "write_address_select" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 168
Info (12128): Elaborating entity "result_mux" for hierarchy "result_mux:the_result_mux" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 174
Warning (10034): Output port "result" at result_mux.v(5) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/result_mux.v Line: 5
Warning (12158): Entity "result_mux" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 174
Info (12128): Elaborating entity "branch_logic" for hierarchy "branch_logic:the_branch_logic" File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 181
Warning (10034): Output port "branch" at branch_logic.v(1) has no driver File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/branch_logic.v Line: 1
Warning (12158): Entity "branch_logic" contains only dangling pins File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 181
Error (12006): Node instance "the_stepper_rom" instantiates undefined entity "stepper_rom". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 107
Error (12006): Node instance "the_instruction_rom" instantiates undefined entity "instruction_rom". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v Line: 126
Info (144001): Generated suppressed messages file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/output_files/lab5.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings
    Error: Peak virtual memory: 4770 megabytes
    Error: Processing ended: Mon Mar 27 12:34:40 2023
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/output_files/lab5.map.smsg.


