# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P_Assig4.srcs/sources_1/new/design2.vhd" \
"../../../../P_Assig4.srcs/sim_1/new/tb_design.vhd" \

# Do not sort compile order
nosort
