#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 13 13:46:22 2022
# Process ID: 42284
# Current directory: e:/ax/ku040/gtwizard_ultrascale_0_ex
# Command line: vivado.exe -notrace -source e:/ax/ku040/gth_1.25/gth_1.25.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl
# Log file: e:/ax/ku040/gtwizard_ultrascale_0_ex/vivado.log
# Journal file: e:/ax/ku040/gtwizard_ultrascale_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/ax/ku040/gth_1.25/gth_1.25.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [IP_Flow 19-4832] The IP name 'gtwizard_ultrascale_0_vio_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/xsim/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/modelsim/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/questa/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/ies/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/vcs/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/riviera/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/activehdl/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/xsim/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/modelsim/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/questa/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/ies/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/vcs/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/riviera/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/activehdl/gtwizard_ultrascale_0_vio_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
add_files -norecurse {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/packet_rec.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/word_align.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/top.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/packet_send.v}
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* Current project part 'xcku040-ffva1156-2-e' and the part 'xcku040-ffva1156-2-i' used to customize the IP 'ila_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'sys_clock' is locked:
* Current project part 'xcku040-ffva1156-2-e' and the part 'xcku040-ffva1156-2-i' used to customize the IP 'sys_clock' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}] -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {ila_0 sys_clock}] -log ip_upgrade.log
Upgrading 'ila_0'
INFO: [IP_Flow 19-3420] Updated ila_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
Upgrading 'sys_clock'
INFO: [IP_Flow 19-3420] Updated sys_clock to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clock'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'e:/ax/ku040/gtwizard_ultrascale_0_ex/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1403.488 ; gain = 364.926
export_ip_user_files -of_objects [get_ips {ila_0 sys_clock}] -no_script -sync -force -quiet
generate_target all [get_files  {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clock'...
catch { config_ip_cache -export [get_ips -all ila_0] }
catch { config_ip_cache -export [get_ips -all sys_clock] }
export_ip_user_files -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci]
launch_runs -jobs 6 {ila_0_synth_1 sys_clock_synth_1}
[Wed Jul 13 13:53:16 2022] Launched ila_0_synth_1, sys_clock_synth_1...
Run output will be captured here:
ila_0_synth_1: e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/ila_0_synth_1/runme.log
sys_clock_synth_1: e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/sys_clock_synth_1/runme.log
export_simulation -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci] -directory e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci] -directory e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is already up-to-date
[Wed Jul 13 13:56:47 2022] Launched gtwizard_ultrascale_0_vio_0_synth_1...
Run output will be captured here: e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/gtwizard_ultrascale_0_vio_0_synth_1/runme.log
[Wed Jul 13 13:56:47 2022] Launched synth_1...
Run output will be captured here: e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.dcp' for cell 'sys_clock_m0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.dcp' for cell 'u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0.dcp' for cell 'gtx_exdes_m0/gtwizard_ultrascale_0_vio_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.dcp' for cell 'gtx_exdes_m0/example_wrapper_inst/gtwizard_ultrascale_0_inst'
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. sys_clock_m0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sys_clock_m0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [e:/ax/ku040/gtwizard_ultrascale_0_ex/.Xil/Vivado-42284-DESKTOP-C3F5G4E/dcp6/sys_clock.edf:315]
INFO: [Chipscope 16-324] Core: gtx_exdes_m0/gtwizard_ultrascale_0_vio_0_inst UUID: 26158771-d420-5332-be34-5374f1f3f5ce 
INFO: [Chipscope 16-324] Core: u0 UUID: 98a67815-6196-52d0-9a7c-7fa302706054 
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'gtx_exdes_m0/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/synth/gtwizard_ultrascale_0.xdc] for cell 'gtx_exdes_m0/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u0/inst'
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u0/inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u0/inst'
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u0/inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock_board.xdc] for cell 'sys_clock_m0/inst'
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock_board.xdc] for cell 'sys_clock_m0/inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xdc] for cell 'sys_clock_m0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.031 ; gain = 344.250
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xdc] for cell 'sys_clock_m0/inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0.xdc] for cell 'gtx_exdes_m0/gtwizard_ultrascale_0_vio_0_inst'
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0_vio_0/gtwizard_ultrascale_0_vio_0.xdc] for cell 'gtx_exdes_m0/gtwizard_ultrascale_0_vio_0_inst'
Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y0_n'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y0_p'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hb_gtwiz_reset_clk_freerun_in'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:80]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hb_gtwiz_reset_clk_freerun_in]'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:80]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'mgtrefclk0_x0y0_p'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:81]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports mgtrefclk0_x0y0_p]'. [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc:81]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC gtx_exdes_m0/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC gtx_exdes_m0/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2182.238 ; gain = 700.605
place_ports sys_clk_p AK17
place_ports: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3439.074 ; gain = 721.414
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list sys_clk_p]]
place_ports mgtrefclk_p AF6
place_ports {tx_disable[0]} AM10
place_ports {tx_disable[1]} AL10
place_ports {tx_disable[2]} AP9
place_ports {tx_disable[3]} AN9
set_property IOSTANDARD LVCMOS18 [get_ports [list {tx_disable[3]} {tx_disable[2]} {tx_disable[1]} {tx_disable[0]}]]
set_property target_constrs_file e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is already up-to-date
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3439.074 ; gain = 0.000
[Wed Jul 13 14:01:21 2022] Launched impl_1...
Run output will be captured here: e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 17:01:37 2022...
