<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv</a>
defines: 
time_elapsed: 0.075s
ram usage: 11132 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv</a>
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:1</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:1</a>:9: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:2</a>:1: syntax error, unexpected event
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:2</a>:18: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:4</a>:1: syntax error, unexpected default
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:19</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error: Exiting due to 6 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>