{"sha": "5d00b10a56164d0c04194fd7f51c415f8e8cb794", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWQwMGIxMGE1NjE2NGQwYzA0MTk0ZmQ3ZjUxYzQxNWY4ZThjYjc5NA==", "commit": {"author": {"name": "Alexandre Oliva", "email": "aoliva@redhat.com", "date": "2000-11-24T21:54:19Z"}, "committer": {"name": "Alexandre Oliva", "email": "aoliva@gcc.gnu.org", "date": "2000-11-24T21:54:19Z"}, "message": "sh.md: Clobber MACH_REG and MACL_REG in SImode, instead of just MACH_REG in DImode.\n\n* config/sh/sh.md: Clobber MACH_REG and MACL_REG in SImode,\ninstead of just MACH_REG in DImode.  Always refer to FPSCR_REG\nin PSImode.\n\nFrom-SVN: r37720", "tree": {"sha": "cb08a8c0e3c53977fb7d22eca27988946128ac57", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cb08a8c0e3c53977fb7d22eca27988946128ac57"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5d00b10a56164d0c04194fd7f51c415f8e8cb794", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d00b10a56164d0c04194fd7f51c415f8e8cb794", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5d00b10a56164d0c04194fd7f51c415f8e8cb794", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d00b10a56164d0c04194fd7f51c415f8e8cb794/comments", "author": null, "committer": null, "parents": [{"sha": "00e930367b1290188ae7c5411196d538947664b5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/00e930367b1290188ae7c5411196d538947664b5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/00e930367b1290188ae7c5411196d538947664b5"}], "stats": {"total": 32, "additions": 21, "deletions": 11}, "files": [{"sha": "7f6478113953c910d8ec7b78539ba44a2010fb9b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d00b10a56164d0c04194fd7f51c415f8e8cb794/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d00b10a56164d0c04194fd7f51c415f8e8cb794/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5d00b10a56164d0c04194fd7f51c415f8e8cb794", "patch": "@@ -1,3 +1,9 @@\n+Fri Nov 24 19:46:16 2000  Alexandre Oliva  <aoliva@redhat.com>\n+\n+\t* config/sh/sh.md: Clobber MACH_REG and MACL_REG in SImode,\n+\tinstead of just MACH_REG in DImode.  Always refer to FPSCR_REG\n+\tin PSImode.\n+\n Fri Nov 24 22:37:41 2000  Denis Chertykov  <denisc@overta.ru>\n \n \t* config/avr/avr.c (out_tsthi,out_tstsi): Test simplification bug"}, {"sha": "f71346f51d49589d75c2d1f3e3d129c2217e2209", "filename": "gcc/config/sh/sh.md", "status": "modified", "additions": 15, "deletions": 11, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5d00b10a56164d0c04194fd7f51c415f8e8cb794/gcc%2Fconfig%2Fsh%2Fsh.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5d00b10a56164d0c04194fd7f51c415f8e8cb794/gcc%2Fconfig%2Fsh%2Fsh.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsh%2Fsh.md?ref=5d00b10a56164d0c04194fd7f51c415f8e8cb794", "patch": "@@ -1310,7 +1310,8 @@\n \t(mult:DI\n \t (sign_extend:DI (match_operand:SI 1 \"arith_reg_operand\" \"r\"))\n \t (sign_extend:DI (match_operand:SI 2 \"arith_reg_operand\" \"r\"))))\n-   (clobber (reg:DI MACH_REG))]\n+   (clobber (reg:SI MACH_REG))\n+   (clobber (reg:SI MACL_REG))]\n   \"TARGET_SH2\"\n   \"#\")\n \n@@ -1319,7 +1320,8 @@\n \t(mult:DI\n \t (sign_extend:DI (match_operand:SI 1 \"arith_reg_operand\" \"\"))\n \t (sign_extend:DI (match_operand:SI 2 \"arith_reg_operand\" \"\"))))\n-   (clobber (reg:DI MACH_REG))]\n+   (clobber (reg:SI MACH_REG))\n+   (clobber (reg:SI MACL_REG))]\n   \"TARGET_SH2\"\n   [(const_int 0)]\n   \"\n@@ -1356,15 +1358,17 @@\n \t(mult:DI\n \t (zero_extend:DI (match_operand:SI 1 \"arith_reg_operand\" \"r\"))\n \t (zero_extend:DI (match_operand:SI 2 \"arith_reg_operand\" \"r\"))))\n-   (clobber (reg:DI MACH_REG))]\n+   (clobber (reg:SI MACH_REG))\n+   (clobber (reg:SI MACL_REG))]\n   \"TARGET_SH2\"\n   \"#\")\n \n (define_split\n   [(set (match_operand:DI 0 \"arith_reg_operand\" \"\")\n \t(mult:DI (zero_extend:DI (match_operand:SI 1 \"arith_reg_operand\" \"\"))\n \t\t (zero_extend:DI (match_operand:SI 2 \"arith_reg_operand\" \"\"))))\n-   (clobber (reg:DI MACH_REG))]\n+   (clobber (reg:SI MACH_REG))\n+   (clobber (reg:SI MACL_REG))]\n   \"TARGET_SH2\"\n   [(const_int 0)]\n   \"\n@@ -3369,7 +3373,7 @@\n (define_insn \"calli\"\n   [(call (mem:SI (match_operand:SI 0 \"arith_reg_operand\" \"r\"))\n \t (match_operand 1 \"\" \"\"))\n-   (use (reg:SI FPSCR_REG))\n+   (use (reg:PSI FPSCR_REG))\n    (clobber (reg:SI PR_REG))]\n   \"\"\n   \"jsr\t@%0%#\"\n@@ -3384,7 +3388,7 @@\n (define_insn \"calli_pcrel\"\n   [(call (mem:SI (match_operand:SI 0 \"arith_reg_operand\" \"r\"))\n \t (match_operand 1 \"\" \"\"))\n-   (use (reg:SI FPSCR_REG))\n+   (use (reg:PSI FPSCR_REG))\n    (use (match_operand 2 \"\" \"\"))\n    (clobber (reg:SI PR_REG))]\n   \"TARGET_SH2\"\n@@ -3399,7 +3403,7 @@\n   [(set (match_operand 0 \"\" \"=rf\")\n \t(call (mem:SI (match_operand:SI 1 \"arith_reg_operand\" \"r\"))\n \t      (match_operand 2 \"\" \"\")))\n-   (use (reg:SI FPSCR_REG))\n+   (use (reg:PSI FPSCR_REG))\n    (clobber (reg:SI PR_REG))]\n   \"\"\n   \"jsr\t@%1%#\"\n@@ -3413,7 +3417,7 @@\n   [(set (match_operand 0 \"\" \"=rf\")\n \t(call (mem:SI (match_operand:SI 1 \"arith_reg_operand\" \"r\"))\n \t      (match_operand 2 \"\" \"\")))\n-   (use (reg:SI FPSCR_REG))\n+   (use (reg:PSI FPSCR_REG))\n    (use (match_operand 3 \"\" \"\"))\n    (clobber (reg:SI PR_REG))]\n   \"TARGET_SH2\"\n@@ -3427,7 +3431,7 @@\n (define_expand \"call\"\n   [(parallel [(call (mem:SI (match_operand 0 \"arith_reg_operand\" \"\"))\n \t\t\t    (match_operand 1 \"\" \"\"))\n-\t      (use (reg:SI FPSCR_REG))\n+\t      (use (reg:PSI FPSCR_REG))\n \t      (clobber (reg:SI PR_REG))])]\n   \"\"\n   \"\n@@ -3454,7 +3458,7 @@\n   [(parallel [(set (match_operand 0 \"arith_reg_operand\" \"\")\n \t\t   (call (mem:SI (match_operand 1 \"arith_reg_operand\" \"\"))\n \t\t\t\t (match_operand 2 \"\" \"\")))\n-\t      (use (reg:SI FPSCR_REG))\n+\t      (use (reg:PSI FPSCR_REG))\n \t      (clobber (reg:SI PR_REG))])]\n   \"\"\n   \"\n@@ -4401,7 +4405,7 @@\n ;; (define_insn \"fix_truncsfsi2_i4_2\"\n ;;  [(set (match_operand:SI 0 \"arith_reg_operand\" \"=r\")\n ;;\t(fix:SI (match_operand:SF 1 \"arith_reg_operand\" \"f\")))\n-;;   (use (reg:SI FPSCR_REG))\n+;;   (use (reg:PSI FPSCR_REG))\n ;;   (clobber (reg:SI FPUL_REG))]\n ;;  \"TARGET_SH4\"\n ;;  \"#\""}]}