

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Thu May 14 01:38:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CircleFilter_Minized_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.831 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   | min |   max  |   Type   |
    +---------+---------+----------+----------+-----+--------+----------+
    |      193|   316709| 2.090 us | 3.430 ms |  192|  316708| dataflow |
    +---------+---------+----------+----------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +---------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+
        |GaussianBlur_U0      |GaussianBlur      |      191|   316707|  2.069 us | 3.430 ms |  191|  316707|   none  |
        |Mat2AXIvideo_DMA_U0  |Mat2AXIvideo_DMA  |        1|   309121| 10.831 ns | 3.348 ms |    1|  309121|   none  |
        |Threshold_U0         |Threshold         |        1|   309121| 10.831 ns | 3.348 ms |    1|  309121|   none  |
        |AXIvideo2Mat_DMA_U0  |AXIvideo2Mat_DMA  |        1|   308641| 10.831 ns | 3.343 ms |    1|  308641|   none  |
        |Block_proc_U0        |Block_proc        |        0|        0|    0 ns   |   0 ns   |    0|       0|   none  |
        +---------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      -|      -|    -|
|FIFO             |        0|      -|     55|    240|    -|
|Instance         |        5|     19|   1971|   3747|    0|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        -|      -|      -|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        5|     19|   2026|   3987|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        5|     28|      7|     27|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+------------------+---------+-------+------+------+-----+
    |AXIvideo2Mat_DMA_U0  |AXIvideo2Mat_DMA  |        0|      0|   177|   258|    0|
    |Block_proc_U0        |Block_proc        |        0|      0|     3|    56|    0|
    |GaussianBlur_U0      |GaussianBlur      |        5|     19|  1381|  2797|    0|
    |Mat2AXIvideo_DMA_U0  |Mat2AXIvideo_DMA  |        0|      0|   238|   362|    0|
    |Threshold_U0         |Threshold         |        0|      0|   172|   274|    0|
    +---------------------+------------------+---------+-------+------+------+-----+
    |Total                |                  |        5|     19|  1971|  3747|    0|
    +---------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |img_1_cols_V_c11_U     |        0|  5|   0|    -|     2|   11|       22|
    |img_1_cols_V_c_U       |        0|  5|   0|    -|     2|   11|       22|
    |img_1_data_stream_0_U  |        0|  5|   0|    -|     2|    8|       16|
    |img_1_rows_V_c10_U     |        0|  5|   0|    -|     2|   10|       20|
    |img_1_rows_V_c_U       |        0|  5|   0|    -|     2|   10|       20|
    |img_2_data_stream_0_U  |        0|  5|   0|    -|     2|    8|       16|
    |img_3_cols_V_c13_U     |        0|  5|   0|    -|     2|   11|       22|
    |img_3_cols_V_c_U       |        0|  5|   0|    -|     4|   11|       44|
    |img_3_data_stream_0_U  |        0|  5|   0|    -|     2|    8|       16|
    |img_3_rows_V_c12_U     |        0|  5|   0|    -|     2|   10|       20|
    |img_3_rows_V_c_U       |        0|  5|   0|    -|     4|   10|       40|
    +-----------------------+---------+---+----+-----+------+-----+---------+
    |Total                  |        0| 55|   0|    0|    26|  108|      258|
    +-----------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|video_in_TDATA    |  in |    8|     axis     |  video_in_V_data_V |    pointer   |
|video_in_TKEEP    |  in |    1|     axis     |  video_in_V_keep_V |    pointer   |
|video_in_TSTRB    |  in |    1|     axis     |  video_in_V_strb_V |    pointer   |
|video_in_TUSER    |  in |    1|     axis     |  video_in_V_user_V |    pointer   |
|video_in_TLAST    |  in |    1|     axis     |  video_in_V_last_V |    pointer   |
|video_in_TID      |  in |    1|     axis     |   video_in_V_id_V  |    pointer   |
|video_in_TDEST    |  in |    1|     axis     |  video_in_V_dest_V |    pointer   |
|video_in_TVALID   |  in |    1|     axis     |  video_in_V_dest_V |    pointer   |
|video_in_TREADY   | out |    1|     axis     |  video_in_V_dest_V |    pointer   |
|video_out_TDATA   | out |    8|     axis     | video_out_V_data_V |    pointer   |
|video_out_TKEEP   | out |    1|     axis     | video_out_V_keep_V |    pointer   |
|video_out_TSTRB   | out |    1|     axis     | video_out_V_strb_V |    pointer   |
|video_out_TUSER   | out |    1|     axis     | video_out_V_user_V |    pointer   |
|video_out_TLAST   | out |    1|     axis     | video_out_V_last_V |    pointer   |
|video_out_TID     | out |    1|     axis     |  video_out_V_id_V  |    pointer   |
|video_out_TDEST   | out |    1|     axis     | video_out_V_dest_V |    pointer   |
|video_out_TVALID  | out |    1|     axis     | video_out_V_dest_V |    pointer   |
|video_out_TREADY  |  in |    1|     axis     | video_out_V_dest_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_none |       filter       | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |       filter       | return value |
+------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_3_cols_V_c13 = alloca i11, align 2"   --->   Operation 11 'alloca' 'img_3_cols_V_c13' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_3_rows_V_c12 = alloca i10, align 2"   --->   Operation 12 'alloca' 'img_3_rows_V_c12' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_1_cols_V_c11 = alloca i11, align 2"   --->   Operation 13 'alloca' 'img_1_cols_V_c11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_1_rows_V_c10 = alloca i10, align 2"   --->   Operation 14 'alloca' 'img_1_rows_V_c10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_3_cols_V_c = alloca i11, align 2"   --->   Operation 15 'alloca' 'img_3_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_3_rows_V_c = alloca i10, align 2"   --->   Operation 16 'alloca' 'img_3_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_1_cols_V_c = alloca i11, align 2"   --->   Operation 17 'alloca' 'img_1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_1_rows_V_c = alloca i10, align 2"   --->   Operation 18 'alloca' 'img_1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_1_data_stream_0 = alloca i8, align 1" [HLS_CircleFilter_Minized_2/filters.cpp:24]   --->   Operation 19 'alloca' 'img_1_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_2_data_stream_0 = alloca i8, align 1" [HLS_CircleFilter_Minized_2/filters.cpp:25]   --->   Operation 20 'alloca' 'img_2_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_3_data_stream_0 = alloca i8, align 1" [HLS_CircleFilter_Minized_2/filters.cpp:26]   --->   Operation 21 'alloca' 'img_3_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i10* %img_1_rows_V_c, i11* %img_1_cols_V_c, i10* %img_3_rows_V_c, i11* %img_3_cols_V_c)"   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat_DMA(i8* %video_in_V_data_V, i1* %video_in_V_keep_V, i1* %video_in_V_strb_V, i1* %video_in_V_user_V, i1* %video_in_V_last_V, i1* %video_in_V_id_V, i1* %video_in_V_dest_V, i10* nocapture %img_1_rows_V_c, i11* nocapture %img_1_cols_V_c, i8* %img_1_data_stream_0, i10* %img_1_rows_V_c10, i11* %img_1_cols_V_c11)" [HLS_CircleFilter_Minized_2/filters.cpp:30]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat_DMA(i8* %video_in_V_data_V, i1* %video_in_V_keep_V, i1* %video_in_V_strb_V, i1* %video_in_V_user_V, i1* %video_in_V_last_V, i1* %video_in_V_id_V, i1* %video_in_V_dest_V, i10* nocapture %img_1_rows_V_c, i11* nocapture %img_1_cols_V_c, i8* %img_1_data_stream_0, i10* %img_1_rows_V_c10, i11* %img_1_cols_V_c11)" [HLS_CircleFilter_Minized_2/filters.cpp:30]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @GaussianBlur(i10* nocapture %img_1_rows_V_c10, i11* nocapture %img_1_cols_V_c11, i8* %img_1_data_stream_0, i8* %img_2_data_stream_0)" [HLS_CircleFilter_Minized_2/filters.cpp:32]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @GaussianBlur(i10* nocapture %img_1_rows_V_c10, i11* nocapture %img_1_cols_V_c11, i8* %img_1_data_stream_0, i8* %img_2_data_stream_0)" [HLS_CircleFilter_Minized_2/filters.cpp:32]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @Threshold(i8* %img_2_data_stream_0, i10* nocapture %img_3_rows_V_c, i11* nocapture %img_3_cols_V_c, i8* %img_3_data_stream_0, i10* %img_3_rows_V_c12, i11* %img_3_cols_V_c13)" [HLS_CircleFilter_Minized_2/filters.cpp:33]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @Threshold(i8* %img_2_data_stream_0, i10* nocapture %img_3_rows_V_c, i11* nocapture %img_3_cols_V_c, i8* %img_3_data_stream_0, i10* %img_3_rows_V_c12, i11* %img_3_cols_V_c13)" [HLS_CircleFilter_Minized_2/filters.cpp:33]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo_DMA(i10* nocapture %img_3_rows_V_c12, i11* nocapture %img_3_cols_V_c13, i8* %img_3_data_stream_0, i8* %video_out_V_data_V, i1* %video_out_V_keep_V, i1* %video_out_V_strb_V, i1* %video_out_V_user_V, i1* %video_out_V_last_V, i1* %video_out_V_id_V, i1* %video_out_V_dest_V)" [HLS_CircleFilter_Minized_2/filters.cpp:35]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo_DMA(i10* nocapture %img_3_rows_V_c12, i11* nocapture %img_3_cols_V_c13, i8* %img_3_data_stream_0, i8* %video_out_V_data_V, i1* %video_out_V_keep_V, i1* %video_out_V_strb_V, i1* %video_out_V_user_V, i1* %video_out_V_last_V, i1* %video_out_V_id_V, i1* %video_out_V_dest_V)" [HLS_CircleFilter_Minized_2/filters.cpp:35]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind" [HLS_CircleFilter_Minized_2/filters.cpp:29]   --->   Operation 31 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %video_in_V_data_V), !map !335"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_keep_V), !map !339"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_strb_V), !map !343"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_user_V), !map !347"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_last_V), !map !351"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_id_V), !map !355"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_V_dest_V), !map !359"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %video_out_V_data_V), !map !363"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_keep_V), !map !367"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_strb_V), !map !371"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_user_V), !map !375"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_last_V), !map !379"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_id_V), !map !383"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_dest_V), !map !387"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @filter_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream, i32 1, [1 x i8]* @p_str183, [1 x i8]* @p_str183, i32 2, i32 2, i8* %img_1_data_stream_0, i8* %img_1_data_stream_0)"   --->   Operation 47 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str184, i32 0, i32 0, [1 x i8]* @p_str185, [1 x i8]* @p_str186, [1 x i8]* @p_str187, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str188, [1 x i8]* @p_str189)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream, i32 1, [1 x i8]* @p_str190, [1 x i8]* @p_str190, i32 2, i32 2, i8* %img_2_data_stream_0, i8* %img_2_data_stream_0)"   --->   Operation 49 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str191, i32 0, i32 0, [1 x i8]* @p_str192, [1 x i8]* @p_str193, [1 x i8]* @p_str194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str195, [1 x i8]* @p_str196)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_3_OC_data_stream, i32 1, [1 x i8]* @p_str197, [1 x i8]* @p_str197, i32 2, i32 2, i8* %img_3_data_stream_0, i8* %img_3_data_stream_0)"   --->   Operation 51 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str198, i32 0, i32 0, [1 x i8]* @p_str199, [1 x i8]* @p_str200, [1 x i8]* @p_str201, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str202, [1 x i8]* @p_str203)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %video_in_V_data_V, i1* %video_in_V_keep_V, i1* %video_in_V_strb_V, i1* %video_in_V_user_V, i1* %video_in_V_last_V, i1* %video_in_V_id_V, i1* %video_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [HLS_CircleFilter_Minized_2/filters.cpp:10]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %video_out_V_data_V, i1* %video_out_V_keep_V, i1* %video_out_V_strb_V, i1* %video_out_V_user_V, i1* %video_out_V_last_V, i1* %video_out_V_id_V, i1* %video_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [HLS_CircleFilter_Minized_2/filters.cpp:11]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [HLS_CircleFilter_Minized_2/filters.cpp:12]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @img_1_OC_rows_OC_V_c_1, i32 1, [1 x i8]* @p_str229, [1 x i8]* @p_str229, i32 2, i32 0, i10* %img_1_rows_V_c, i10* %img_1_rows_V_c)"   --->   Operation 56 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @img_1_OC_cols_OC_V_c_1, i32 1, [1 x i8]* @p_str236, [1 x i8]* @p_str236, i32 2, i32 0, i11* %img_1_cols_V_c, i11* %img_1_cols_V_c)"   --->   Operation 58 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @img_3_OC_rows_OC_V_c_1, i32 1, [1 x i8]* @p_str243, [1 x i8]* @p_str243, i32 4, i32 0, i10* %img_3_rows_V_c, i10* %img_3_rows_V_c)"   --->   Operation 60 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_3_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @img_3_OC_cols_OC_V_c_1, i32 1, [1 x i8]* @p_str250, [1 x i8]* @p_str250, i32 4, i32 0, i11* %img_3_cols_V_c, i11* %img_3_cols_V_c)"   --->   Operation 62 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_3_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @img_1_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str278, [1 x i8]* @p_str278, i32 2, i32 0, i10* %img_1_rows_V_c10, i10* %img_1_rows_V_c10)"   --->   Operation 64 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_1_rows_V_c10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @img_1_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str285, [1 x i8]* @p_str285, i32 2, i32 0, i11* %img_1_cols_V_c11, i11* %img_1_cols_V_c11)"   --->   Operation 66 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_1_cols_V_c11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @img_3_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str324, [1 x i8]* @p_str324, i32 2, i32 0, i10* %img_3_rows_V_c12, i10* %img_3_rows_V_c12)"   --->   Operation 68 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %img_3_rows_V_c12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @img_3_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str331, [1 x i8]* @p_str331, i32 2, i32 0, i11* %img_3_cols_V_c13, i11* %img_3_cols_V_c13)"   --->   Operation 70 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %img_3_cols_V_c13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str332, i32 0, i32 0, [1 x i8]* @p_str333, [1 x i8]* @p_str334, [1 x i8]* @p_str335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str336, [1 x i8]* @p_str337)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [HLS_CircleFilter_Minized_2/filters.cpp:37]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ video_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_3_cols_V_c13          (alloca              ) [ 00111111111]
img_3_rows_V_c12          (alloca              ) [ 00111111111]
img_1_cols_V_c11          (alloca              ) [ 00111111111]
img_1_rows_V_c10          (alloca              ) [ 00111111111]
img_3_cols_V_c            (alloca              ) [ 01111111111]
img_3_rows_V_c            (alloca              ) [ 01111111111]
img_1_cols_V_c            (alloca              ) [ 01111111111]
img_1_rows_V_c            (alloca              ) [ 01111111111]
img_1_data_stream_0       (alloca              ) [ 00111111111]
img_2_data_stream_0       (alloca              ) [ 00111111111]
img_3_data_stream_0       (alloca              ) [ 00111111111]
call_ln0                  (call                ) [ 00000000000]
call_ln30                 (call                ) [ 00000000000]
call_ln32                 (call                ) [ 00000000000]
call_ln33                 (call                ) [ 00000000000]
call_ln35                 (call                ) [ 00000000000]
specdataflowpipeline_ln29 (specdataflowpipeline) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_10                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_11                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln10        (specinterface       ) [ 00000000000]
specinterface_ln11        (specinterface       ) [ 00000000000]
specinterface_ln12        (specinterface       ) [ 00000000000]
empty_12                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_13                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_14                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_15                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_16                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_17                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_18                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_19                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
ret_ln37                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="video_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="video_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="video_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="video_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="video_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="video_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="video_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="video_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="video_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="video_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="video_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="video_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="video_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat_DMA"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Threshold"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo_DMA"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str200"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_rows_OC_V_c_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_cols_OC_V_c_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str241"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_rows_OC_V_c_1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_cols_OC_V_c_1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str255"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str256"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_rows_OC_V_c"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_cols_OC_V_c"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str287"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_rows_OC_V_c"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_cols_OC_V_c"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="img_3_cols_V_c13_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_cols_V_c13/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="img_3_rows_V_c12_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_rows_V_c12/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="img_1_cols_V_c11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_cols_V_c11/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="img_1_rows_V_c10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_rows_V_c10/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="img_3_cols_V_c_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_cols_V_c/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="img_3_rows_V_c_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_rows_V_c/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="img_1_cols_V_c_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_cols_V_c/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="img_1_rows_V_c_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_rows_V_c/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="img_1_data_stream_0_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="img_2_data_stream_0_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="img_3_data_stream_0_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_GaussianBlur_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="3"/>
<pin id="297" dir="0" index="2" bw="11" slack="3"/>
<pin id="298" dir="0" index="3" bw="8" slack="3"/>
<pin id="299" dir="0" index="4" bw="8" slack="3"/>
<pin id="300" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_Mat2AXIvideo_DMA_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="7"/>
<pin id="305" dir="0" index="2" bw="11" slack="7"/>
<pin id="306" dir="0" index="3" bw="8" slack="7"/>
<pin id="307" dir="0" index="4" bw="8" slack="0"/>
<pin id="308" dir="0" index="5" bw="1" slack="0"/>
<pin id="309" dir="0" index="6" bw="1" slack="0"/>
<pin id="310" dir="0" index="7" bw="1" slack="0"/>
<pin id="311" dir="0" index="8" bw="1" slack="0"/>
<pin id="312" dir="0" index="9" bw="1" slack="0"/>
<pin id="313" dir="0" index="10" bw="1" slack="0"/>
<pin id="314" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_Threshold_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="5"/>
<pin id="326" dir="0" index="2" bw="10" slack="5"/>
<pin id="327" dir="0" index="3" bw="11" slack="5"/>
<pin id="328" dir="0" index="4" bw="8" slack="5"/>
<pin id="329" dir="0" index="5" bw="10" slack="5"/>
<pin id="330" dir="0" index="6" bw="11" slack="5"/>
<pin id="331" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_AXIvideo2Mat_DMA_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="1" slack="0"/>
<pin id="338" dir="0" index="4" bw="1" slack="0"/>
<pin id="339" dir="0" index="5" bw="1" slack="0"/>
<pin id="340" dir="0" index="6" bw="1" slack="0"/>
<pin id="341" dir="0" index="7" bw="1" slack="0"/>
<pin id="342" dir="0" index="8" bw="10" slack="1"/>
<pin id="343" dir="0" index="9" bw="11" slack="1"/>
<pin id="344" dir="0" index="10" bw="8" slack="1"/>
<pin id="345" dir="0" index="11" bw="10" slack="1"/>
<pin id="346" dir="0" index="12" bw="11" slack="1"/>
<pin id="347" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="call_ln0_Block_proc_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="0" index="2" bw="11" slack="0"/>
<pin id="360" dir="0" index="3" bw="10" slack="0"/>
<pin id="361" dir="0" index="4" bw="11" slack="0"/>
<pin id="362" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="img_3_cols_V_c13_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="5"/>
<pin id="366" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="img_3_cols_V_c13 "/>
</bind>
</comp>

<comp id="370" class="1005" name="img_3_rows_V_c12_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="5"/>
<pin id="372" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="img_3_rows_V_c12 "/>
</bind>
</comp>

<comp id="376" class="1005" name="img_1_cols_V_c11_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_1_cols_V_c11 "/>
</bind>
</comp>

<comp id="382" class="1005" name="img_1_rows_V_c10_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_1_rows_V_c10 "/>
</bind>
</comp>

<comp id="388" class="1005" name="img_3_cols_V_c_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="img_3_cols_V_c "/>
</bind>
</comp>

<comp id="394" class="1005" name="img_3_rows_V_c_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="img_3_rows_V_c "/>
</bind>
</comp>

<comp id="400" class="1005" name="img_1_cols_V_c_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="img_1_cols_V_c "/>
</bind>
</comp>

<comp id="406" class="1005" name="img_1_rows_V_c_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="img_1_rows_V_c "/>
</bind>
</comp>

<comp id="412" class="1005" name="img_1_data_stream_0_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0 "/>
</bind>
</comp>

<comp id="418" class="1005" name="img_2_data_stream_0_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_2_data_stream_0 "/>
</bind>
</comp>

<comp id="424" class="1005" name="img_3_data_stream_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="5"/>
<pin id="426" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_3_data_stream_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="253"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="302" pin=8"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="302" pin=9"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="302" pin=10"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="333" pin=4"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="333" pin=5"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="333" pin=6"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="333" pin=7"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="250" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="323" pin=6"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="373"><net_src comp="254" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="323" pin=5"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="379"><net_src comp="258" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="333" pin=12"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="385"><net_src comp="262" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="333" pin=11"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="391"><net_src comp="266" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="323" pin=3"/></net>

<net id="397"><net_src comp="270" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="403"><net_src comp="274" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="333" pin=9"/></net>

<net id="409"><net_src comp="278" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="333" pin=8"/></net>

<net id="415"><net_src comp="282" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="333" pin=10"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="421"><net_src comp="286" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="427"><net_src comp="290" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="323" pin=4"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="302" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: video_out_V_data_V | {8 9 }
	Port: video_out_V_keep_V | {8 9 }
	Port: video_out_V_strb_V | {8 9 }
	Port: video_out_V_user_V | {8 9 }
	Port: video_out_V_last_V | {8 9 }
	Port: video_out_V_id_V | {8 9 }
	Port: video_out_V_dest_V | {8 9 }
 - Input state : 
	Port: filter : video_in_V_data_V | {2 3 }
	Port: filter : video_in_V_keep_V | {2 3 }
	Port: filter : video_in_V_strb_V | {2 3 }
	Port: filter : video_in_V_user_V | {2 3 }
	Port: filter : video_in_V_last_V | {2 3 }
	Port: filter : video_in_V_id_V | {2 3 }
	Port: filter : video_in_V_dest_V | {2 3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_GaussianBlur_fu_294   |    5    |    19   |  19.459 |   1024  |   2450  |    0    |
|          | grp_Mat2AXIvideo_DMA_fu_302 |    0    |    0    |  1.769  |   270   |   245   |    0    |
|   call   |     grp_Threshold_fu_323    |    0    |    0    |    0    |   195   |   133   |    0    |
|          | grp_AXIvideo2Mat_DMA_fu_333 |    0    |    0    |    0    |   202   |   114   |    0    |
|          |  call_ln0_Block_proc_fu_356 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                             |    5    |    19   |  21.228 |   1691  |   2942  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  img_1_cols_V_c11_reg_376 |   11   |
|   img_1_cols_V_c_reg_400  |   11   |
|img_1_data_stream_0_reg_412|    8   |
|  img_1_rows_V_c10_reg_382 |   10   |
|   img_1_rows_V_c_reg_406  |   10   |
|img_2_data_stream_0_reg_418|    8   |
|  img_3_cols_V_c13_reg_364 |   11   |
|   img_3_cols_V_c_reg_388  |   11   |
|img_3_data_stream_0_reg_424|    8   |
|  img_3_rows_V_c12_reg_370 |   10   |
|   img_3_rows_V_c_reg_394  |   10   |
+---------------------------+--------+
|           Total           |   108  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    5   |   19   |   21   |  1691  |  2942  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   108  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   21   |  1799  |  2942  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
