{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 18:21:19 2011 " "Info: Processing started: Mon Jul 25 18:21:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gate_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gate_control " "Info: Found entity 1: gate_control" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flip_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_latch " "Info: Found entity 1: flip_latch" {  } { { "flip_latch.v" "" { Text "E:/my design_fpga/frequency/fre/flip_latch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(9) " "Warning (10268): Verilog HDL information at fdiv.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(24) " "Warning (10268): Verilog HDL information at fdiv.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(39) " "Warning (10268): Verilog HDL information at fdiv.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fdiv.v(54) " "Warning (10268): Verilog HDL information at fdiv.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Info: Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/fre/fdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispselect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dispselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispselect " "Info: Found entity 1: dispselect" {  } { { "dispselect.v" "" { Text "E:/my design_fpga/frequency/fre/dispselect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispdecoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dispdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispdecoder " "Info: Found entity 1: dispdecoder" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Info: Found entity 1: data_mux" {  } { { "data_mux.v" "" { Text "E:/my design_fpga/frequency/fre/data_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/my design_fpga/frequency/fre/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_IN main.v(60) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(60): created implicit net for \"F_IN\"" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:b2v_inst " "Info: Elaborating entity \"counter\" for hierarchy \"counter:b2v_inst\"" {  } { { "main.v" "b2v_inst" { Text "E:/my design_fpga/frequency/fre/main.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:b2v_inst1 " "Info: Elaborating entity \"fdiv\" for hierarchy \"fdiv:b2v_inst1\"" {  } { { "main.v" "b2v_inst1" { Text "E:/my design_fpga/frequency/fre/main.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_latch flip_latch:b2v_inst2 " "Info: Elaborating entity \"flip_latch\" for hierarchy \"flip_latch:b2v_inst2\"" {  } { { "main.v" "b2v_inst2" { Text "E:/my design_fpga/frequency/fre/main.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_control gate_control:b2v_inst3 " "Info: Elaborating entity \"gate_control\" for hierarchy \"gate_control:b2v_inst3\"" {  } { { "main.v" "b2v_inst3" { Text "E:/my design_fpga/frequency/fre/main.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fref gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"fref\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s1hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s1hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s10hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s10hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dp_s100hz gate_control.v(34) " "Warning (10240): Verilog HDL Always Construct warning at gate_control.v(34): inferring latch(es) for variable \"dp_s100hz\", which holds its previous value in one or more paths through the always construct" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s100hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s100hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s10hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s10hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_s1hz gate_control.v(34) " "Info (10041): Inferred latch for \"dp_s1hz\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fref gate_control.v(34) " "Info (10041): Inferred latch for \"fref\" at gate_control.v(34)" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/fre/gate_control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispdecoder dispdecoder:b2v_inst5 " "Info: Elaborating entity \"dispdecoder\" for hierarchy \"dispdecoder:b2v_inst5\"" {  } { { "main.v" "b2v_inst5" { Text "E:/my design_fpga/frequency/fre/main.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out dispdecoder.v(28) " "Warning (10240): Verilog HDL Always Construct warning at dispdecoder.v(28): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[0\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[1\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[2\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[3\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[4\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[5\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] dispdecoder.v(28) " "Info (10041): Inferred latch for \"data_out\[6\]\" at dispdecoder.v(28)" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/fre/dispdecoder.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispselect dispselect:b2v_inst7 " "Info: Elaborating entity \"dispselect\" for hierarchy \"dispselect:b2v_inst7\"" {  } { { "main.v" "b2v_inst7" { Text "E:/my design_fpga/frequency/fre/main.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux data_mux:b2v_inst8 " "Info: Elaborating entity \"data_mux\" for hierarchy \"data_mux:b2v_inst8\"" {  } { { "main.v" "b2v_inst8" { Text "E:/my design_fpga/frequency/fre/main.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[0\] GND " "Warning (13410): Pin \"disp_data\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[1\] GND " "Warning (13410): Pin \"disp_data\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[2\] GND " "Warning (13410): Pin \"disp_data\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[3\] GND " "Warning (13410): Pin \"disp_data\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[4\] GND " "Warning (13410): Pin \"disp_data\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[5\] GND " "Warning (13410): Pin \"disp_data\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_data\[6\] VCC " "Warning (13410): Pin \"disp_data\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "over_alarm VCC " "Warning (13410): Pin \"over_alarm\" is stuck at VCC" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 100 " "Info: 101 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "gate_control:b2v_inst3\|wire_2 " "Info: Register \"gate_control:b2v_inst3\|wire_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "gate_control:b2v_inst3\|wire_1 " "Info: Register \"gate_control:b2v_inst3\|wire_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[0\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[0\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[0\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[1\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[2\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[3\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[4\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[5\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[6\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[7\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[8\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[9\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[10\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[11\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[12\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[13\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[14\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[15\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[16\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[17\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[18\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[19\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[20\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[21\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[22\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[23\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[24\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[25\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[26\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[27\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[28\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[29\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[30\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt4\[31\] " "Info: Register \"fdiv:b2v_inst1\|cnt4\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|f1hz " "Info: Register \"fdiv:b2v_inst1\|f1hz\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[1\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[2\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[3\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[4\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[5\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[6\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[7\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[8\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[9\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[10\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[11\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[12\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[13\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[14\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[15\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[16\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[17\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[18\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[19\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[20\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[21\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[22\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[23\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[24\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[25\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[26\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[27\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[28\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[29\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[30\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt3\[31\] " "Info: Register \"fdiv:b2v_inst1\|cnt3\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|f10hz " "Info: Register \"fdiv:b2v_inst1\|f10hz\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[1\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[2\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[3\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[4\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[5\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[6\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[7\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[8\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[9\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[10\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[11\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[12\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[13\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[14\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[15\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[16\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[17\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[18\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[19\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[20\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[21\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[22\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[23\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[24\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[25\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[26\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[27\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[28\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[29\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[30\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fdiv:b2v_inst1\|cnt2\[31\] " "Info: Register \"fdiv:b2v_inst1\|cnt2\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/my design_fpga/frequency/fre/main.map.smsg " "Info: Generated suppressed messages file E:/my design_fpga/frequency/fre/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in " "Warning (15610): No output dependent on input pin \"F_in\"" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/fre/main.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Info: Implemented 61 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 18:21:21 2011 " "Info: Processing ended: Mon Jul 25 18:21:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
