

================================================================
== Vitis HLS Report for 'Gamma'
================================================================
* Date:           Wed Nov  8 16:03:35 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.907 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max   |    min   |    max    |  min |    max   |   Type  |
    +---------+----------+----------+-----------+------+----------+---------+
    |     1029|  11803269|  6.860 us|  78.692 ms|  1029|  11803269|       no|
    +---------+----------+----------+-----------+------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+
        |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126  |Gamma_Pipeline_VITIS_LOOP_315_1  |     1027|     1027|   6.847 us|  6.847 us|  1027|   1027|       no|
        |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160  |Gamma_Pipeline_VITIS_LOOP_327_4  |        6|    16389|  40.002 ns|  0.109 ms|     6|  16389|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+------+-------+---------+

        * Loop: 
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles)  | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |    max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_325_3  |        0|  11802240|  9 ~ 16392|          -|          -|  0 ~ 720|        no|
        +--------------------+---------+----------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     327|    146|    -|
|Memory           |       12|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    520|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    0|     366|    694|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126  |Gamma_Pipeline_VITIS_LOOP_315_1  |        0|   0|   68|  62|    0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160  |Gamma_Pipeline_VITIS_LOOP_327_4  |        0|   0|  259|  84|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |Total                                       |                                 |        0|   0|  327| 146|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_0_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_1_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_U    |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_1_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_2_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |lut_2_3_U  |Gamma_lut_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       12|  0|   0|    0| 12288|  120|    12|       122880|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_2_fu_202_p2         |         +|   0|  0|  13|          10|           1|
    |icmp_ln325_fu_197_p2  |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |imgGamma_write    |   9|          2|    1|          2|
    |imgRgb_read       |   9|          2|    1|          2|
    |lut_0_1_address0  |  14|          3|   10|         30|
    |lut_0_1_ce0       |  14|          3|    1|          3|
    |lut_0_1_we0       |   9|          2|    1|          2|
    |lut_0_2_address0  |  14|          3|   10|         30|
    |lut_0_2_ce0       |  14|          3|    1|          3|
    |lut_0_2_we0       |   9|          2|    1|          2|
    |lut_0_3_address0  |  14|          3|   10|         30|
    |lut_0_3_ce0       |  14|          3|    1|          3|
    |lut_0_3_we0       |   9|          2|    1|          2|
    |lut_0_address0    |  14|          3|   10|         30|
    |lut_0_ce0         |  14|          3|    1|          3|
    |lut_0_we0         |   9|          2|    1|          2|
    |lut_1_1_address0  |  14|          3|   10|         30|
    |lut_1_1_ce0       |  14|          3|    1|          3|
    |lut_1_1_we0       |   9|          2|    1|          2|
    |lut_1_2_address0  |  14|          3|   10|         30|
    |lut_1_2_ce0       |  14|          3|    1|          3|
    |lut_1_2_we0       |   9|          2|    1|          2|
    |lut_1_3_address0  |  14|          3|   10|         30|
    |lut_1_3_ce0       |  14|          3|    1|          3|
    |lut_1_3_we0       |   9|          2|    1|          2|
    |lut_1_address0    |  14|          3|   10|         30|
    |lut_1_ce0         |  14|          3|    1|          3|
    |lut_1_we0         |   9|          2|    1|          2|
    |lut_2_1_address0  |  14|          3|   10|         30|
    |lut_2_1_ce0       |  14|          3|    1|          3|
    |lut_2_1_we0       |   9|          2|    1|          2|
    |lut_2_2_address0  |  14|          3|   10|         30|
    |lut_2_2_ce0       |  14|          3|    1|          3|
    |lut_2_2_we0       |   9|          2|    1|          2|
    |lut_2_3_address0  |  14|          3|   10|         30|
    |lut_2_3_ce0       |  14|          3|    1|          3|
    |lut_2_3_we0       |   9|          2|    1|          2|
    |lut_2_address0    |  14|          3|   10|         30|
    |lut_2_ce0         |  14|          3|    1|          3|
    |lut_2_we0         |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    |y_fu_62           |   9|          2|   10|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             | 520|        112|  159|        454|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |empty_90_reg_225                                         |  10|   0|   10|          0|
    |empty_reg_220                                            |  10|   0|   10|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                           |   1|   0|    1|          0|
    |y_fu_62                                                  |  10|   0|   10|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  39|   0|   39|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         Gamma|  return value|
|imgRgb_dout              |   in|  120|     ap_fifo|        imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|        imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|        imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|        imgRgb|       pointer|
|imgGamma_din             |  out|  120|     ap_fifo|      imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|      imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|      imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|      imgGamma|       pointer|
|width                    |   in|   16|     ap_none|         width|       pointer|
|height                   |   in|   16|     ap_none|        height|       pointer|
|gamma_lut_0_address0     |  out|   10|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_ce0          |  out|    1|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_0_q0           |   in|   16|   ap_memory|   gamma_lut_0|         array|
|gamma_lut_1_address0     |  out|   10|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_ce0          |  out|    1|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_1_q0           |   in|   16|   ap_memory|   gamma_lut_1|         array|
|gamma_lut_2_address0     |  out|   10|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_ce0          |  out|    1|   ap_memory|   gamma_lut_2|         array|
|gamma_lut_2_q0           |   in|   16|   ap_memory|   gamma_lut_2|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%lut_0 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:307]   --->   Operation 7 'alloca' 'lut_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%lut_0_1 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:307]   --->   Operation 8 'alloca' 'lut_0_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%lut_0_2 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:307]   --->   Operation 9 'alloca' 'lut_0_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%lut_0_3 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:307]   --->   Operation 10 'alloca' 'lut_0_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%lut_1 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:308]   --->   Operation 11 'alloca' 'lut_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%lut_1_1 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:308]   --->   Operation 12 'alloca' 'lut_1_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%lut_1_2 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:308]   --->   Operation 13 'alloca' 'lut_1_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%lut_1_3 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:308]   --->   Operation 14 'alloca' 'lut_1_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%lut_2 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:309]   --->   Operation 15 'alloca' 'lut_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%lut_2_1 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:309]   --->   Operation 16 'alloca' 'lut_2_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%lut_2_2 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:309]   --->   Operation 17 'alloca' 'lut_2_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%lut_2_3 = alloca i64 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:309]   --->   Operation 18 'alloca' 'lut_2_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Gamma_Pipeline_VITIS_LOOP_315_1, i10 %lut_2_3, i10 %lut_2_2, i10 %lut_2_1, i10 %lut_2, i10 %lut_1_3, i10 %lut_1_2, i10 %lut_1_1, i10 %lut_1, i10 %lut_0_3, i10 %lut_0_2, i10 %lut_0_1, i10 %lut_0, i16 %gamma_lut_0, i16 %gamma_lut_1, i16 %gamma_lut_2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln303 = store i10 0, i10 %y" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 20 'store' 'store_ln303' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_2, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_1, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_0, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_2, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_1, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_0, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 31 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i16 %width_read" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:312]   --->   Operation 33 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_90 = trunc i16 %height_read" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:312]   --->   Operation 34 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Gamma_Pipeline_VITIS_LOOP_315_1, i10 %lut_2_3, i10 %lut_2_2, i10 %lut_2_1, i10 %lut_2, i10 %lut_1_3, i10 %lut_1_2, i10 %lut_1_1, i10 %lut_1, i10 %lut_0_3, i10 %lut_0_2, i10 %lut_0_1, i10 %lut_0, i16 %gamma_lut_0, i16 %gamma_lut_1, i16 %gamma_lut_2"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln325 = br void %VITIS_LOOP_327_4" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 36 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%y_1 = load i10 %y" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 37 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%icmp_ln325 = icmp_eq  i10 %y_1, i10 %empty_90" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 38 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 720, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%y_2 = add i10 %y_1, i10 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 40 'add' 'y_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %VITIS_LOOP_327_4.split, void %for.end99.loopexit" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 41 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_91 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_91' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln303 = store i10 %y_2, i10 %y" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:303]   --->   Operation 43 'store' 'store_ln303' <Predicate = (!icmp_ln325)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln348 = ret" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:348]   --->   Operation 44 'ret' 'ret_ln348' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 45 [2/2] (3.31ns)   --->   "%call_ln311 = call void @Gamma_Pipeline_VITIS_LOOP_327_4, i10 %empty, i120 %imgRgb, i10 %lut_1, i10 %lut_2, i10 %lut_0, i10 %lut_1_1, i10 %lut_2_1, i10 %lut_0_1, i10 %lut_1_2, i10 %lut_2_2, i10 %lut_0_2, i10 %lut_1_3, i10 %lut_2_3, i10 %lut_0_3, i120 %imgGamma" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 45 'call' 'call_ln311' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln325 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 46 'specloopname' 'specloopname_ln325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln311 = call void @Gamma_Pipeline_VITIS_LOOP_327_4, i10 %empty, i120 %imgRgb, i10 %lut_1, i10 %lut_2, i10 %lut_0, i10 %lut_1_1, i10 %lut_2_1, i10 %lut_0_1, i10 %lut_1_2, i10 %lut_2_2, i10 %lut_0_2, i10 %lut_1_3, i10 %lut_2_3, i10 %lut_0_3, i120 %imgGamma" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:311]   --->   Operation 47 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln325 = br void %VITIS_LOOP_327_4" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:325]   --->   Operation 48 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgGamma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma_lut_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma_lut_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma_lut_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 011111]
lut_0                 (alloca           ) [ 001111]
lut_0_1               (alloca           ) [ 001111]
lut_0_2               (alloca           ) [ 001111]
lut_0_3               (alloca           ) [ 001111]
lut_1                 (alloca           ) [ 001111]
lut_1_1               (alloca           ) [ 001111]
lut_1_2               (alloca           ) [ 001111]
lut_1_3               (alloca           ) [ 001111]
lut_2                 (alloca           ) [ 001111]
lut_2_1               (alloca           ) [ 001111]
lut_2_2               (alloca           ) [ 001111]
lut_2_3               (alloca           ) [ 001111]
store_ln303           (store            ) [ 000000]
specstablecontent_ln0 (specstablecontent) [ 000000]
specstablecontent_ln0 (specstablecontent) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
width_read            (read             ) [ 000000]
empty                 (trunc            ) [ 000111]
height_read           (read             ) [ 000000]
empty_90              (trunc            ) [ 000111]
call_ln0              (call             ) [ 000000]
br_ln325              (br               ) [ 000000]
y_1                   (load             ) [ 000000]
icmp_ln325            (icmp             ) [ 000111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
y_2                   (add              ) [ 000000]
br_ln325              (br               ) [ 000000]
empty_91              (wait             ) [ 000000]
store_ln303           (store            ) [ 000000]
ret_ln348             (ret              ) [ 000000]
specloopname_ln325    (specloopname     ) [ 000000]
call_ln311            (call             ) [ 000000]
br_ln325              (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgRgb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgGamma">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgGamma"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gamma_lut_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gamma_lut_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gamma_lut_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gamma_Pipeline_VITIS_LOOP_315_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Gamma_Pipeline_VITIS_LOOP_327_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="y_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="lut_0_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lut_0_1_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_0_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lut_0_2_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_0_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lut_0_3_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_0_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lut_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lut_1_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lut_1_2_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_1_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lut_1_3_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_1_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="lut_2_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="lut_2_1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_2_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lut_2_2_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_2_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lut_2_3_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lut_2_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="width_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="height_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="0" index="3" bw="10" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="0"/>
<pin id="132" dir="0" index="5" bw="10" slack="0"/>
<pin id="133" dir="0" index="6" bw="10" slack="0"/>
<pin id="134" dir="0" index="7" bw="10" slack="0"/>
<pin id="135" dir="0" index="8" bw="10" slack="0"/>
<pin id="136" dir="0" index="9" bw="10" slack="0"/>
<pin id="137" dir="0" index="10" bw="10" slack="0"/>
<pin id="138" dir="0" index="11" bw="10" slack="0"/>
<pin id="139" dir="0" index="12" bw="10" slack="0"/>
<pin id="140" dir="0" index="13" bw="16" slack="0"/>
<pin id="141" dir="0" index="14" bw="16" slack="0"/>
<pin id="142" dir="0" index="15" bw="16" slack="0"/>
<pin id="143" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="2"/>
<pin id="163" dir="0" index="2" bw="120" slack="0"/>
<pin id="164" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="10" slack="2147483647"/>
<pin id="168" dir="0" index="7" bw="10" slack="2147483647"/>
<pin id="169" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="170" dir="0" index="9" bw="10" slack="2147483647"/>
<pin id="171" dir="0" index="10" bw="10" slack="2147483647"/>
<pin id="172" dir="0" index="11" bw="10" slack="2147483647"/>
<pin id="173" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="174" dir="0" index="13" bw="10" slack="2147483647"/>
<pin id="175" dir="0" index="14" bw="10" slack="2147483647"/>
<pin id="176" dir="0" index="15" bw="120" slack="0"/>
<pin id="177" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln303_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_90_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_90/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="y_1_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="2"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln325_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="1"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln325/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="y_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln303_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="2"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="y_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="220" class="1005" name="empty_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="2"/>
<pin id="222" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="225" class="1005" name="empty_90_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="1"/>
<pin id="227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_90 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="145"><net_src comp="110" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="146"><net_src comp="106" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="147"><net_src comp="102" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="148"><net_src comp="98" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="149"><net_src comp="94" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="150"><net_src comp="90" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="151"><net_src comp="86" pin="1"/><net_sink comp="126" pin=7"/></net>

<net id="152"><net_src comp="82" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="153"><net_src comp="78" pin="1"/><net_sink comp="126" pin=9"/></net>

<net id="154"><net_src comp="74" pin="1"/><net_sink comp="126" pin=10"/></net>

<net id="155"><net_src comp="70" pin="1"/><net_sink comp="126" pin=11"/></net>

<net id="156"><net_src comp="66" pin="1"/><net_sink comp="126" pin=12"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="126" pin=15"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="114" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="120" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="62" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="186" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="228"><net_src comp="190" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="197" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgGamma | {4 5 }
	Port: width | {}
	Port: height | {}
	Port: gamma_lut_0 | {}
	Port: gamma_lut_1 | {}
	Port: gamma_lut_2 | {}
 - Input state : 
	Port: Gamma : imgRgb | {4 5 }
	Port: Gamma : width | {2 }
	Port: Gamma : height | {2 }
	Port: Gamma : gamma_lut_0 | {1 2 }
	Port: Gamma : gamma_lut_1 | {1 2 }
	Port: Gamma : gamma_lut_2 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln303 : 1
	State 2
	State 3
		icmp_ln325 : 1
		y_2 : 1
		br_ln325 : 2
		store_ln303 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   | grp_Gamma_Pipeline_VITIS_LOOP_315_1_fu_126 |  4.764  |   136   |    51   |
|          | grp_Gamma_Pipeline_VITIS_LOOP_327_4_fu_160 |  19.056 |   371   |   134   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln325_fu_197             |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|    add   |                 y_2_fu_202                 |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |           width_read_read_fu_114           |    0    |    0    |    0    |
|          |           height_read_read_fu_120          |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   trunc  |                empty_fu_186                |    0    |    0    |    0    |
|          |               empty_90_fu_190              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  23.82  |   507   |   211   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| lut_0 |    1   |    0   |    0   |    0   |
|lut_0_1|    1   |    0   |    0   |    0   |
|lut_0_2|    1   |    0   |    0   |    0   |
|lut_0_3|    1   |    0   |    0   |    0   |
| lut_1 |    1   |    0   |    0   |    0   |
|lut_1_1|    1   |    0   |    0   |    0   |
|lut_1_2|    1   |    0   |    0   |    0   |
|lut_1_3|    1   |    0   |    0   |    0   |
| lut_2 |    1   |    0   |    0   |    0   |
|lut_2_1|    1   |    0   |    0   |    0   |
|lut_2_2|    1   |    0   |    0   |    0   |
|lut_2_3|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   12   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_90_reg_225|   10   |
|  empty_reg_220 |   10   |
|    y_reg_213   |   10   |
+----------------+--------+
|      Total     |   30   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |   507  |   211  |    -   |
|   Memory  |   12   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   30   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   23   |   537  |   211  |    0   |
+-----------+--------+--------+--------+--------+--------+
