
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\pre_norm_fmul'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106.1-112.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: pre_norm_fmul       
Automatically selected pre_norm_fmul as design top module.

2.2. Analyzing design hierarchy..
Top module:  \pre_norm_fmul

2.3. Analyzing design hierarchy..
Top module:  \pre_norm_fmul
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106$80 in module pre_norm_fmul.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:117$82'.
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:114$81'.
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106$80'.
     1/1: $1\sign_d[0:0]
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:96$75'.
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:93$74'.
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:85$49'.
Creating decoders for process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:76$27'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pre_norm_fmul.\sign_d' from process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106$80'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pre_norm_fmul.\sign_exe' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:117$82'.
  created $dff cell `$procdff$89' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\sign' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:114$81'.
  created $dff cell `$procdff$90' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\inf' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:96$75'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\underflow' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:93$74'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_ovf' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:85$49'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_out' using process `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:76$27'.
  created $dff cell `$procdff$94' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:117$82'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:114$81'.
Found and cleaned up 1 empty switch in `\pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106$80'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:106$80'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:96$75'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:93$74'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:85$49'.
Removing empty process `pre_norm_fmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v:76$27'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pre_norm_fmul.
<suppressed ~9 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pre_norm_fmul.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pre_norm_fmul'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pre_norm_fmul.
    New ctrl vector for $pmux cell $procmux$84: { $auto$opt_reduce.cc:134:opt_mux$98 $auto$opt_reduce.cc:134:opt_mux$96 }
  Optimizing cells in module \pre_norm_fmul.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pre_norm_fmul'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pre_norm_fmul..
Removed 2 unused cells and 45 unused wires.
<suppressed ~5 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pre_norm_fmul.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pre_norm_fmul.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pre_norm_fmul'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pre_norm_fmul..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pre_norm_fmul.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== pre_norm_fmul ===

   Number of wires:                 82
   Number of wire bits:            349
   Number of public wires:          34
   Number of public wire bits:     227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $add                           34
     $and                           15
     $dff                           16
     $eq                            17
     $gt                             9
     $logic_not                     10
     $lt                             8
     $mux                           85
     $or                             8
     $pmux                           1
     $reduce_or                    128
     $sub                           34

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 2078394fdb, CPU: user 0.06s system 0.00s, MEM: 11.53 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 38% 4x opt_expr (0 sec), 23% 3x opt_merge (0 sec), ...
