Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 12:10:45 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu2cg-sfvc784-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| TIMING-10 | Warning  | Missing property on synchronizer | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 8          |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_data[0] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_data[1] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_data[2] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_data[3] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_data[4] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_data[5] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_data[6] relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_data[7] relative to clock(s) clk_pl_1
Related violations: <none>


