WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500047 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000047 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8057104 heartbeat IPC: 3.271 cumulative IPC: 2.767 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 11504900 heartbeat IPC: 2.9 cumulative IPC: 2.855 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 14976857 heartbeat IPC: 2.88 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 18489846 heartbeat IPC: 2.847 cumulative IPC: 2.86 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 21998618 heartbeat IPC: 2.85 cumulative IPC: 2.857 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 25463702 heartbeat IPC: 2.886 cumulative IPC: 2.863 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 28841621 heartbeat IPC: 2.96 cumulative IPC: 2.877 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 32410196 heartbeat IPC: 2.802 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 41 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_309.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 35810858 heartbeat IPC: 2.941 cumulative IPC: 2.875 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 39206691 heartbeat IPC: 2.945 cumulative IPC: 2.883 (Simulation time: 00 hr 04 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 34661993 cumulative IPC: 2.885 (Simulation time: 00 hr 04 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 34661993 cumulative IPC: 2.885 (Simulation time: 00 hr 04 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_309.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.885 instructions: 100000001 cycles: 34661993
CPU 0 Branch Prediction Accuracy: 89.58% MPKI: 6.355 Average ROB Occupancy at Mispredict: 55.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00103
BRANCH_INDIRECT: 1.13
BRANCH_CONDITIONAL: 4.85
BRANCH_DIRECT_CALL: 0.00055
BRANCH_INDIRECT_CALL: 0.37
BRANCH_RETURN: 0.00028

L1D TOTAL        ACCESS:   20732657 HIT:   20361458 MISS:     371199
L1D LOAD         ACCESS:   15181781 HIT:   14875425 MISS:     306356
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    5550535 HIT:    5485993 MISS:      64542
L1D TRANSLATION  ACCESS:        341 HIT:         40 MISS:        301
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.29 cycles
L1I TOTAL        ACCESS:    1724567 HIT:    1310168 MISS:     414399
L1I LOAD         ACCESS:    1724567 HIT:    1310168 MISS:     414399
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 5.366 cycles
L2C TOTAL        ACCESS:     375284 HIT:     336646 MISS:      38638
L2C LOAD         ACCESS:     332137 HIT:     298598 MISS:      33539
L2C RFO          ACCESS:      19567 HIT:      15358 MISS:       4209
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      23286 HIT:      22648 MISS:        638
L2C TRANSLATION  ACCESS:        294 HIT:         42 MISS:        252
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 96.85 cycles
LLC TOTAL        ACCESS:      42818 HIT:      27408 MISS:      15410
LLC LOAD         ACCESS:      33539 HIT:      21716 MISS:      11823
LLC RFO          ACCESS:       4209 HIT:        780 MISS:       3429
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4818 HIT:       4779 MISS:         39
LLC TRANSLATION  ACCESS:        252 HIT:        133 MISS:        119
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 192.5 cycles
cpu0_DTLB TOTAL        ACCESS:   16801111 HIT:   16539972 MISS:     261139
cpu0_DTLB LOAD         ACCESS:   16801111 HIT:   16539972 MISS:     261139
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.199 cycles
cpu0_ITLB TOTAL        ACCESS:    1503275 HIT:    1492131 MISS:      11144
cpu0_ITLB LOAD         ACCESS:    1503275 HIT:    1492131 MISS:      11144
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.585 cycles
cpu0_STLB TOTAL        ACCESS:      81826 HIT:      81502 MISS:        324
cpu0_STLB LOAD         ACCESS:      81826 HIT:      81502 MISS:        324
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 326.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5543
  ROW_BUFFER_MISS:       9828
 AVG DBUS CONGESTED CYCLE: 3.896
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:          4
