10:44:13 **** Build of configuration Debug for project Multiplier_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50337 C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/Multiplier_HW.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/Multiplier_HW.xpfm --sys_config Multiplier_HW --bif C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
Command canceled

10:44:17 Build Cancelled (took 4s.357ms)

