# -VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
 Day 1
 
Running interactive openlane

![1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/8fa5686a-5776-4a38-82e3-00f420d6f2a0)

Importing package 

![2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/35b39770-6257-4f68-8819-da43ada23de5)

Preparing design

![3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/c54262e9-9736-4562-91dc-cccd8f3e7594)

Running Synthesis

![4](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/8ce8be06-da7c-4292-bff7-c1488d1a6b16)

Day 2: Floorplanning with open lane

Using the command run_floorplan

![2_1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/04b633c6-89da-49f9-8f3b-dcbddf5444ad)

Using magic t

![2_2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/bcae9d3c-ae5a-4710-967f-45205f13f50b)

Running placement

![2_3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/b25a6032-91a3-4d31-be52-a8da93468858)

Day 3

IO placer revision

![3_1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/afa830e5-29ca-4bc7-997b-60870102e60b)

Git clone vsdstdcelldesign

![3_2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/b5984821-87c1-4c93-a089-d353fbc24080)
![3_3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/721671e1-d5cc-455e-9c0c-ef6ed6410716)

Intro to basic layer layout and LEF using inverter

![3_4](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/1d513cf0-5780-4c81-aaa7-3d90769be7f2)

Extracting Spice netlist

![3_5](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/76c898e7-b2c2-4744-b382-e62f9c4a6752)
![3_6](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/19138abd-b693-4f86-ae7f-3f23cfc7fb58)

Spice simulation

![3_7](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/22bc3df7-c775-4b1d-b4a6-8c255c439588)

Day 4 

Convert grid info to track info

![4_1](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/ff6cfd3c-0612-4afe-b145-41610ed577ca)

Convert magic layout to standard cell LEF
![4_2](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/cb13eed3-f7b6-4a87-9568-b26ccb5fe72f)

Open the saved .mag file using the command magic -T sky130A.tch sky130_vsdinv.mag &
![4_3](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/b8cb777c-bb7e-40f3-9a1f-51d784fc5c88)

Using the lef write command
![4_4](https://github.com/Rudrali-11/-VSD_DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/assets/121845097/705a8f90-5c91-49fa-9105-7c6e421fcfbf)

