// Seed: 1543569877
module module_0;
  logic id_1 = id_1;
  logic id_2, id_3 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd97
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  inout wire _id_1;
  genvar id_3;
  wire id_4[1 : id_2];
  assign id_2 = id_1;
  assign id_3 = id_3;
  wire id_5;
  assign id_3 = 1;
  assign id_2 = id_1;
  wire id_6;
  wire [id_1 : -1] id_7;
  genvar id_8;
  assign id_4 = id_7;
  module_0 modCall_1 ();
endmodule
