$date
	Tue Oct 29 15:25:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_FF_ED_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ expected_Q $end
$var integer 32 % errors [31:0] $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 ) pos $end
$var wire 1 ! Q $end
$scope module d1 $end
$var wire 1 # d $end
$var wire 1 ( en $end
$var wire 1 * rstn $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
1(
z'
z&
b0 %
x$
0#
0"
0!
$end
#5
0$
x(
x)
1"
#8
1#
#10
1!
1(
0)
0"
#12
0!
0#
#15
x(
x)
1"
#16
1#
#20
1!
1(
0)
0"
#24
0!
0#
#25
x(
x)
1"
#30
1(
0)
0"
#35
x(
x)
1"
#36
1#
#40
1!
1(
0)
0"
#45
1$
x(
x)
1"
#50
1(
0)
0"
#51
0!
0#
#55
0$
x(
x)
1"
#58
1#
#60
1!
1(
0)
0"
#65
0!
x(
x)
1"
0#
#70
1(
0)
0"
#72
1!
1#
#75
1$
x(
x)
1"
#80
1(
0)
0"
#85
x(
x)
1"
#87
