# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VGA_Test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/altera/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA\ Test {C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:54:47 on Jul 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test" C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/VGA_Test.v 
# -- Compiling module VGA_Test
# 
# Top level modules:
# 	VGA_Test
# End time: 18:54:47 on Jul 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA\ Test {C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/testbench_1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:54:47 on Jul 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test" C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:54:47 on Jul 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 18:54:48 on Jul 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "VGA_Test(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb(fast)
# Loading work.VGA_Test(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAMCONTENTS_RAM_2.mif" for reading.
# No such file or directory. (errno = ENOENT)    : c:/altera/23.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAMCONTENTS_RAM_2.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAMCONTENTS_RAM_2.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : c:/altera/23.1std/questa_fse/win64/../intel/verilog/src/altera_mf.v(48978)
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst/altsyncram_component/m_default/altsyncram_inst
#                    0 << Starting Simulation >> 
#             33285000<< Simulation Complete >>
# ** Note: $stop    : C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/testbench_1.v(40)
#    Time: 33285 us  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/Malcolm/Documents/Logisim/LALU-2.0/VGA Test/testbench_1.v line 40
# End time: 18:59:48 on Jul 10,2024, Elapsed time: 0:05:00
# Errors: 0, Warnings: 3
