#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jul 13 12:55:14 2025
# Process ID         : 27900
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent47268 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelinedRV32IMF\RISCVpipelinedRV32IMF.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 33285 MB
# Total Virtual      : 50134 MB
# Available Virtual  : 25684 MB
#-----------------------------------------------------------
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.xpr
launch_simulation
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/sim_1/imports/RISCVpipelineRV32IM/pipelinedcpu_tb_behav.wcfg
source pipelinedcpu_tb.tcl
relaunch_sim
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"cpu/my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"cpu/my_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"cpu/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"cpu/my_ila"}]]
save_wave_config {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
relaunch_sim
