# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_2.srcs/sources_1/ip/ram/sim/ram.v" \
"../../../../lab_2.srcs/sources_1/new/pc.v" \
"../../../../lab_2.srcs/sim_1/new/pc_and_instr_rom_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
