#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 12:12:32 2023
# Process ID: 16824
# Current directory: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/synth_1
# Command line: vivado.exe -log fpga_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_module.tcl
# Log file: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/synth_1/fpga_module.vds
# Journal file: E:/Verilog Course/Lab session/MVM_UART/MVM_UART.runs/synth_1\vivado.jou
# Running On: DESKTOP-QI4C2LA, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8426 MB
#-----------------------------------------------------------
source fpga_module.tcl -notrace
