{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "24", "@timestamp": "2020-07-24T11:33:02.000002-04:00", "@year": "2020", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2011", "@month": "01"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "12618 Tallinn", "country": "Estonia", "address-part": "Raja 15", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "@type": "auth", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "@dptid": "104251901"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Acceleration of recursive data sorting over tree-based structures", "abstracts": "The main objective of this paper is to evaluate and improve FPGA-based digital circuits, which implement recursive specifications. Recursive sorting algorithms over binary trees are considered as a case study to evaluate and demonstrate new techniques and their advantages. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine (HFSM). The paper presents analysis and comparison of alternative and competitive techniques for describing recursive algorithms in hardware. The experimental results demonstrate that the proposed innovations allow to achieve better performance. Obviously, the results of this paper are not limited to recursive sorting alone. They have a wider scope and can be applied effectively to numerous systems that implement recursive algorithms over tree-based data structures.", "correspondence": {"affiliation": {"city-group": "12618 Tallinn", "country": "Estonia", "address-part": "Raja 15", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": [{"@language": "English", "@xml:lang": "eng"}, {"@language": "Lithuanian", "@xml:lang": "lit"}]}, "source": {"sourcetitle-abbrev": "Elektron. Elektrotech.", "website": {"ce:e-address": {"$": "http://www.ee.ktu.lt/journal/2011/07/10__ISSN_1392-1215_Acceleration%20of%20Recursive%20Data%20Sorting%20over%20Tree%20based%20Structures.pdf", "@type": "email"}}, "@country": "ltu", "translated-sourcetitle": {"$": "Elektronika ir Elektrotechnika", "@xml:lang": "eng"}, "issn": {"$": "13921215", "@type": "print"}, "volisspag": {"voliss": {"@issue": "7"}, "pagerange": {"@first": "51", "@last": "56"}}, "@type": "j", "publicationyear": {"@first": "2011"}, "publisher": {"publishername": "Kauno Technologijos Universitetas"}, "sourcetitle": "Elektronika ir Elektrotechnika", "@srcid": "19900193212", "publicationdate": {"year": "2011", "date-text": "September 2011"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "19", "@timestamp": "BST 13:44:58", "@year": "2020", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "362598359", "@idtype": "PUI"}, {"$": "292573586", "@idtype": "CAR-ID"}, {"$": "20110056335", "@idtype": "SCOPUS"}, {"$": "2011054007", "@idtype": "SNCPX"}, {"$": "80053029141", "@idtype": "SCP"}, {"$": "80053029141", "@idtype": "SGR"}], "ce:doi": "10.5755/j01.eee.113.7.612"}}, "tail": {"bibliography": {"@refcount": "10", "reference": [{"ref-fulltext": "Tamulevi\u00e8ius G., Arminas V., Ivanovas E., Navakauskas D. Hardware Accelerated FPGA Implementation of Lithuanian Isolated Word Recognition System // Electronics and Electrical Engineering. - Kaunas: Technologija, 2010. - No. 3(99). - P. 57-62.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware accelerated FPGA implementation of lithuanian isolated Word recognition system"}, "refd-itemidlist": {"itemid": {"$": "77958063704", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "99", "@issue": "3"}, "pagerange": {"@first": "57", "@last": "62"}}, "ref-text": "Kaunas: Technologija", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Tamulevi\u00e8ius", "ce:indexed-name": "Tamulevieius G."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Arminas", "ce:indexed-name": "Arminas V."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Ivanovas", "ce:indexed-name": "Ivanovas E."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Navakauskas", "ce:indexed-name": "Navakauskas D."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "Cormen T. H., Leiserson C. E., Rivest R. L., Stain C. Introduction to Algorithms, 2nd ed. - MIT Press, 2002. -1312 p.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1312"}}, "ref-text": "2nd ed. - MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "Carrano F. M. Data Abstraction and Problem Solving with C++: Walls and Mirrors. - Addison Wesley Publishing Company, Inc., 2004. - 992 p.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "992"}}, "ref-text": "Addison Wesley Publishing Company Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++: Walls and Mirrors"}}, {"ref-fulltext": "Ninos S., Dollas A. Modeling recursiondata structures for FPGA-based implementation // 18th International Conference FPL'08, 2008. - P. 11-16.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursiondata structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "18th International Conference FPL'08"}}, {"ref-fulltext": "Skliarova I., Sklyarov V. Recursion in Reconfigurable Computing: a Survey of Implementation Approaches // 19th International Conference FPL'09, 2009. - P. 224-229.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "19th International Conference FPL'09"}}, {"ref-fulltext": "Maruyama T., Takagi M., Gishiro T. Hardware implementation techniques for recursive calls and loops // 9th International Workshop FPL'99, 1999. - P.450-455.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-text": "450-455", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Gishiro", "ce:indexed-name": "Gishiro T."}]}, "ref-sourcetitle": "9th International Workshop FPL'99"}}, {"ref-fulltext": "Sklyarov V. Hierarchical Finite State Machines and their Use for Digital Control // IEEE Transactions on VLSI Systems. -1999 - Vol. 7.- No. 2. - P. 222-228.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "Sudnitson A., Mihhailov D., Kruus M. Project-Oriented Approach to Low-Power Topics in Advanced Digital Design Course // Electronics and Electrical Engineering. - 2010. - No. 6(102). - P. 151-154.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Project-oriented approach to low-power topics in advanced digital design course"}, "refd-itemidlist": {"itemid": {"$": "79961095596", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "102", "@issue": "6"}, "pagerange": {"@first": "151", "@last": "154"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "Xilinx Inc. FPGA Design Tools. Silicon Devices. Online: http://www.xilinx.com/", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "80053038637", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc., Silicon Devices", "ref-sourcetitle": "FPGA Design Tools"}}, {"ref-fulltext": "Digilent Inc. Nexys2 FPGA Educational Board. Online: http://www. digilentinc.com/.", "@id": "10", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "80053005991", "@idtype": "SGR"}}, "ref-text": "Digilent Inc", "ref-sourcetitle": "Nexys2 FPGA Educational Board"}}]}}}}, "affiliation": [{"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "j", "prism:issueIdentifier": "7", "eid": "2-s2.0-80053029141", "dc:description": "The main objective of this paper is to evaluate and improve FPGA-based digital circuits, which implement recursive specifications. Recursive sorting algorithms over binary trees are considered as a case study to evaluate and demonstrate new techniques and their advantages. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine (HFSM). The paper presents analysis and comparison of alternative and competitive techniques for describing recursive algorithms in hardware. The experimental results demonstrate that the proposed innovations allow to achieve better performance. Obviously, the results of this paper are not limited to recursive sorting alone. They have a wider scope and can be applied effectively to numerous systems that implement recursive algorithms over tree-based data structures.", "prism:coverDate": "2011-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/80053029141", "subtypeDescription": "Article", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/80053029141"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=80053029141&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=80053029141&origin=inward"}], "prism:publicationName": "Elektronika ir Elektrotechnika", "source-id": "19900193212", "citedby-count": "5", "subtype": "ar", "prism:pageRange": "51-56", "dc:title": "Acceleration of recursive data sorting over tree-based structures", "prism:endingPage": "56", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.5755/j01.eee.113.7.612", "prism:issn": "13921215", "prism:startingPage": "51", "dc:identifier": "SCOPUS_ID:80053029141", "dc:publisher": "Kauno Technologijos Universitetas"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}