
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 357.727 ; gain = 88.105
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (9#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 613.438 ; gain = 343.816
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 613.438 ; gain = 343.816
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 667.461 ; gain = 1.504
Finished Constraint Validation : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 667.461 ; gain = 397.840
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 667.461 ; gain = 397.840
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 667.461 ; gain = 397.840
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:26 . Memory (MB): peak = 667.461 ; gain = 397.840
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:27 . Memory (MB): peak = 667.461 ; gain = 397.840
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:51 . Memory (MB): peak = 717.840 ; gain = 448.219
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:51 . Memory (MB): peak = 718.066 ; gain = 448.445
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:51 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:52 . Memory (MB): peak = 727.590 ; gain = 457.969
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:56 . Memory (MB): peak = 735.941 ; gain = 469.172
