#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 26 14:58:40 2023
# Process ID: 17008
# Current directory: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20548 C:\Users\1hgue\OneDrive\Escritorio\ITCH\8vo Semestre\Sistemas con FPGA y Soc\VeriLog\func_transfer\voltimetro\voltimetro.xpr
# Log file: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/vivado.log
# Journal file: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw
close_design
synth_design -rtl -name rtl_1
close_design
