// Seed: 3702764217
module module_0;
  wire id_2;
  assign id_1 = 1;
  assign module_1.id_26 = 0;
  wire id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6,
    input wor id_7,
    output wire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    output tri id_12,
    input tri id_13,
    output supply1 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input tri id_24,
    input wor id_25,
    output tri1 id_26
);
  pmos (id_24 - 1, 1, id_20);
  module_0 modCall_1 ();
  assign id_6 = id_18;
endmodule
