-- VHDL test case input
wait until CLK='1';
