1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab10-memrnd/mem.sv
1730403943 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab10-memrnd/mem_interface.sv
1728908091 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab10-memrnd/top.sv
1730494062 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab10-memrnd/mem_test.sv
