Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 24 11:46:43 2023
| Host         : 2019-nCoV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           10 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |             324 |           93 |
| Yes          | Yes                   | No                     |              96 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                   Enable Signal                  |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out                                                | dataConsume1/E[0]                                | cmdProc1/tmp_seqDone0           |                1 |              1 |         1.00 |
|  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_2_n_0 |                                                  |                                 |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out                                                | rx/rcvShiftReg                                   | rx/bitCount[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                                                | rx/baudClkX8Count[3]_i_1_n_0                     | rx/bitTmr[10]_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out                                                |                                                  |                                 |                4 |              7 |         1.75 |
|  cmdProc1/curState_reg[0]_0[0]                                       |                                                  |                                 |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out                                                | rx/E[0]                                          | reset_IBUF                      |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[1][7]_i_1_n_0           | reset_IBUF                      |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[2][7]_i_1_n_0           | reset_IBUF                      |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[4][7]_i_1_n_0           | reset_IBUF                      |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[5][7]_i_1_n_0           | reset_IBUF                      |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[3][7]_i_1_n_0           | reset_IBUF                      |                6 |              8 |         1.33 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/curState_reg[0]_0[0]                    |                                 |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out                                                | rx/rcvShiftReg                                   | reset_IBUF                      |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out                                                | rx/bitTmr[10]_i_2_n_0                            | rx/bitTmr[10]_i_1_n_0           |                4 |             11 |         2.75 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/en_number_words                         |                                 |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out                                                |                                                  | tx/bitTmr                       |                4 |             14 |         3.50 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/dataResults[0][7]_i_1_n_0           | reset_IBUF                      |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/gtOp                                | dataConsume1/max_reg[7]_i_2_n_0 |                5 |             17 |         3.40 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/ctrlOut_delayed_reg_0[0]            | reset_IBUF                      |                7 |             19 |         2.71 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/en_shift                                | reset_IBUF                      |                6 |             31 |         5.17 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/en_list_counter                         | cmdProc1/count0                 |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/en_line_counter                         | cmdProc1/count0                 |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out                                                | cmdProc1/peek_counter_opreation.count[0]_i_1_n_0 | cmdProc1/count0                 |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out                                                | tx/bitIndex                                      | tx/sig_txDone                   |                9 |             32 |         3.56 |
|  clk_wiz/inst/clk_out                                                |                                                  | reset_IBUF                      |               23 |             48 |         2.09 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/enCount                             | dataConsume1/clearCount         |               12 |             65 |         5.42 |
|  clk_wiz/inst/clk_out                                                | dataConsume1/E[0]                                | reset_IBUF                      |               17 |             67 |         3.94 |
+----------------------------------------------------------------------+--------------------------------------------------+---------------------------------+------------------+----------------+--------------+


