<profile>

<section name = "Vitis HLS Report for 'SystemControl'" level="0">
<item name = "Date">Mon May 12 19:57:07 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">toppl</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.22 ns, 1.622 ns, 0.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132">SystemControl_Pipeline_VITIS_LOOP_295_1, 5, 5, 11.110 ns, 11.110 ns, 5, 5, no</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142">SystemControl_Pipeline_VITIS_LOOP_304_3, 612, 612, 1.360 us, 1.360 us, 612, 612, no</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151">SystemControl_Pipeline_VITIS_LOOP_321_5, 5, 5, 11.110 ns, 11.110 ns, 5, 5, no</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161">SystemControl_Pipeline_VITIS_LOOP_315_4, 5, 5, 11.110 ns, 11.110 ns, 5, 5, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_301_2">?, ?, 690, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 168, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 739, 1472, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">-, -, 311, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132">SystemControl_Pipeline_VITIS_LOOP_295_1, 0, 0, 7, 32, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142">SystemControl_Pipeline_VITIS_LOOP_304_3, 0, 0, 718, 1376, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161">SystemControl_Pipeline_VITIS_LOOP_315_4, 0, 0, 7, 32, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151">SystemControl_Pipeline_VITIS_LOOP_321_5, 0, 0, 7, 32, 0</column>
<column name="fcmp_32ns_32ns_1_1_no_dsp_1_U20">fcmp_32ns_32ns_1_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_1_no_dsp_1_U19">fpext_32ns_64_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="printdouble_U21">printdouble, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_219_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln313_fu_201_p2">+, 0, 0, 31, 31, 1</column>
<column name="and_ln314_fu_314_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln314_1_fu_292_p2">icmp, 0, 0, 23, 23, 1</column>
<column name="icmp_ln314_2_fu_247_p2">icmp, 0, 0, 32, 32, 32</column>
<column name="icmp_ln314_fu_286_p2">icmp, 0, 0, 8, 8, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln314_1_fu_310_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln314_fu_324_p2">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln314_fu_319_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">86, 79, 1, 79</column>
<column name="ap_done">2, 2, 1, 2</column>
<column name="convSet_0_read">2, 2, 1, 2</column>
<column name="convSet_1_read">2, 2, 1, 2</column>
<column name="gmem3_blk_n_AW">2, 2, 1, 2</column>
<column name="gmem3_blk_n_B">2, 2, 1, 2</column>
<column name="gmem3_blk_n_W">2, 2, 1, 2</column>
<column name="iter_fu_96">29, 2, 31, 62</column>
<column name="real_start">2, 2, 1, 2</column>
<column name="syscontrol_0_din">2, 3, 1, 3</column>
<column name="syscontrol_0_write">2, 4, 1, 4</column>
<column name="syscontrol_1_din">2, 3, 1, 3</column>
<column name="syscontrol_1_write">2, 4, 1, 4</column>
<column name="syscontrol_2_din">2, 3, 1, 3</column>
<column name="syscontrol_2_write">2, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln313_reg_368">31, 0, 31, 0</column>
<column name="ap_CS_fsm">78, 0, 78, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bitcast_ln39_reg_404">64, 0, 64, 0</column>
<column name="gmem3_addr_reg_375">64, 0, 64, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fu_171_p0">32, 0, 32, 0</column>
<column name="icmp_ln314_1_reg_394">1, 0, 1, 0</column>
<column name="icmp_ln314_2_reg_381">1, 0, 1, 0</column>
<column name="icmp_ln314_reg_389">1, 0, 1, 0</column>
<column name="iter_fu_96">31, 0, 31, 0</column>
<column name="or_ln314_reg_409">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_3_reg_399">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, SystemControl, return value</column>
<column name="ITER">in, 32, ap_none, ITER, scalar</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RFIFONUM">in, 11, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="ConvArray">in, 64, ap_none, ConvArray, scalar</column>
<column name="syscontrol_0_din">out, 1, ap_fifo, syscontrol_0, pointer</column>
<column name="syscontrol_0_num_data_valid">in, 3, ap_fifo, syscontrol_0, pointer</column>
<column name="syscontrol_0_fifo_cap">in, 3, ap_fifo, syscontrol_0, pointer</column>
<column name="syscontrol_0_full_n">in, 1, ap_fifo, syscontrol_0, pointer</column>
<column name="syscontrol_0_write">out, 1, ap_fifo, syscontrol_0, pointer</column>
<column name="syscontrol_1_din">out, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_num_data_valid">in, 3, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_fifo_cap">in, 3, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_full_n">in, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_1_write">out, 1, ap_fifo, syscontrol_1, pointer</column>
<column name="syscontrol_2_din">out, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_num_data_valid">in, 3, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_fifo_cap">in, 3, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_full_n">in, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="syscontrol_2_write">out, 1, ap_fifo, syscontrol_2, pointer</column>
<column name="convSet_0_dout">in, 32, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_num_data_valid">in, 3, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_fifo_cap">in, 3, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_empty_n">in, 1, ap_fifo, convSet_0, pointer</column>
<column name="convSet_0_read">out, 1, ap_fifo, convSet_0, pointer</column>
<column name="convSet_1_dout">in, 32, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_num_data_valid">in, 3, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_fifo_cap">in, 3, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_empty_n">in, 1, ap_fifo, convSet_1, pointer</column>
<column name="convSet_1_read">out, 1, ap_fifo, convSet_1, pointer</column>
</table>
</item>
</section>
</profile>
