<strong>verilog-signals-edit-wire-reg</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-signals-edit-wire-reg IN-LIST)<br/>
<br/>
Return all signals in IN-LIST with wire/reg data types made blank.