Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0d327b69335e4d20a6f588c4e41fcdb3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot test_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DDR__xdcDup__1
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__1
Compiling module xil_defaultlib.DDR__xdcDup__6
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__6
Compiling module xil_defaultlib.SDDR_DLR__xdcDup__1
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_DLR_0_0
Compiling module xil_defaultlib.DDR__xdcDup__2
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__2
Compiling module xil_defaultlib.DDR__xdcDup__7
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__7
Compiling module xil_defaultlib.SDDR_DLR__xdcDup__2
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_DLR_1_0
Compiling module xil_defaultlib.DDR__xdcDup__3
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__3
Compiling module xil_defaultlib.DDR__xdcDup__8
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__8
Compiling module xil_defaultlib.SDDR_DLR__xdcDup__3
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_DLR_2_0
Compiling module xil_defaultlib.DDR__xdcDup__4
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__4
Compiling module xil_defaultlib.DDR__xdcDup__9
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__9
Compiling module xil_defaultlib.SDDR_DLR__xdcDup__4
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_DLR_3_0
Compiling module xil_defaultlib.DDR__xdcDup__5
Compiling module xil_defaultlib.DDR_WRAPPER__xdcDup__5
Compiling module xil_defaultlib.DDR
Compiling module xil_defaultlib.DDR_WRAPPER
Compiling module xil_defaultlib.SDDR_DLR
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_DLR_4_0
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.c_counter_binary_v12_0_13
Compiling module xil_defaultlib.sddrtt_timer
Compiling module xil_defaultlib.SDDR_TT
Compiling module xil_defaultlib.SDDR_TT_M_SDDR_TT_0_0
Compiling module xil_defaultlib.SDDR_TT_M_xlslice_0_0
Compiling module xil_defaultlib.SDDR_TT_M
Compiling module xil_defaultlib.SDDR_TT_M_wrapper
Compiling architecture behavioral of entity xil_defaultlib.test_tb
Built simulation snapshot test_tb_time_impl
