#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Sep  5 15:28:15 2019
# Process ID: 2812
# Current directory: C:/fft-parallel4/verilog/pruebaPF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3904 C:\fft-parallel4\verilog\pruebaPF\pruebaPF.xpr
# Log file: C:/fft-parallel4/verilog/pruebaPF/vivado.log
# Journal file: C:/fft-parallel4/verilog/pruebaPF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/pruebaPF/pruebaPF.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: fixtop_sat
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1142.637 ; gain = 113.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
	Parameter NBITS_IN bound to: 8 - type: integer 
	Parameter NBITS_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (1#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (2#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1181.148 ; gain = 152.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.148 ; gain = 152.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.148 ; gain = 152.102
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.250 ; gain = 321.203
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1350.250 ; gain = 559.594
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 15:30:25 2019...
