<stg><name>hw_act_layer1</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln93 = br void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln93, void %.split_ifconv, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:2 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln93 = br i1 %tmp_41, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="7">
<![CDATA[
.split_ifconv:1 %i_cast29 = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_cast29"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="7">
<![CDATA[
.split_ifconv:2 %empty_56 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:4 %output_0_V_addr = getelementptr i32 %output_0_V, i64 0, i64 %i_cast29

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:5 %p_Val2_s = load i6 %output_0_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:60 %or_ln93 = or i6 %empty_56, i6 1

]]></Node>
<StgValue><ssdm name="or_ln93"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
.split_ifconv:61 %zext_ln885 = zext i6 %or_ln93

]]></Node>
<StgValue><ssdm name="zext_ln885"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:62 %output_0_V_addr_3 = getelementptr i32 %output_0_V, i64 0, i64 %zext_ln885

]]></Node>
<StgValue><ssdm name="output_0_V_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:63 %p_Val2_14 = load i6 %output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:0 %add_ln93 = add i7 %i, i7 2

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:5 %p_Val2_s = load i6 %output_0_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:6 %p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:7 %tmp_V = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:8 %tmp_V_14 = select i1 %p_Result_37, i32 %tmp_V, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:9 %p_Result_38 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_14, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:10 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_38, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:11 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:12 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:13 %tmp_43 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:14 %icmp_ln896 = icmp_sgt  i31 %tmp_43, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32">
<![CDATA[
.split_ifconv:15 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:16 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:17 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:18 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:19 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:20 %or_ln899_4 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:21 %and_ln899 = and i32 %tmp_V_14, i32 %or_ln899_4

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:22 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:24 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:25 %xor_ln899 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:26 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_14, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:27 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:28 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_39

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:29 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:32 %and_ln899_6 = and i1 %p_Result_39, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:33 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:36 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_6

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32">
<![CDATA[
.split_ifconv:44 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:63 %p_Val2_14 = load i6 %output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:64 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_14, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:65 %tmp_V_12 = sub i32 0, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:66 %tmp_V_15 = select i1 %p_Result_41, i32 %tmp_V_12, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:67 %p_Result_42 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_15, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:68 %l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_42, i1 1

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:69 %sub_ln894_3 = sub i32 32, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:70 %lsb_index_3 = add i32 %sub_ln894_3, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:71 %tmp_47 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:72 %icmp_ln896_3 = icmp_sgt  i31 %tmp_47, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32">
<![CDATA[
.split_ifconv:73 %trunc_ln897_3 = trunc i32 %sub_ln894_3

]]></Node>
<StgValue><ssdm name="trunc_ln897_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:74 %sub_ln897_3 = sub i6 22, i6 %trunc_ln897_3

]]></Node>
<StgValue><ssdm name="sub_ln897_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:75 %zext_ln897_3 = zext i6 %sub_ln897_3

]]></Node>
<StgValue><ssdm name="zext_ln897_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:76 %lshr_ln897_3 = lshr i32 4294967295, i32 %zext_ln897_3

]]></Node>
<StgValue><ssdm name="lshr_ln897_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:77 %shl_ln899_3 = shl i32 1, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="shl_ln899_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:78 %or_ln899 = or i32 %lshr_ln897_3, i32 %shl_ln899_3

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:79 %and_ln899_8 = and i32 %tmp_V_15, i32 %or_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_8"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:80 %icmp_ln899_3 = icmp_ne  i32 %and_ln899_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:82 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:83 %xor_ln899_3 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:84 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_15, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:85 %icmp_ln908_3 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:86 %select_ln896_3 = select i1 %icmp_ln896_3, i1 %icmp_ln899_3, i1 %p_Result_43

]]></Node>
<StgValue><ssdm name="select_ln896_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:90 %and_ln899_7 = and i1 %p_Result_43, i1 %xor_ln899_3

]]></Node>
<StgValue><ssdm name="and_ln899_7"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:94 %select_ln908_8 = select i1 %icmp_ln908_3, i1 %select_ln896_3, i1 %and_ln899_7

]]></Node>
<StgValue><ssdm name="select_ln908_8"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="32">
<![CDATA[
.split_ifconv:102 %trunc_ln893_3 = trunc i32 %l_3

]]></Node>
<StgValue><ssdm name="trunc_ln893_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:23 %zext_ln907 = zext i32 %tmp_V_14

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:30 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:31 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:34 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:35 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:37 %m_18 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:38 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:39 %m_19 = add i64 %m_18, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:40 %m_24 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_19, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:41 %zext_ln912 = zext i63 %m_24

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:42 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_19, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split_ifconv:43 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:45 %sub_ln915 = sub i11 24, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:46 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
.split_ifconv:47 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_37, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:48 %p_Result_40 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
.split_ifconv:49 %bitcast_ln734 = bitcast i64 %p_Result_40

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:50 %trunc_ln9 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_19, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:51 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split_ifconv:52 %icmp_ln1506_7 = icmp_eq  i52 %trunc_ln9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_7"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:54 %tmp_6 = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:81 %zext_ln907_3 = zext i32 %tmp_V_15

]]></Node>
<StgValue><ssdm name="zext_ln907_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:87 %add_ln908_3 = add i32 %sub_ln894_3, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:88 %zext_ln908_3 = zext i32 %add_ln908_3

]]></Node>
<StgValue><ssdm name="zext_ln908_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:89 %lshr_ln908_3 = lshr i64 %zext_ln907_3, i64 %zext_ln908_3

]]></Node>
<StgValue><ssdm name="lshr_ln908_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:91 %sub_ln909_3 = sub i32 54, i32 %sub_ln894_3

]]></Node>
<StgValue><ssdm name="sub_ln909_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:92 %zext_ln909_3 = zext i32 %sub_ln909_3

]]></Node>
<StgValue><ssdm name="zext_ln909_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="icmp_ln908_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:93 %shl_ln909_3 = shl i64 %zext_ln907_3, i64 %zext_ln909_3

]]></Node>
<StgValue><ssdm name="shl_ln909_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:95 %m_20 = select i1 %icmp_ln908_3, i64 %lshr_ln908_3, i64 %shl_ln909_3

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:96 %zext_ln911_3 = zext i1 %select_ln908_8

]]></Node>
<StgValue><ssdm name="zext_ln911_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:97 %m_21 = add i64 %m_20, i64 %zext_ln911_3

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:98 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_21, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:99 %zext_ln912_3 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln912_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:100 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_21, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split_ifconv:101 %select_ln893_3 = select i1 %p_Result_35, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:103 %sub_ln915_3 = sub i11 24, i11 %trunc_ln893_3

]]></Node>
<StgValue><ssdm name="sub_ln915_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:104 %add_ln915_3 = add i11 %sub_ln915_3, i11 %select_ln893_3

]]></Node>
<StgValue><ssdm name="add_ln915_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
.split_ifconv:105 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_41, i11 %add_ln915_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:106 %p_Result_44 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_3, i12 %tmp_3, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:108 %trunc_ln1506_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_21, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1506_3"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split_ifconv:109 %icmp_ln1506_8 = icmp_ne  i11 %add_ln915_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506_8"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.split_ifconv:110 %icmp_ln1506_9 = icmp_eq  i52 %trunc_ln1506_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:53 %or_ln1506 = or i1 %icmp_ln1506_7, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:54 %tmp_6 = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:55 %and_ln1506 = and i1 %or_ln1506, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:56 %icmp_ln885 = icmp_ne  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:57 %and_ln1506_7 = and i1 %icmp_ln885, i1 %and_ln1506

]]></Node>
<StgValue><ssdm name="and_ln1506_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:58 %select_ln1506 = select i1 %and_ln1506_7, i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln1506"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split_ifconv:59 %store_ln96 = store i32 %select_ln1506, i6 %output_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split_ifconv:107 %bitcast_ln734_3 = bitcast i64 %p_Result_44

]]></Node>
<StgValue><ssdm name="bitcast_ln734_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:112 %tmp_7 = fcmp_olt  i64 %bitcast_ln734_3, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:111 %or_ln1506_3 = or i1 %icmp_ln1506_9, i1 %icmp_ln1506_8

]]></Node>
<StgValue><ssdm name="or_ln1506_3"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:112 %tmp_7 = fcmp_olt  i64 %bitcast_ln734_3, i64 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:113 %and_ln1506_8 = and i1 %or_ln1506_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln1506_8"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:114 %icmp_ln885_3 = icmp_ne  i32 %p_Val2_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:115 %and_ln1506_9 = and i1 %icmp_ln885_3, i1 %and_ln1506_8

]]></Node>
<StgValue><ssdm name="and_ln1506_9"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:116 %select_ln1506_3 = select i1 %and_ln1506_9, i32 0, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="select_ln1506_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:3 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split_ifconv:117 %store_ln96 = store i32 %select_ln1506_3, i6 %output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:118 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
:0 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
