`timescale 1ns / 1ps

module top_sr04 (
    input clk,
    input reset,
    input btn_R,
    input echo,
    output trigger,
    output [3:0] fnd_com,
    output [7:0] fnd_data
);
    wire w_btn_start;
    wire [8:0] w_distance;

    reg echo_reg, echo_sync;
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            echo_reg  <= 0;
            echo_sync <= 0;
        end else begin
            echo_reg  <= echo;
            echo_sync <= echo_reg;
        end
    end

    btn_debounce U_BD_START (
        .clk  (clk),
        .reset(reset),
        .i_btn(btn_R),
        .o_btn(w_btn_start)
    );

    sr04_controller U_SR04_CNTL (
        .clk(clk),
        .reset(reset),
        .start(w_btn_start),
        .echo(echo),
        .trigger(trigger),
        .distance(w_distance)
    );

    fnd_controller U_FND_CNTL (
        .clk(clk),
        .reset(reset),
        .fnd_in(w_distance),
        .fnd_com(fnd_com),
        .fnd_data(fnd_data)
    );




endmodule
