

================================================================
== Vitis HLS Report for 'decision_function_30'
================================================================
* Date:           Tue Mar 11 16:22:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_63 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1012 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read911 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read810 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read79 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read68 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read46 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read35 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read24 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read13 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_63, i18 3517" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_845 = icmp_slt  i18 %p_read35, i18 3827" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_845' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_846 = icmp_slt  i18 %p_read810, i18 1735" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_846' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_847 = icmp_slt  i18 %p_read, i18 2815" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_847' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_848 = icmp_slt  i18 %p_read_63, i18 2534" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_848' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read911, i32 17" [firmware/BDT.h:86]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_850 = icmp_slt  i18 %p_read57, i18 261623" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_850' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_851 = icmp_slt  i18 %p_read46, i18 2203" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_851' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_852 = icmp_slt  i18 %p_read24, i18 2709" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_852' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_853 = icmp_slt  i18 %p_read57, i18 261936" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_853' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_854 = icmp_slt  i18 %p_read13, i18 832" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_854' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_855 = icmp_slt  i18 %p_read810, i18 290" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_855' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_856 = icmp_slt  i18 %p_read68, i18 261530" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_856' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_857 = icmp_slt  i18 %p_read35, i18 261976" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_857' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_858 = icmp_slt  i18 %p_read79, i18 261720" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_858' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_859 = icmp_slt  i18 %p_read35, i18 3185" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_859' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_860 = icmp_slt  i18 %p_read35, i18 3838" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_860' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_861 = icmp_slt  i18 %p_read1012, i18 1170" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_861' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_862 = icmp_slt  i18 %p_read911, i18 557" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_862' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_863 = icmp_slt  i18 %p_read13, i18 843" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_863' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_864 = icmp_slt  i18 %p_read46, i18 2234" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_864' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_865 = icmp_slt  i18 %p_read1012, i18 262133" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_865' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 43 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_408 = xor i1 %icmp_ln86_845, i1 1" [firmware/BDT.h:104]   --->   Operation 44 'xor' 'xor_ln104_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_408" [firmware/BDT.h:104]   --->   Operation 45 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_845, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102_817 = and i1 %icmp_ln86_846, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_817' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_409 = xor i1 %icmp_ln86_846, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_167 = and i1 %xor_ln104, i1 %xor_ln104_409" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_818 = and i1 %icmp_ln86_847, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_818' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_819 = and i1 %icmp_ln86_848, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_819' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_169)   --->   "%xor_ln104_411 = xor i1 %icmp_ln86_848, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_169 = and i1 %and_ln104, i1 %xor_ln104_411" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_820 = and i1 %tmp_2, i1 %and_ln102_817" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_820' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_170)   --->   "%xor_ln104_412 = xor i1 %tmp_2, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_170 = and i1 %and_ln102_817, i1 %xor_ln104_412" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_170' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_821 = and i1 %icmp_ln86_850, i1 %and_ln102_818" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_821' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_823 = and i1 %icmp_ln86_852, i1 %and_ln102_819" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_171)   --->   "%xor_ln104_415 = xor i1 %icmp_ln86_852, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_171 = and i1 %and_ln102_819, i1 %xor_ln104_415" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_777)   --->   "%and_ln102_825 = and i1 %icmp_ln86_854, i1 %and_ln102_820" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_172)   --->   "%xor_ln104_417 = xor i1 %icmp_ln86_854, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_172 = and i1 %and_ln102_820, i1 %xor_ln104_417" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_167, i1 %and_ln102_823" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_777 = or i1 %or_ln117, i1 %and_ln102_825" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117_777' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_168)   --->   "%xor_ln104_410 = xor i1 %icmp_ln86_847, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_168 = and i1 %and_ln102, i1 %xor_ln104_410" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_824)   --->   "%xor_ln104_413 = xor i1 %icmp_ln86_850, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_822 = and i1 %icmp_ln86_851, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_822' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_822)   --->   "%and_ln102_827 = and i1 %icmp_ln86_856, i1 %and_ln102_821" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_824)   --->   "%and_ln102_837 = and i1 %icmp_ln86_857, i1 %xor_ln104_413" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_824)   --->   "%and_ln102_828 = and i1 %and_ln102_837, i1 %and_ln102_818" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_820)   --->   "%or_ln117_798 = or i1 %icmp_ln86, i1 %icmp_ln86_846" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_798' <Predicate = (or_ln117 & or_ln117_777)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_820)   --->   "%zext_ln117 = zext i1 %or_ln117_798" [firmware/BDT.h:117]   --->   Operation 74 'zext' 'zext_ln117' <Predicate = (or_ln117 & or_ln117_777)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_820)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117' <Predicate = (or_ln117_777)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_822)   --->   "%or_ln117_778 = or i1 %or_ln117_777, i1 %and_ln102_827" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_820 = select i1 %or_ln117_777, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_820' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_822)   --->   "%zext_ln117_91 = zext i2 %select_ln117_820" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_779 = or i1 %or_ln117_777, i1 %and_ln102_821" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_779' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_822)   --->   "%select_ln117_821 = select i1 %or_ln117_778, i3 %zext_ln117_91, i3 4" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_821' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_824)   --->   "%or_ln117_780 = or i1 %or_ln117_779, i1 %and_ln102_828" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_822 = select i1 %or_ln117_779, i3 %select_ln117_821, i3 5" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_822' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_781 = or i1 %or_ln117_777, i1 %and_ln102_818" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_781' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_824)   --->   "%select_ln117_823 = select i1 %or_ln117_780, i3 %select_ln117_822, i3 6" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_823' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_824 = select i1 %or_ln117_781, i3 %select_ln117_823, i3 7" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_824' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_783 = or i1 %or_ln117_781, i1 %and_ln102_822" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_783' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_785 = or i1 %or_ln117_777, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_785' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_828)   --->   "%xor_ln104_414 = xor i1 %icmp_ln86_851, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_414' <Predicate = (or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_824 = and i1 %icmp_ln86_853, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_824' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_826)   --->   "%and_ln102_829 = and i1 %icmp_ln86_858, i1 %and_ln102_822" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_829' <Predicate = (or_ln117_783 & or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_828)   --->   "%and_ln102_838 = and i1 %icmp_ln86_859, i1 %xor_ln104_414" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_838' <Predicate = (or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_828)   --->   "%and_ln102_830 = and i1 %and_ln102_838, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_830' <Predicate = (or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_830)   --->   "%and_ln102_831 = and i1 %icmp_ln86_860, i1 %and_ln104_171" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_826)   --->   "%or_ln117_782 = or i1 %or_ln117_781, i1 %and_ln102_829" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_782' <Predicate = (or_ln117_783 & or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_826)   --->   "%zext_ln117_92 = zext i3 %select_ln117_824" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_92' <Predicate = (or_ln117_783 & or_ln117_785)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_826)   --->   "%select_ln117_825 = select i1 %or_ln117_782, i4 %zext_ln117_92, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_825' <Predicate = (or_ln117_783 & or_ln117_785)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_828)   --->   "%or_ln117_784 = or i1 %or_ln117_783, i1 %and_ln102_830" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_784' <Predicate = (or_ln117_785)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_826 = select i1 %or_ln117_783, i4 %select_ln117_825, i4 9" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_826' <Predicate = (or_ln117_785)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_828)   --->   "%select_ln117_827 = select i1 %or_ln117_784, i4 %select_ln117_826, i4 10" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_827' <Predicate = (or_ln117_785)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_830)   --->   "%or_ln117_786 = or i1 %or_ln117_785, i1 %and_ln102_831" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_828 = select i1 %or_ln117_785, i4 %select_ln117_827, i4 11" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_828' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_787 = or i1 %or_ln117_785, i1 %and_ln104_171" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_787' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_830)   --->   "%select_ln117_829 = select i1 %or_ln117_786, i4 %select_ln117_828, i4 12" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_830 = select i1 %or_ln117_787, i4 %select_ln117_829, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_830' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_789 = or i1 %or_ln117_787, i1 %and_ln102_824" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_789' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%xor_ln104_416 = xor i1 %icmp_ln86_853, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_832)   --->   "%and_ln102_832 = and i1 %icmp_ln86_861, i1 %and_ln102_824" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_832' <Predicate = (or_ln117_789)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%and_ln102_839 = and i1 %icmp_ln86_862, i1 %xor_ln104_416" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%and_ln102_833 = and i1 %and_ln102_839, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%and_ln102_834 = and i1 %icmp_ln86_863, i1 %and_ln104_172" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_832)   --->   "%or_ln117_788 = or i1 %or_ln117_787, i1 %and_ln102_832" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_788' <Predicate = (or_ln117_789)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_832)   --->   "%select_ln117_831 = select i1 %or_ln117_788, i4 %select_ln117_830, i4 14" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_831' <Predicate = (or_ln117_789)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%or_ln117_790 = or i1 %or_ln117_789, i1 %and_ln102_833" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_832 = select i1 %or_ln117_789, i4 %select_ln117_831, i4 15" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_832' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%zext_ln117_93 = zext i4 %select_ln117_832" [firmware/BDT.h:117]   --->   Operation 115 'zext' 'zext_ln117_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_791 = or i1 %or_ln117_787, i1 %and_ln104_169" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_791' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_834)   --->   "%select_ln117_833 = select i1 %or_ln117_790, i5 %zext_ln117_93, i5 16" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_833' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%or_ln117_792 = or i1 %or_ln117_791, i1 %and_ln102_834" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_834 = select i1 %or_ln117_791, i5 %select_ln117_833, i5 17" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_834' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_793 = or i1 %or_ln117_791, i1 %and_ln104_172" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_793' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_836)   --->   "%select_ln117_835 = select i1 %or_ln117_792, i5 %select_ln117_834, i5 18" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_836 = select i1 %or_ln117_793, i5 %select_ln117_835, i5 19" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_836' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 123 [1/1] (0.97ns)   --->   "%and_ln102_826 = and i1 %icmp_ln86_855, i1 %and_ln104_170" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_826' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_838)   --->   "%and_ln102_835 = and i1 %icmp_ln86_864, i1 %and_ln102_826" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_838)   --->   "%or_ln117_794 = or i1 %or_ln117_793, i1 %and_ln102_835" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_795 = or i1 %or_ln117_793, i1 %and_ln102_826" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_795' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_838)   --->   "%select_ln117_837 = select i1 %or_ln117_794, i5 %select_ln117_836, i5 20" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_837' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_838 = select i1 %or_ln117_795, i5 %select_ln117_837, i5 21" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_838' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_418 = xor i1 %icmp_ln86_855, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_840 = and i1 %icmp_ln86_865, i1 %xor_ln104_418" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_836 = and i1 %and_ln102_840, i1 %and_ln104_170" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_796 = or i1 %or_ln117_795, i1 %and_ln102_836" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_839 = select i1 %or_ln117_796, i5 %select_ln117_838, i5 22" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_839' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.23i13.i13.i5, i5 0, i13 750, i5 1, i13 1196, i5 2, i13 7611, i5 3, i13 8187, i5 4, i13 8130, i5 5, i13 8191, i5 6, i13 34, i5 7, i13 844, i5 8, i13 7978, i5 9, i13 156, i5 10, i13 7973, i5 11, i13 831, i5 12, i13 7933, i5 13, i13 581, i5 14, i13 2940, i5 15, i13 734, i5 16, i13 8017, i5 17, i13 726, i5 18, i13 7700, i5 19, i13 1276, i5 20, i13 7864, i5 21, i13 8108, i5 22, i13 7683, i13 0, i5 %select_ln117_839" [firmware/BDT.h:118]   --->   Operation 134 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 135 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_797 = or i1 %or_ln117_793, i1 %and_ln104_170" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_797, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 137 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 138 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_63', firmware/BDT.h:86) on port 'p_read11' (firmware/BDT.h:86) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [26]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [48]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [49]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_818', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_821', firmware/BDT.h:102) [64]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_798', firmware/BDT.h:117) [93]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [96]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_820', firmware/BDT.h:117) [98]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_821', firmware/BDT.h:117) [101]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_822', firmware/BDT.h:117) [103]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_823', firmware/BDT.h:117) [105]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_824', firmware/BDT.h:117) [107]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_829', firmware/BDT.h:102) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_782', firmware/BDT.h:117) [106]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_825', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_826', firmware/BDT.h:117) [112]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_827', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_828', firmware/BDT.h:117) [116]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_829', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_830', firmware/BDT.h:117) [120]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_832', firmware/BDT.h:102) [85]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_788', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_831', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_832', firmware/BDT.h:117) [124]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_833', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_834', firmware/BDT.h:117) [129]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_835', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_836', firmware/BDT.h:117) [133]  (1.215 ns)

 <State 6>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_826', firmware/BDT.h:102) [76]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_795', firmware/BDT.h:117) [134]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_838', firmware/BDT.h:117) [137]  (1.215 ns)

 <State 7>: 3.201ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_418', firmware/BDT.h:104) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_840', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_836', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_796', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_839', firmware/BDT.h:117) [139]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [140]  (3.201 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_797', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [141]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
