
*** Running vivado
    with args -log PLL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PLL.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PLL.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 309.633 ; gain = 99.406
INFO: [Synth 8-638] synthesizing module 'PLL' [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.v:70]
INFO: [Synth 8-638] synthesizing module 'PLL_clk_wiz' [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [E:/Softwares/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'PLL_clk_wiz' (4#1) [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'PLL' (5#1) [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 347.914 ; gain = 137.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 347.914 ; gain = 137.688
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 555.742 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 555.742 ; gain = 345.516
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 555.742 ; gain = 345.516
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 555.742 ; gain = 345.516
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 555.742 ; gain = 345.516
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 555.742 ; gain = 345.516
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 573.715 ; gain = 363.488
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 573.715 ; gain = 363.488
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 583.398 ; gain = 373.172
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 960.367 ; gain = 352.156
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 960.367 ; gain = 729.035
