memory[0]=8454159
memory[1]=8519696
memory[2]=8585233
memory[3]=8650770
memory[4]=17432585
memory[5]=29360128
memory[6]=29360128
memory[7]=29360128
memory[8]=786433
memory[9]=1245186
memory[10]=16842745
memory[11]=29360128
memory[12]=29360128
memory[13]=29360128
memory[14]=25165824
memory[15]=1
memory[16]=2
memory[17]=3
memory[18]=4
19 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 15
		instrMem[ 1 ] lw 0 2 16
		instrMem[ 2 ] lw 0 3 17
		instrMem[ 3 ] lw 0 4 18
		instrMem[ 4 ] beq 1 2 9
		instrMem[ 5 ] noop 0 0 0
		instrMem[ 6 ] noop 0 0 0
		instrMem[ 7 ] noop 0 0 0
		instrMem[ 8 ] add 1 4 1
		instrMem[ 9 ] add 2 3 2
		instrMem[ 10 ] beq 0 0 65529
		instrMem[ 11 ] noop 0 0 0
		instrMem[ 12 ] noop 0 0 0
		instrMem[ 13 ] noop 0 0 0
		instrMem[ 14 ] halt 0 0 0
		instrMem[ 15 ] add 0 0 1
		instrMem[ 16 ] add 0 0 2
		instrMem[ 17 ] add 0 0 3
		instrMem[ 18 ] add 0 0 4

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 15
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 16
		pcPlus1 2
	IDEX:
		instruction lw 0 1 15
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 15
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 3 17
		pcPlus1 3
	IDEX:
		instruction lw 0 2 16
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 16
	EXMEM:
		instruction lw 0 1 15
		branchTarget 16
		aluResult 15
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 4 18
		pcPlus1 4
	IDEX:
		instruction lw 0 3 17
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 17
	EXMEM:
		instruction lw 0 2 16
		branchTarget 18
		aluResult 16
		readRegB 0
	MEMWB:
		instruction lw 0 1 15
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 1 2 9
		pcPlus1 5
	IDEX:
		instruction lw 0 4 18
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 18
	EXMEM:
		instruction lw 0 3 17
		branchTarget 20
		aluResult 17
		readRegB 0
	MEMWB:
		instruction lw 0 2 16
		writeData 2
	WBEND:
		instruction lw 0 1 15
		writeData 1

@@@
state before cycle 6 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction beq 1 2 9
		pcPlus1 5
		readRegA 1
		readRegB 0
		offset 9
	EXMEM:
		instruction lw 0 4 18
		branchTarget 22
		aluResult 18
		readRegB 0
	MEMWB:
		instruction lw 0 3 17
		writeData 3
	WBEND:
		instruction lw 0 2 16
		writeData 2

@@@
state before cycle 7 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 1 2 9
		branchTarget 14
		aluResult -1
		readRegB 0
	MEMWB:
		instruction lw 0 4 18
		writeData 4
	WBEND:
		instruction lw 0 3 17
		writeData 3

@@@
state before cycle 8 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 8
	IDEX:
		instruction noop 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult -1
		readRegB 0
	MEMWB:
		instruction beq 1 2 9
		writeData 4
	WBEND:
		instruction lw 0 4 18
		writeData 4

@@@
state before cycle 9 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 4 1
		pcPlus1 9
	IDEX:
		instruction noop 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 7
		aluResult -1
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction beq 1 2 9
		writeData 4

@@@
state before cycle 10 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 3 2
		pcPlus1 10
	IDEX:
		instruction add 1 4 1
		pcPlus1 9
		readRegA 1
		readRegB 4
		offset 1
	EXMEM:
		instruction noop 0 0 0
		branchTarget 8
		aluResult -1
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 11 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 0 0 65529
		pcPlus1 11
	IDEX:
		instruction add 2 3 2
		pcPlus1 10
		readRegA 2
		readRegB 3
		offset 2
	EXMEM:
		instruction add 1 4 1
		branchTarget 10
		aluResult 5
		readRegB 4
	MEMWB:
		instruction noop 0 0 0
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 12 starts
	pc 12
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 12
	IDEX:
		instruction beq 0 0 65529
		pcPlus1 11
		readRegA 0
		readRegB 0
		offset -7
	EXMEM:
		instruction add 2 3 2
		branchTarget 12
		aluResult 5
		readRegB 3
	MEMWB:
		instruction add 1 4 1
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 4

@@@
state before cycle 13 starts
	pc 13
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 13
	IDEX:
		instruction noop 0 0 0
		pcPlus1 12
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 0 0 65529
		branchTarget 4
		aluResult 0
		readRegB 0
	MEMWB:
		instruction add 2 3 2
		writeData 5
	WBEND:
		instruction add 1 4 1
		writeData 5

@@@
state before cycle 14 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 0 0 65529
		writeData 5
	WBEND:
		instruction add 2 3 2
		writeData 5

@@@
state before cycle 15 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction beq 1 2 9
		pcPlus1 5
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction beq 0 0 65529
		writeData 5

@@@
state before cycle 16 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction beq 1 2 9
		pcPlus1 5
		readRegA 5
		readRegB 5
		offset 9
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 17 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction beq 1 2 9
		branchTarget 14
		aluResult 0
		readRegB 5
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 18 starts
	pc 14
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction beq 1 2 9
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 19 starts
	pc 15
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 15
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction beq 1 2 9
		writeData 5

@@@
state before cycle 20 starts
	pc 16
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 16
	IDEX:
		instruction halt 0 0 0
		pcPlus1 15
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 21 starts
	pc 17
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 2
		pcPlus1 17
	IDEX:
		instruction add 0 0 1
		pcPlus1 16
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction halt 0 0 0
		branchTarget 15
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5

@@@
state before cycle 22 starts
	pc 18
	data memory:
		dataMem[ 0 ] 8454159
		dataMem[ 1 ] 8519696
		dataMem[ 2 ] 8585233
		dataMem[ 3 ] 8650770
		dataMem[ 4 ] 17432585
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 29360128
		dataMem[ 7 ] 29360128
		dataMem[ 8 ] 786433
		dataMem[ 9 ] 1245186
		dataMem[ 10 ] 16842745
		dataMem[ 11 ] 29360128
		dataMem[ 12 ] 29360128
		dataMem[ 13 ] 29360128
		dataMem[ 14 ] 25165824
		dataMem[ 15 ] 1
		dataMem[ 16 ] 2
		dataMem[ 17 ] 3
		dataMem[ 18 ] 4
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 5
		reg[ 2 ] 5
		reg[ 3 ] 3
		reg[ 4 ] 4
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 3
		pcPlus1 18
	IDEX:
		instruction add 0 0 2
		pcPlus1 17
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction add 0 0 1
		branchTarget 17
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 5
	WBEND:
		instruction noop 0 0 0
		writeData 5
machine halted
total of 22 cycles executed
