DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "O4CV_tb"
unitName "report_assist"
)
(DmPackageRef
library "std"
unitName "textio"
)
]
instances [
(Instance
name "i_nsk600_top"
duLibraryName "NSK600_lib"
duName "nsk600_top"
elements [
]
mwi 0
uid 370,0
)
(Instance
name "i_v11"
duLibraryName "O4CV_tb"
duName "tb_v11_if"
elements [
]
mwi 0
uid 392,0
)
(Instance
name "i_v24"
duLibraryName "O4CV_tb"
duName "tb_v24_if"
elements [
]
mwi 0
uid 405,0
)
(Instance
name "i_lan"
duLibraryName "O4CV_tb"
duName "tb_lan_if"
elements [
]
mwi 0
uid 418,0
)
(Instance
name "i_g703"
duLibraryName "O4CV_tb"
duName "tb_g703_if"
elements [
]
mwi 0
uid 431,0
)
(Instance
name "i_ofdm"
duLibraryName "O4CV_tb"
duName "tb_ofdmdsp"
elements [
]
mwi 0
uid 444,0
)
(Instance
name "i_sys_in"
duLibraryName "O4CV_tb"
duName "tb_system"
elements [
]
mwi 0
uid 457,0
)
(Instance
name "i_nskdsp"
duLibraryName "O4CV_tb"
duName "tb_nskdsp"
elements [
]
mwi 0
uid 470,0
)
(Instance
name "i_master"
duLibraryName "O4CV_tb"
duName "tb_sport13"
elements [
]
mwi 0
uid 483,0
)
(Instance
name "i_controller"
duLibraryName "O4CV_tb"
duName "tb_controller"
elements [
]
mwi 0
uid 496,0
)
]
embeddedInstances [
(EmbeddedInstance
name "tribus"
number "1"
)
(EmbeddedInstance
name "eb2"
number "3"
)
]
libraryRefs [
"ieee"
"O4CV_tb"
"std"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_@o4@c@v_top\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_@o4@c@v_top\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_@o4@c@v_top"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_O4CV_top"
)
(vvPair
variable "date"
value "2011-07-04"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "tb_O4CV_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "O4CV_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/O4CV_tb/work"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "tb_O4CV_top"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_@o4@c@v_top\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\O4CV_tb\\hds_vm\\tb_O4CV_top\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:55:42"
)
(vvPair
variable "unit"
value "tb_O4CV_top"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (SaComponent
uid 370,0
optionalChildren [
*2 (CptPort
uid 82,0
ps "OnEdgeStrategy"
shape (Triangle
uid 83,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,41000,54375,41750"
)
tg (CPTG
uid 84,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85,0
ro 270
va (VaSet
)
xt "53500,38300,54500,40000"
st "txd1"
blo "54300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "txd1"
t "std_logic"
o 33
suid 1,0
)
)
)
*3 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Triangle
uid 87,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46625,41000,47375,41750"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89,0
ro 270
va (VaSet
)
xt "46500,38300,47500,40000"
st "txd2"
blo "47300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "txd2"
t "std_logic"
o 34
suid 2,0
)
)
)
*4 (CptPort
uid 90,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,41000,40375,41750"
)
tg (CPTG
uid 92,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93,0
ro 270
va (VaSet
)
xt "39500,38300,40500,40000"
st "txd3"
blo "40300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "txd3"
t "std_logic"
o 35
suid 3,0
)
)
)
*5 (CptPort
uid 94,0
ps "OnEdgeStrategy"
shape (Triangle
uid 95,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,41000,33375,41750"
)
tg (CPTG
uid 96,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 97,0
ro 270
va (VaSet
)
xt "32500,38300,33500,40000"
st "txd4"
blo "33300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "txd4"
t "std_logic"
o 36
suid 4,0
)
)
)
*6 (CptPort
uid 106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 107,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52625,41000,53375,41750"
)
tg (CPTG
uid 108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 109,0
ro 270
va (VaSet
)
xt "52500,38300,53500,40000"
st "rts1"
blo "53300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "rts1"
t "std_logic"
o 20
suid 7,0
)
)
)
*7 (CptPort
uid 110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 111,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,41000,46375,41750"
)
tg (CPTG
uid 112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 113,0
ro 270
va (VaSet
)
xt "45500,38300,46500,40000"
st "rts2"
blo "46300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "rts2"
t "std_logic"
o 21
suid 8,0
)
)
)
*8 (CptPort
uid 114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 115,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,41000,39375,41750"
)
tg (CPTG
uid 116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 117,0
ro 270
va (VaSet
)
xt "38500,38300,39500,40000"
st "rts3"
blo "39300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "rts3"
t "std_logic"
o 22
suid 9,0
)
)
)
*9 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,41000,32375,41750"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 121,0
ro 270
va (VaSet
)
xt "31500,38300,32500,40000"
st "rts4"
blo "32300,40000"
)
)
thePort (LogicalPort
decl (Decl
n "rts4"
t "std_logic"
o 23
suid 10,0
)
)
)
*10 (CptPort
uid 130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 131,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,41000,57375,41750"
)
tg (CPTG
uid 132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 133,0
ro 270
va (VaSet
)
xt "56500,38200,57500,40000"
st "cts1"
blo "57300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts1"
t "std_logic"
o 54
suid 13,0
)
)
)
*11 (CptPort
uid 134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 135,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49625,41000,50375,41750"
)
tg (CPTG
uid 136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 137,0
ro 270
va (VaSet
)
xt "49500,38200,50500,40000"
st "cts2"
blo "50300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts2"
t "std_logic"
o 55
suid 14,0
)
)
)
*12 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,41000,43375,41750"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 141,0
ro 270
va (VaSet
)
xt "42500,38200,43500,40000"
st "cts3"
blo "43300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts3"
t "std_logic"
o 56
suid 15,0
)
)
)
*13 (CptPort
uid 142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 143,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35625,41000,36375,41750"
)
tg (CPTG
uid 144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 145,0
ro 270
va (VaSet
)
xt "35500,38200,36500,40000"
st "cts4"
blo "36300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts4"
t "std_logic"
o 57
suid 16,0
)
)
)
*14 (CptPort
uid 154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55625,41000,56375,41750"
)
tg (CPTG
uid 156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 157,0
ro 270
va (VaSet
)
xt "55500,38000,56500,40000"
st "dcd1"
blo "56300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd1"
t "std_logic"
o 58
suid 19,0
)
)
)
*15 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48625,41000,49375,41750"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161,0
ro 270
va (VaSet
)
xt "48500,38000,49500,40000"
st "dcd2"
blo "49300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd2"
t "std_logic"
o 59
suid 20,0
)
)
)
*16 (CptPort
uid 162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 163,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,41000,42375,41750"
)
tg (CPTG
uid 164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 165,0
ro 270
va (VaSet
)
xt "41500,38000,42500,40000"
st "dcd3"
blo "42300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd3"
t "std_logic"
o 60
suid 21,0
)
)
)
*17 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,41000,35375,41750"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 169,0
ro 270
va (VaSet
)
xt "34500,38000,35500,40000"
st "dcd4"
blo "35300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd4"
t "std_logic"
o 61
suid 22,0
)
)
)
*18 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57625,41000,58375,41750"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 181,0
ro 270
va (VaSet
)
xt "57500,38200,58500,40000"
st "rxd1"
blo "58300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd1"
t "std_logic"
o 72
suid 25,0
)
)
)
*19 (CptPort
uid 182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 183,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,41000,51375,41750"
)
tg (CPTG
uid 184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 185,0
ro 270
va (VaSet
)
xt "50500,38200,51500,40000"
st "rxd2"
blo "51300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd2"
t "std_logic"
o 73
suid 26,0
)
)
)
*20 (CptPort
uid 186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 187,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,41000,44375,41750"
)
tg (CPTG
uid 188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 189,0
ro 270
va (VaSet
)
xt "43500,38200,44500,40000"
st "rxd3"
blo "44300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd3"
t "std_logic"
o 74
suid 27,0
)
)
)
*21 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,41000,37375,41750"
)
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 193,0
ro 270
va (VaSet
)
xt "36500,38200,37500,40000"
st "rxd4"
blo "37300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd4"
t "std_logic"
o 75
suid 28,0
)
)
)
*22 (CptPort
uid 202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 203,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49625,8250,50375,9000"
)
tg (CPTG
uid 204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 205,0
ro 270
va (VaSet
)
xt "49500,10000,50500,12100"
st "clk32"
ju 2
blo "50300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "clk32"
t "std_logic"
o 13
suid 31,0
)
)
)
*23 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,9625,14000,10375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "15000,9500,17000,10500"
st "cs_n"
blo "15000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "cs_n"
t "std_logic"
o 14
suid 32,0
)
)
)
*24 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,10625,14000,11375"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
)
xt "15000,10500,16900,11500"
st "rd_n"
blo "15000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_n"
t "std_logic"
o 19
suid 33,0
)
)
)
*25 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,11625,14000,12375"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
)
xt "15000,11500,17000,12500"
st "wr_n"
blo "15000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_n"
t "std_logic"
o 37
suid 34,0
)
)
)
*26 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,22625,59750,23375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
)
xt "56800,22500,58000,23500"
st "c1"
ju 2
blo "58000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "c1"
t "std_logic"
o 11
suid 35,0
)
)
)
*27 (CptPort
uid 222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,16625,59750,17375"
)
tg (CPTG
uid 224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 225,0
va (VaSet
)
xt "56800,16500,58000,17500"
st "c2"
ju 2
blo "58000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "c2"
t "std_logic"
o 12
suid 36,0
)
)
)
*28 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,23625,59750,24375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "57000,23500,58000,24500"
st "i1"
ju 2
blo "58000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i1"
t "std_logic"
o 62
suid 37,0
)
)
)
*29 (CptPort
uid 230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,17625,59750,18375"
)
tg (CPTG
uid 232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 233,0
va (VaSet
)
xt "57000,17500,58000,18500"
st "i2"
ju 2
blo "58000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2"
t "std_logic"
o 63
suid 38,0
)
)
)
*30 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Diamond
uid 235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,13625,14000,14375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "15000,13500,20900,14500"
st "nsk_data : (7:0)"
blo "15000,14300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 39,0
)
)
)
*31 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,19625,59750,20375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
)
xt "56900,19500,58000,20500"
st "r1"
ju 2
blo "58000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r1"
t "std_logic"
o 66
suid 40,0
)
)
)
*32 (CptPort
uid 242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,13625,59750,14375"
)
tg (CPTG
uid 244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 245,0
va (VaSet
)
xt "56900,13500,58000,14500"
st "r2"
ju 2
blo "58000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r2"
t "std_logic"
o 67
suid 41,0
)
)
)
*33 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54625,41000,55375,41750"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 249,0
ro 270
va (VaSet
)
xt "54500,38200,55500,40000"
st "rxc1"
blo "55300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc1"
t "std_logic"
o 68
suid 42,0
)
)
)
*34 (CptPort
uid 250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 251,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,41000,48375,41750"
)
tg (CPTG
uid 252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 253,0
ro 270
va (VaSet
)
xt "47500,38200,48500,40000"
st "rxc2"
blo "48300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc2"
t "std_logic"
o 69
suid 43,0
)
)
)
*35 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,41000,41375,41750"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 257,0
ro 270
va (VaSet
)
xt "40500,38200,41500,40000"
st "rxc3"
blo "41300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc3"
t "std_logic"
o 70
suid 44,0
)
)
)
*36 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,41000,34375,41750"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
ro 270
va (VaSet
)
xt "33500,38200,34500,40000"
st "rxc4"
blo "34300,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc4"
t "std_logic"
o 71
suid 45,0
)
)
)
*37 (CptPort
uid 270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,21625,59750,22375"
)
tg (CPTG
uid 272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "56800,21500,58000,22500"
st "s1"
ju 2
blo "58000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s1"
t "std_logic"
o 76
suid 48,0
)
)
)
*38 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,15625,59750,16375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "56800,15500,58000,16500"
st "s2"
ju 2
blo "58000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s2"
t "std_logic"
o 77
suid 49,0
)
)
)
*39 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,20625,59750,21375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "57000,20500,58000,21500"
st "t1"
ju 2
blo "58000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "t1"
t "std_logic"
o 28
suid 51,0
)
)
)
*40 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,14625,59750,15375"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
)
xt "57000,14500,58000,15500"
st "t2"
ju 2
blo "58000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "t2"
t "std_logic"
o 29
suid 52,0
)
)
)
*41 (CptPort
uid 290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 291,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48625,8250,49375,9000"
)
tg (CPTG
uid 292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 293,0
ro 270
va (VaSet
)
xt "48500,9000,49500,14200"
st "fpga_reset_n"
ju 2
blo "49300,9000"
)
)
thePort (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 15
suid 53,0
)
)
)
*42 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,22625,14000,23375"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
)
xt "15000,22500,18300,23500"
st "sport0_d"
blo "15000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_d"
t "std_logic"
o 78
suid 54,0
)
)
)
*43 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,24625,14000,25375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "15000,24500,19600,25500"
st "sport0_sclk"
blo "15000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport0_sclk"
t "std_logic"
o 79
suid 55,0
)
)
)
*44 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,21625,14000,22375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "15000,21500,18300,22500"
st "sport2_d"
blo "15000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "sport2_d"
t "std_logic"
o 27
suid 56,0
)
)
)
*45 (CptPort
uid 306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,23625,14000,24375"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 309,0
va (VaSet
)
xt "15000,23500,19600,24500"
st "sport2_sclk"
blo "15000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sport2_sclk"
t "std_logic"
o 80
suid 57,0
)
)
)
*46 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,19625,14000,20375"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
)
xt "15000,19500,16600,20500"
st "con"
blo "15000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "con"
t "std_logic"
o 53
suid 63,0
)
)
)
*47 (CptPort
uid 334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,20625,14000,21375"
)
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337,0
va (VaSet
)
xt "15000,20500,16400,21500"
st "ind"
blo "15000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ind"
t "std_logic"
o 16
suid 64,0
)
)
)
*48 (CptPort
uid 342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,12625,14000,13375"
)
tg (CPTG
uid 344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "15000,12500,21000,13500"
st "nsk_adr : (11:0)"
blo "15000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 17
suid 66,0
)
)
)
*49 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55625,8250,56375,9000"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 353,0
ro 270
va (VaSet
)
xt "55500,9000,56500,13400"
st "leds : (4:0)"
ju 2
blo "56300,9000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 64
suid 68,0
)
)
)
*50 (CptPort
uid 354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 355,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52625,8250,53375,9000"
)
tg (CPTG
uid 356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 357,0
ro 270
va (VaSet
)
xt "52500,9000,53500,12200"
st "otr_long"
ju 2
blo "53300,9000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "otr_long"
t "std_logic"
o 65
suid 69,0
)
)
)
*51 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51625,8250,52375,9000"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 361,0
ro 270
va (VaSet
)
xt "51500,10000,52500,11300"
st "otr"
ju 2
blo "52300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "otr"
t "std_logic"
o 18
suid 70,0
)
)
)
*52 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,8250,24375,9000"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 585,0
ro 270
va (VaSet
)
xt "23500,9000,24500,11600"
st "tdm_fs"
ju 2
blo "24300,9000"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_fs"
t "std_logic"
o 30
suid 2074,0
)
)
)
*53 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,8250,27375,9000"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 589,0
ro 270
va (VaSet
)
xt "26500,9000,27500,12000"
st "tdm_rxd"
ju 2
blo "27300,9000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_rxd"
t "std_logic"
o 81
suid 2076,0
)
)
)
*54 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,8250,28375,9000"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 593,0
ro 270
va (VaSet
)
xt "27500,9000,28500,11900"
st "tdm_txd"
ju 2
blo "28300,9000"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_txd"
t "std_logic"
o 31
suid 2075,0
)
)
)
*55 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,8250,26375,9000"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
ro 270
va (VaSet
)
xt "25500,9000,26500,12600"
st "tdm_wr_n"
ju 2
blo "26300,9000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 82
suid 2073,0
)
)
)
*56 (CptPort
uid 26113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26114,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,8250,54375,9000"
)
tg (CPTG
uid 26115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26116,0
ro 270
va (VaSet
)
xt "53500,9000,54500,14800"
st "tpads_in : (3:0)"
ju 2
blo "54300,9000"
)
)
thePort (LogicalPort
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 2078,0
)
)
)
*57 (CptPort
uid 26117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26118,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54625,8250,55375,9000"
)
tg (CPTG
uid 26119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26120,0
ro 270
va (VaSet
)
xt "54500,9000,55500,15200"
st "tpads_out : (7:0)"
ju 2
blo "55300,9000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 83
suid 2077,0
)
)
)
*58 (CptPort
uid 76482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76483,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,8250,46375,9000"
)
tg (CPTG
uid 76484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76485,0
ro 270
va (VaSet
)
xt "45500,10000,46500,15100"
st "ETH_ALARM"
ju 2
blo "46300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 3
suid 2156,0
)
)
)
*59 (CptPort
uid 76486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76487,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,8250,39375,9000"
)
tg (CPTG
uid 76488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76489,0
ro 270
va (VaSet
)
xt "38500,10000,39500,14200"
st "ETH_DCD"
ju 2
blo "39300,10000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_DCD"
t "std_logic"
o 42
suid 2159,0
)
)
)
*60 (CptPort
uid 76490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76491,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,8250,45375,9000"
)
tg (CPTG
uid 76492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76493,0
ro 270
va (VaSet
)
xt "44500,10000,45500,16700"
st "ETH_LIFE_SIGN"
ju 2
blo "45300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 4
suid 2155,0
)
)
)
*61 (CptPort
uid 76494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76495,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,8250,40375,9000"
)
tg (CPTG
uid 76496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76497,0
ro 270
va (VaSet
)
xt "39500,10000,40500,15900"
st "ETH_SSI_CLK"
ju 2
blo "40300,10000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 43
suid 2160,0
)
)
)
*62 (CptPort
uid 76498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76499,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,8250,41375,9000"
)
tg (CPTG
uid 76500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76501,0
ro 270
va (VaSet
)
xt "40500,10000,41500,15900"
st "ETH_SSI_FSP"
ju 2
blo "41300,10000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 44
suid 2153,0
)
)
)
*63 (CptPort
uid 76502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76503,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,8250,42375,9000"
)
tg (CPTG
uid 76504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76505,0
ro 270
va (VaSet
)
xt "41500,10000,42500,16100"
st "ETH_SSI_RXD"
ju 2
blo "42300,10000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 45
suid 2158,0
)
)
)
*64 (CptPort
uid 76506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76507,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,8250,44375,9000"
)
tg (CPTG
uid 76508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76509,0
ro 270
va (VaSet
)
xt "43500,10000,44500,16000"
st "ETH_SSI_TXD"
ju 2
blo "44300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_SSI_TXD"
t "std_logic"
o 5
suid 2154,0
)
)
)
*65 (CptPort
uid 76510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76511,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,8250,43375,9000"
)
tg (CPTG
uid 76512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76513,0
ro 270
va (VaSet
)
xt "42500,10000,43500,16600"
st "ETH_WARNING"
ju 2
blo "43300,10000"
)
)
thePort (LogicalPort
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 6
suid 2157,0
)
)
)
*66 (CptPort
uid 77125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,26625,59750,27375"
)
tg (CPTG
uid 77127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77128,0
va (VaSet
)
xt "55000,26500,58000,27500"
st "DTEN1"
ju 2
blo "58000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 38
suid 2166,0
)
)
)
*67 (CptPort
uid 77129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,27625,59750,28375"
)
tg (CPTG
uid 77131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77132,0
va (VaSet
)
xt "55000,27500,58000,28500"
st "DTEN2"
ju 2
blo "58000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 39
suid 2167,0
)
)
)
*68 (CptPort
uid 77133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,28625,14000,29375"
)
tg (CPTG
uid 77135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77136,0
va (VaSet
)
xt "15000,28500,18000,29500"
st "DTRX1"
blo "15000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 2162,0
)
)
)
*69 (CptPort
uid 77137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,29625,14000,30375"
)
tg (CPTG
uid 77139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77140,0
va (VaSet
)
xt "15000,29500,18000,30500"
st "DTRX2"
blo "15000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 2164,0
)
)
)
*70 (CptPort
uid 77141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,28625,59750,29375"
)
tg (CPTG
uid 77143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77144,0
va (VaSet
)
xt "55100,28500,58000,29500"
st "DTTX1"
ju 2
blo "58000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 40
suid 2163,0
)
)
)
*71 (CptPort
uid 77145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,29625,59750,30375"
)
tg (CPTG
uid 77147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77148,0
va (VaSet
)
xt "55100,29500,58000,30500"
st "DTTX2"
ju 2
blo "58000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 41
suid 2165,0
)
)
)
*72 (CptPort
uid 77149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,30625,59750,31375"
)
tg (CPTG
uid 77151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77152,0
va (VaSet
)
xt "55300,30500,58000,31500"
st "GPIO1"
ju 2
blo "58000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO1"
t "std_logic"
o 46
suid 2168,0
)
)
)
*73 (CptPort
uid 77153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,30625,14000,31375"
)
tg (CPTG
uid 77155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77156,0
va (VaSet
)
xt "15000,30500,18100,31500"
st "GPIO10"
blo "15000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO10"
t "std_logic"
o 7
suid 2173,0
)
)
)
*74 (CptPort
uid 77157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,31625,59750,32375"
)
tg (CPTG
uid 77159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77160,0
va (VaSet
)
xt "54900,31500,58000,32500"
st "GPIO11"
ju 2
blo "58000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO11"
t "std_logic"
o 47
suid 2177,0
)
)
)
*75 (CptPort
uid 77161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,32625,59750,33375"
)
tg (CPTG
uid 77163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77164,0
va (VaSet
)
xt "55300,32500,58000,33500"
st "GPIO2"
ju 2
blo "58000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO2"
t "std_logic"
o 48
suid 2169,0
)
)
)
*76 (CptPort
uid 77165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,33625,59750,34375"
)
tg (CPTG
uid 77167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77168,0
va (VaSet
)
xt "55300,33500,58000,34500"
st "GPIO3"
ju 2
blo "58000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO3"
t "std_logic"
o 49
suid 2170,0
)
)
)
*77 (CptPort
uid 77169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,31625,14000,32375"
)
tg (CPTG
uid 77171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77172,0
va (VaSet
)
xt "15000,31500,17700,32500"
st "GPIO4"
blo "15000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO4"
t "std_logic"
o 8
suid 2171,0
)
)
)
*78 (CptPort
uid 77173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,32625,14000,33375"
)
tg (CPTG
uid 77175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77176,0
va (VaSet
)
xt "15000,32500,17700,33500"
st "GPIO5"
blo "15000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO5"
t "std_logic"
o 9
suid 2172,0
)
)
)
*79 (CptPort
uid 77177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,33625,14000,34375"
)
tg (CPTG
uid 77179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77180,0
va (VaSet
)
xt "15000,33500,17700,34500"
st "GPIO7"
blo "15000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "GPIO7"
t "std_logic"
o 10
suid 2176,0
)
)
)
*80 (CptPort
uid 77181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,34625,59750,35375"
)
tg (CPTG
uid 77183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77184,0
va (VaSet
)
xt "55300,34500,58000,35500"
st "GPIO8"
ju 2
blo "58000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO8"
t "std_logic"
o 50
suid 2175,0
)
)
)
*81 (CptPort
uid 77185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,35625,59750,36375"
)
tg (CPTG
uid 77187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77188,0
va (VaSet
)
xt "55300,35500,58000,36500"
st "GPIO9"
ju 2
blo "58000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "GPIO9"
t "std_logic"
o 51
suid 2174,0
)
)
)
*82 (CptPort
uid 77189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,36625,59750,37375"
)
tg (CPTG
uid 77191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77192,0
va (VaSet
)
xt "53900,36500,58000,37500"
st "MUX_LOS"
ju 2
blo "58000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MUX_LOS"
t "std_logic"
o 52
suid 2161,0
)
)
)
*83 (CptPort
uid 77193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,34625,14000,35375"
)
tg (CPTG
uid 77195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77196,0
va (VaSet
)
xt "15000,34500,22000,35500"
st "ser_bus_clock_out"
blo "15000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 24
suid 2180,0
)
)
)
*84 (CptPort
uid 77197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,35625,14000,36375"
)
tg (CPTG
uid 77199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77200,0
va (VaSet
)
xt "15000,35500,21300,36500"
st "ser_bus_data_in"
blo "15000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 25
suid 2178,0
)
)
)
*85 (CptPort
uid 77201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,36625,14000,37375"
)
tg (CPTG
uid 77203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77204,0
va (VaSet
)
xt "15000,36500,21700,37500"
st "ser_bus_data_out"
blo "15000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 26
suid 2179,0
)
)
)
]
shape (Rectangle
uid 371,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,9000,59000,41000"
)
oxt "16000,37000,58000,57000"
ttg (MlTextGroup
uid 372,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 373,0
va (VaSet
font "Arial,8,1"
)
xt "26400,17000,31400,18000"
st "NSK600_lib"
blo "26400,17800"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 374,0
va (VaSet
font "Arial,8,1"
)
xt "26400,18000,31400,19000"
st "nsk600_top"
blo "26400,18800"
tm "CptNameMgr"
)
*88 (Text
uid 375,0
va (VaSet
font "Arial,8,1"
)
xt "26400,19000,32000,20000"
st "i_nsk600_top"
blo "26400,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 376,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 377,0
text (MLText
uid 378,0
va (VaSet
font "Courier New,8,0"
)
xt "13500,-14200,13500,-14200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 379,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,39250,15750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*89 (Blk
uid 392,0
shape (Rectangle
uid 393,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "62000,13000,68000,25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 394,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 395,0
va (VaSet
font "Arial,8,1"
)
xt "63150,16500,66850,17500"
st "O4CV_tb"
blo "63150,17300"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 396,0
va (VaSet
font "Arial,8,1"
)
xt "63150,17500,66950,18500"
st "tb_v11_if"
blo "63150,18300"
tm "BlkNameMgr"
)
*92 (Text
uid 397,0
va (VaSet
font "Arial,8,1"
)
xt "63150,18500,65450,19500"
st "i_v11"
blo "63150,19300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 398,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 399,0
text (MLText
uid 400,0
va (VaSet
font "Courier New,8,0"
)
xt "62150,26500,62150,26500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 401,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,23250,63750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*93 (Blk
uid 405,0
shape (Rectangle
uid 406,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "16000,48000,59000,52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 407,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 408,0
va (VaSet
font "Arial,8,1"
)
xt "19150,48500,22850,49500"
st "O4CV_tb"
blo "19150,49300"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 409,0
va (VaSet
font "Arial,8,1"
)
xt "19150,49500,22950,50500"
st "tb_v24_if"
blo "19150,50300"
tm "BlkNameMgr"
)
*96 (Text
uid 410,0
va (VaSet
font "Arial,8,1"
)
xt "19150,50500,21450,51500"
st "i_v24"
blo "19150,51300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 411,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 412,0
text (MLText
uid 413,0
va (VaSet
font "Courier New,8,0"
)
xt "19150,58500,19150,58500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 414,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,50250,17750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*97 (Blk
uid 418,0
shape (Rectangle
uid 419,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,-4000,44000,0"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 420,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 421,0
va (VaSet
font "Arial,8,1"
)
xt "40150,-3500,43850,-2500"
st "O4CV_tb"
blo "40150,-2700"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 422,0
va (VaSet
font "Arial,8,1"
)
xt "40150,-2500,43750,-1500"
st "tb_lan_if"
blo "40150,-1700"
tm "BlkNameMgr"
)
*100 (Text
uid 423,0
va (VaSet
font "Arial,8,1"
)
xt "40150,-1500,42250,-500"
st "i_lan"
blo "40150,-700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 424,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 425,0
text (MLText
uid 426,0
va (VaSet
font "Courier New,8,0"
)
xt "39150,6500,39150,6500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 427,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,-1750,39750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*101 (Blk
uid 431,0
shape (Rectangle
uid 432,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "30000,-4000,37000,0"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 433,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 434,0
va (VaSet
font "Arial,8,1"
)
xt "32150,-3500,35850,-2500"
st "O4CV_tb"
blo "32150,-2700"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 435,0
va (VaSet
font "Arial,8,1"
)
xt "32150,-2500,36750,-1500"
st "tb_g703_if"
blo "32150,-1700"
tm "BlkNameMgr"
)
*104 (Text
uid 436,0
va (VaSet
font "Arial,8,1"
)
xt "32150,-1500,34850,-500"
st "i_g703"
blo "32150,-700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 437,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 438,0
text (MLText
uid 439,0
va (VaSet
font "Courier New,8,0"
)
xt "30150,6500,30150,6500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 440,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,-1750,31750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*105 (Blk
uid 444,0
shape (Rectangle
uid 445,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "5000,19000,11000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 447,0
va (VaSet
font "Arial,8,1"
)
xt "6150,20500,9850,21500"
st "O4CV_tb"
blo "6150,21300"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 448,0
va (VaSet
font "Arial,8,1"
)
xt "6150,21500,11550,22500"
st "tb_ofdmdsp"
blo "6150,22300"
tm "BlkNameMgr"
)
*108 (Text
uid 449,0
va (VaSet
font "Arial,8,1"
)
xt "6150,22500,9150,23500"
st "i_ofdm"
blo "6150,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 451,0
text (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "5150,29500,5150,29500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,24250,6750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*109 (Blk
uid 457,0
shape (Rectangle
uid 458,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,-4000,57000,0"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 459,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 460,0
va (VaSet
font "Arial,8,1"
)
xt "47150,-3500,50850,-2500"
st "O4CV_tb"
blo "47150,-2700"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 461,0
va (VaSet
font "Arial,8,1"
)
xt "47150,-2500,51250,-1500"
st "tb_system"
blo "47150,-1700"
tm "BlkNameMgr"
)
*112 (Text
uid 462,0
va (VaSet
font "Arial,8,1"
)
xt "47150,-1500,50350,-500"
st "i_sys_in"
blo "47150,-700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 463,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 464,0
text (MLText
uid 465,0
va (VaSet
font "Courier New,8,0"
)
xt "50150,6500,50150,6500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 466,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,-1750,46750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"otr"
"otr_long"
"leds"
"testcase"
"tb_system_ok"
"reset_n"
"clk_32M"
"tpads_in"
"tpads_out"
]
)
*113 (Blk
uid 470,0
shape (Rectangle
uid 471,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "5000,9000,11000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 472,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 473,0
va (VaSet
font "Arial,8,1"
)
xt "6150,10500,9850,11500"
st "O4CV_tb"
blo "6150,11300"
tm "BdLibraryNameMgr"
)
*115 (Text
uid 474,0
va (VaSet
font "Arial,8,1"
)
xt "6150,11500,10450,12500"
st "tb_nskdsp"
blo "6150,12300"
tm "BlkNameMgr"
)
*116 (Text
uid 475,0
va (VaSet
font "Arial,8,1"
)
xt "6150,12500,9850,13500"
st "i_nskdsp"
blo "6150,13300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 476,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 477,0
text (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "7150,21500,7150,21500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 479,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,14250,6750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"cs_n"
"rd_n"
"wr_n"
"nsk_adr"
"nsk_data"
"tb_nskdsp_ok"
"testcase"
"clk_32M"
]
)
*117 (Blk
uid 483,0
shape (Rectangle
uid 484,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,-4000,29000,0"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 485,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 486,0
va (VaSet
font "Arial,8,1"
)
xt "24150,-3500,27850,-2500"
st "O4CV_tb"
blo "24150,-2700"
tm "BdLibraryNameMgr"
)
*119 (Text
uid 487,0
va (VaSet
font "Arial,8,1"
)
xt "24150,-2500,28950,-1500"
st "tb_sport13"
blo "24150,-1700"
tm "BlkNameMgr"
)
*120 (Text
uid 488,0
va (VaSet
font "Arial,8,1"
)
xt "24150,-1500,27650,-500"
st "i_master"
blo "24150,-700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 489,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 490,0
text (MLText
uid 491,0
va (VaSet
font "Courier New,8,0"
)
xt "24150,3500,24150,3500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 492,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,-1750,23750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"testcase"
"tb_sport13_ok"
"clk_32M"
"tdm_fs"
"tdm_data"
]
)
*121 (Blk
uid 496,0
shape (Rectangle
uid 497,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,-11000,69000,-7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 498,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 499,0
va (VaSet
font "Arial,8,1"
)
xt "10150,-10500,13850,-9500"
st "O4CV_tb"
blo "10150,-9700"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 500,0
va (VaSet
font "Arial,8,1"
)
xt "10150,-9500,15750,-8500"
st "tb_controller"
blo "10150,-8700"
tm "BlkNameMgr"
)
*124 (Text
uid 501,0
va (VaSet
font "Arial,8,1"
)
xt "10150,-8500,15150,-7500"
st "i_controller"
blo "10150,-7700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 502,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 503,0
text (MLText
uid 504,0
va (VaSet
font "Courier New,8,0"
)
xt "10150,-500,10150,-500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 505,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,-8750,3750,-7250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"testcase"
"tb_nskdsp_ok"
"tb_sport13_ok"
"tb_system_ok"
"tb_g703_if_ok"
"tb_lan_if_ok"
"tb_ofdmdsp_ok"
"tb_v24_if_ok"
"tb_v11_if_ok"
]
)
*125 (Net
uid 598,0
decl (Decl
n "tdm_fs"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 599,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,59400,86500,60200"
st "SIGNAL tdm_fs        : std_logic"
)
)
*126 (Net
uid 606,0
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 607,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,61800,86500,62600"
st "SIGNAL tdm_wr_n      : std_logic"
)
)
*127 (Net
uid 614,0
decl (Decl
n "tdm_rxd"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 615,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,60200,86500,61000"
st "SIGNAL tdm_rxd       : std_logic"
)
)
*128 (Net
uid 622,0
decl (Decl
n "tdm_txd"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 623,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,61000,86500,61800"
st "SIGNAL tdm_txd       : std_logic"
)
)
*129 (Net
uid 638,0
decl (Decl
n "cs_n"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 639,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,8200,86500,9000"
st "SIGNAL cs_n          : std_logic"
)
)
*130 (Net
uid 646,0
decl (Decl
n "rd_n"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 647,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,28200,86500,29000"
st "SIGNAL rd_n          : std_logic"
)
)
*131 (Net
uid 654,0
decl (Decl
n "wr_n"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 655,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,71400,86500,72200"
st "SIGNAL wr_n          : std_logic"
)
)
*132 (Net
uid 662,0
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 663,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,24200,96500,25000"
st "SIGNAL nsk_data      : std_logic_vector(7 DOWNTO 0)"
)
)
*133 (Net
uid 670,0
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 671,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,23400,97000,24200"
st "SIGNAL nsk_adr       : std_logic_vector(11 DOWNTO 0)"
)
)
*134 (Net
uid 872,0
decl (Decl
n "los"
t "std_logic"
o 12
suid 24,0
)
declText (MLText
uid 873,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,21800,86500,22600"
st "SIGNAL los           : std_logic"
)
)
*135 (Net
uid 880,0
decl (Decl
n "rx_n"
t "std_logic"
o 13
suid 25,0
)
declText (MLText
uid 881,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,34600,86500,35400"
st "SIGNAL rx_n          : std_logic"
)
)
*136 (Net
uid 888,0
decl (Decl
n "rx_p"
t "std_logic"
o 14
suid 26,0
)
declText (MLText
uid 889,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,35400,86500,36200"
st "SIGNAL rx_p          : std_logic"
)
)
*137 (Net
uid 896,0
decl (Decl
n "tx_n"
t "std_logic"
o 15
suid 27,0
)
declText (MLText
uid 897,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,65000,86500,65800"
st "SIGNAL tx_n          : std_logic"
)
)
*138 (Net
uid 904,0
decl (Decl
n "tx_p"
t "std_logic"
o 16
suid 28,0
)
declText (MLText
uid 905,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,65800,86500,66600"
st "SIGNAL tx_p          : std_logic"
)
)
*139 (Net
uid 912,0
decl (Decl
n "netarm_porta"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 29,0
)
declText (MLText
uid 913,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,22600,96500,23400"
st "SIGNAL netarm_porta  : std_logic_vector(7 DOWNTO 0)"
)
)
*140 (Net
uid 928,0
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 19
suid 31,0
)
declText (MLText
uid 929,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,21000,96500,21800"
st "SIGNAL leds          : std_logic_vector(4 DOWNTO 0)"
)
)
*141 (Net
uid 936,0
decl (Decl
n "otr_long"
t "std_logic"
o 20
suid 32,0
)
declText (MLText
uid 937,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,25800,86500,26600"
st "SIGNAL otr_long      : std_logic"
)
)
*142 (Net
uid 944,0
decl (Decl
n "otr"
t "std_logic"
o 21
suid 33,0
)
declText (MLText
uid 945,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,25000,86500,25800"
st "SIGNAL otr           : std_logic"
)
)
*143 (Net
uid 952,0
decl (Decl
n "c1"
t "std_logic"
o 22
suid 34,0
)
declText (MLText
uid 953,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,5000,86500,5800"
st "SIGNAL c1            : std_logic"
)
)
*144 (Net
uid 960,0
decl (Decl
n "c2"
t "std_logic"
o 23
suid 35,0
)
declText (MLText
uid 961,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,5800,86500,6600"
st "SIGNAL c2            : std_logic"
)
)
*145 (Net
uid 968,0
decl (Decl
n "i1"
t "std_logic"
o 24
suid 36,0
)
declText (MLText
uid 969,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,18600,86500,19400"
st "SIGNAL i1            : std_logic"
)
)
*146 (Net
uid 976,0
decl (Decl
n "i2"
t "std_logic"
o 25
suid 37,0
)
declText (MLText
uid 977,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,19400,86500,20200"
st "SIGNAL i2            : std_logic"
)
)
*147 (Net
uid 984,0
decl (Decl
n "r1"
t "std_logic"
o 26
suid 38,0
)
declText (MLText
uid 985,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,26600,86500,27400"
st "SIGNAL r1            : std_logic"
)
)
*148 (Net
uid 992,0
decl (Decl
n "r2"
t "std_logic"
o 27
suid 39,0
)
declText (MLText
uid 993,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,27400,86500,28200"
st "SIGNAL r2            : std_logic"
)
)
*149 (Net
uid 1000,0
decl (Decl
n "s1"
t "std_logic"
o 28
suid 40,0
)
declText (MLText
uid 1001,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,45800,86500,46600"
st "SIGNAL s1            : std_logic"
)
)
*150 (Net
uid 1008,0
decl (Decl
n "s2"
t "std_logic"
o 29
suid 41,0
)
declText (MLText
uid 1009,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,46600,86500,47400"
st "SIGNAL s2            : std_logic"
)
)
*151 (Net
uid 1016,0
decl (Decl
n "t1"
t "std_logic"
o 30
suid 42,0
)
declText (MLText
uid 1017,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,50600,86500,51400"
st "SIGNAL t1            : std_logic"
)
)
*152 (Net
uid 1024,0
decl (Decl
n "t2"
t "std_logic"
o 31
suid 43,0
)
declText (MLText
uid 1025,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,51400,86500,52200"
st "SIGNAL t2            : std_logic"
)
)
*153 (Net
uid 1032,0
decl (Decl
n "txd1"
t "std_logic"
o 32
suid 44,0
)
declText (MLText
uid 1033,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,66600,86500,67400"
st "SIGNAL txd1          : std_logic"
)
)
*154 (Net
uid 1040,0
decl (Decl
n "txd2"
t "std_logic"
o 33
suid 45,0
)
declText (MLText
uid 1041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,67400,86500,68200"
st "SIGNAL txd2          : std_logic"
)
)
*155 (Net
uid 1048,0
decl (Decl
n "txd3"
t "std_logic"
o 34
suid 46,0
)
declText (MLText
uid 1049,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,68200,86500,69000"
st "SIGNAL txd3          : std_logic"
)
)
*156 (Net
uid 1056,0
decl (Decl
n "txd4"
t "std_logic"
o 35
suid 47,0
)
declText (MLText
uid 1057,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,69000,86500,69800"
st "SIGNAL txd4          : std_logic"
)
)
*157 (Net
uid 1064,0
decl (Decl
n "txd5"
t "std_logic"
o 36
suid 48,0
)
declText (MLText
uid 1065,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,69800,86500,70600"
st "SIGNAL txd5          : std_logic"
)
)
*158 (Net
uid 1072,0
decl (Decl
n "txd6"
t "std_logic"
o 37
suid 49,0
)
declText (MLText
uid 1073,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,70600,86500,71400"
st "SIGNAL txd6          : std_logic"
)
)
*159 (Net
uid 1080,0
decl (Decl
n "rts1"
t "std_logic"
o 38
suid 50,0
)
declText (MLText
uid 1081,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,29800,86500,30600"
st "SIGNAL rts1          : std_logic"
)
)
*160 (Net
uid 1088,0
decl (Decl
n "rts2"
t "std_logic"
o 39
suid 51,0
)
declText (MLText
uid 1089,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,30600,86500,31400"
st "SIGNAL rts2          : std_logic"
)
)
*161 (Net
uid 1096,0
decl (Decl
n "rts3"
t "std_logic"
o 40
suid 52,0
)
declText (MLText
uid 1097,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,31400,86500,32200"
st "SIGNAL rts3          : std_logic"
)
)
*162 (Net
uid 1104,0
decl (Decl
n "rts4"
t "std_logic"
o 41
suid 53,0
)
declText (MLText
uid 1105,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,32200,86500,33000"
st "SIGNAL rts4          : std_logic"
)
)
*163 (Net
uid 1112,0
decl (Decl
n "rts5"
t "std_logic"
o 42
suid 54,0
)
declText (MLText
uid 1113,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,33000,86500,33800"
st "SIGNAL rts5          : std_logic"
)
)
*164 (Net
uid 1120,0
decl (Decl
n "rts6"
t "std_logic"
o 43
suid 55,0
)
declText (MLText
uid 1121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,33800,86500,34600"
st "SIGNAL rts6          : std_logic"
)
)
*165 (Net
uid 1128,0
decl (Decl
n "cts1"
t "std_logic"
o 44
suid 56,0
)
declText (MLText
uid 1129,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,9000,86500,9800"
st "SIGNAL cts1          : std_logic"
)
)
*166 (Net
uid 1136,0
decl (Decl
n "cts2"
t "std_logic"
o 45
suid 57,0
)
declText (MLText
uid 1137,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,9800,86500,10600"
st "SIGNAL cts2          : std_logic"
)
)
*167 (Net
uid 1144,0
decl (Decl
n "cts3"
t "std_logic"
o 46
suid 58,0
)
declText (MLText
uid 1145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,10600,86500,11400"
st "SIGNAL cts3          : std_logic"
)
)
*168 (Net
uid 1152,0
decl (Decl
n "cts4"
t "std_logic"
o 47
suid 59,0
)
declText (MLText
uid 1153,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,11400,86500,12200"
st "SIGNAL cts4          : std_logic"
)
)
*169 (Net
uid 1160,0
decl (Decl
n "cts5"
t "std_logic"
o 48
suid 60,0
)
declText (MLText
uid 1161,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,12200,86500,13000"
st "SIGNAL cts5          : std_logic"
)
)
*170 (Net
uid 1168,0
decl (Decl
n "cts6"
t "std_logic"
o 49
suid 61,0
)
declText (MLText
uid 1169,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,13000,86500,13800"
st "SIGNAL cts6          : std_logic"
)
)
*171 (Net
uid 1176,0
decl (Decl
n "dcd1"
t "std_logic"
o 50
suid 62,0
)
declText (MLText
uid 1177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,13800,86500,14600"
st "SIGNAL dcd1          : std_logic"
)
)
*172 (Net
uid 1184,0
decl (Decl
n "dcd2"
t "std_logic"
o 51
suid 63,0
)
declText (MLText
uid 1185,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,14600,86500,15400"
st "SIGNAL dcd2          : std_logic"
)
)
*173 (Net
uid 1192,0
decl (Decl
n "dcd3"
t "std_logic"
o 52
suid 64,0
)
declText (MLText
uid 1193,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,15400,86500,16200"
st "SIGNAL dcd3          : std_logic"
)
)
*174 (Net
uid 1200,0
decl (Decl
n "dcd4"
t "std_logic"
o 53
suid 65,0
)
declText (MLText
uid 1201,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,16200,86500,17000"
st "SIGNAL dcd4          : std_logic"
)
)
*175 (Net
uid 1208,0
decl (Decl
n "dcd5"
t "std_logic"
o 54
suid 66,0
)
declText (MLText
uid 1209,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,17000,86500,17800"
st "SIGNAL dcd5          : std_logic"
)
)
*176 (Net
uid 1216,0
decl (Decl
n "dcd6"
t "std_logic"
o 55
suid 67,0
)
declText (MLText
uid 1217,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,17800,86500,18600"
st "SIGNAL dcd6          : std_logic"
)
)
*177 (Net
uid 1224,0
decl (Decl
n "rxd1"
t "std_logic"
o 56
suid 68,0
)
declText (MLText
uid 1225,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,41000,86500,41800"
st "SIGNAL rxd1          : std_logic"
)
)
*178 (Net
uid 1232,0
decl (Decl
n "rxd2"
t "std_logic"
o 57
suid 69,0
)
declText (MLText
uid 1233,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,41800,86500,42600"
st "SIGNAL rxd2          : std_logic"
)
)
*179 (Net
uid 1240,0
decl (Decl
n "rxd3"
t "std_logic"
o 58
suid 70,0
)
declText (MLText
uid 1241,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,42600,86500,43400"
st "SIGNAL rxd3          : std_logic"
)
)
*180 (Net
uid 1248,0
decl (Decl
n "rxd4"
t "std_logic"
o 59
suid 71,0
)
declText (MLText
uid 1249,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,43400,86500,44200"
st "SIGNAL rxd4          : std_logic"
)
)
*181 (Net
uid 1256,0
decl (Decl
n "rxd5"
t "std_logic"
o 60
suid 72,0
)
declText (MLText
uid 1257,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,44200,86500,45000"
st "SIGNAL rxd5          : std_logic"
)
)
*182 (Net
uid 1264,0
decl (Decl
n "rxd6"
t "std_logic"
o 61
suid 73,0
)
declText (MLText
uid 1265,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,45000,86500,45800"
st "SIGNAL rxd6          : std_logic"
)
)
*183 (Net
uid 1272,0
decl (Decl
n "rxc1"
t "std_logic"
o 62
suid 74,0
)
declText (MLText
uid 1273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,36200,86500,37000"
st "SIGNAL rxc1          : std_logic"
)
)
*184 (Net
uid 1280,0
decl (Decl
n "rxc2"
t "std_logic"
o 63
suid 75,0
)
declText (MLText
uid 1281,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,37000,86500,37800"
st "SIGNAL rxc2          : std_logic"
)
)
*185 (Net
uid 1288,0
decl (Decl
n "rxc3"
t "std_logic"
o 64
suid 76,0
)
declText (MLText
uid 1289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,37800,86500,38600"
st "SIGNAL rxc3          : std_logic"
)
)
*186 (Net
uid 1296,0
decl (Decl
n "rxc4"
t "std_logic"
o 65
suid 77,0
)
declText (MLText
uid 1297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,38600,86500,39400"
st "SIGNAL rxc4          : std_logic"
)
)
*187 (Net
uid 1304,0
decl (Decl
n "rxc5"
t "std_logic"
o 66
suid 78,0
)
declText (MLText
uid 1305,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,39400,86500,40200"
st "SIGNAL rxc5          : std_logic"
)
)
*188 (Net
uid 1312,0
decl (Decl
n "rxc6"
t "std_logic"
o 67
suid 79,0
)
declText (MLText
uid 1313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,40200,86500,41000"
st "SIGNAL rxc6          : std_logic"
)
)
*189 (Net
uid 1320,0
decl (Decl
n "sport0_d"
t "std_logic"
o 68
suid 80,0
)
declText (MLText
uid 1321,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,47400,86500,48200"
st "SIGNAL sport0_d      : std_logic"
)
)
*190 (Net
uid 1328,0
decl (Decl
n "sport0_sclk"
t "std_logic"
o 69
suid 81,0
)
declText (MLText
uid 1329,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,48200,86500,49000"
st "SIGNAL sport0_sclk   : std_logic"
)
)
*191 (Net
uid 1336,0
decl (Decl
n "sport2_d"
t "std_logic"
o 70
suid 82,0
)
declText (MLText
uid 1337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,49000,86500,49800"
st "SIGNAL sport2_d      : std_logic"
)
)
*192 (Net
uid 1344,0
decl (Decl
n "sport2_sclk"
t "std_logic"
o 71
suid 83,0
)
declText (MLText
uid 1345,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,49800,86500,50600"
st "SIGNAL sport2_sclk   : std_logic"
)
)
*193 (Net
uid 1352,0
decl (Decl
n "con"
t "std_logic"
o 72
suid 84,0
)
declText (MLText
uid 1353,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,7400,86500,8200"
st "SIGNAL con           : std_logic"
)
)
*194 (Net
uid 1360,0
decl (Decl
n "ind"
t "std_logic"
o 73
suid 85,0
)
declText (MLText
uid 1361,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,20200,86500,21000"
st "SIGNAL ind           : std_logic"
)
)
*195 (Net
uid 1378,0
decl (Decl
n "testcase"
t "t_testcase"
o 74
suid 87,0
)
declText (MLText
uid 1379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,62600,87000,63400"
st "SIGNAL testcase      : t_testcase"
)
)
*196 (Net
uid 2016,0
decl (Decl
n "tb_nskdsp_ok"
t "std_logic"
o 76
suid 90,0
)
declText (MLText
uid 2017,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,53800,86500,54600"
st "SIGNAL tb_nskdsp_ok  : std_logic"
)
)
*197 (Net
uid 2018,0
decl (Decl
n "tb_sport13_ok"
t "std_logic"
o 75
suid 91,0
)
declText (MLText
uid 2019,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,55400,86500,56200"
st "SIGNAL tb_sport13_ok : std_logic"
)
)
*198 (GlobalConnector
uid 2024,0
shape (Circle
uid 2025,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "15000,-2000,17000,0"
radius 1000
)
name (Text
uid 2026,0
va (VaSet
font "Arial,8,1"
)
xt "15500,-1500,16500,-500"
st "G"
blo "15500,-700"
)
)
*199 (Net
uid 2037,0
decl (Decl
n "tb_system_ok"
t "std_logic"
o 77
suid 93,0
)
declText (MLText
uid 2038,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,56200,86500,57000"
st "SIGNAL tb_system_ok  : std_logic"
)
)
*200 (Net
uid 2041,0
decl (Decl
n "reset_n"
t "std_logic"
o 11
suid 94,0
)
declText (MLText
uid 2042,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,29000,86500,29800"
st "SIGNAL reset_n       : std_logic"
)
)
*201 (Net
uid 2075,0
decl (Decl
n "clk_32M"
t "std_logic"
o 79
suid 98,0
)
declText (MLText
uid 2076,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,6600,86500,7400"
st "SIGNAL clk_32M       : std_logic"
)
)
*202 (Net
uid 2089,0
decl (Decl
n "tb_g703_if_ok"
t "std_logic"
o 78
suid 100,0
)
declText (MLText
uid 2090,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,52200,86500,53000"
st "SIGNAL tb_g703_if_ok : std_logic"
)
)
*203 (Net
uid 2101,0
decl (Decl
n "tb_lan_if_ok"
t "std_logic"
o 79
suid 102,0
)
declText (MLText
uid 2102,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,53000,86500,53800"
st "SIGNAL tb_lan_if_ok  : std_logic"
)
)
*204 (Net
uid 2127,0
decl (Decl
n "tb_ofdmdsp_ok"
t "std_logic"
o 81
suid 105,0
)
declText (MLText
uid 2128,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,54600,86500,55400"
st "SIGNAL tb_ofdmdsp_ok : std_logic"
)
)
*205 (Net
uid 2139,0
decl (Decl
n "tb_v24_if_ok"
t "std_logic"
o 82
suid 107,0
)
declText (MLText
uid 2140,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,57800,86500,58600"
st "SIGNAL tb_v24_if_ok  : std_logic"
)
)
*206 (Net
uid 2147,0
decl (Decl
n "tb_v11_if_ok"
t "std_logic"
o 80
suid 108,0
)
declText (MLText
uid 2148,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,57000,86500,57800"
st "SIGNAL tb_v11_if_ok  : std_logic"
)
)
*207 (HdlText
uid 2559,0
optionalChildren [
*208 (EmbeddedText
uid 2565,0
commentText (CommentText
uid 2566,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2567,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "27000,6000,45000,11000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2568,0
va (VaSet
isHidden 1
)
xt "27200,6200,41400,10200"
st "
process(clk_32M)
begin
  if clk_32M'event and clk_32M='0' then
--    tdm_wr_i<=not tdm_wr_n;
--    tdm_rxd_i<=tdm_rxd;
  end if;
end process;


tdm_data<=transport tdm_rxd after 5.5 ns when tdm_wr_n='0' else 'Z';

tdm_txd<=transport tdm_data after 5.5 ns;






"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2560,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "25000,4000,29000,7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2561,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 2562,0
va (VaSet
font "Arial,8,1"
)
xt "26150,4000,28750,5000"
st "tribus"
blo "26150,4800"
tm "HdlTextNameMgr"
)
*210 (Text
uid 2563,0
va (VaSet
font "Arial,8,1"
)
xt "26150,5000,26950,6000"
st "1"
blo "26150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 2564,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,5250,26750,6750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*211 (Net
uid 2595,0
decl (Decl
n "tdm_data"
t "std_logic"
o 83
suid 111,0
)
declText (MLText
uid 2596,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,58600,86500,59400"
st "SIGNAL tdm_data      : std_logic"
)
)
*212 (Net
uid 26121,0
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 83
suid 114,0
)
declText (MLText
uid 26122,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,63400,96500,64200"
st "SIGNAL tpads_in      : std_logic_vector(3 DOWNTO 0)"
)
)
*213 (Net
uid 26129,0
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 115,0
)
declText (MLText
uid 26130,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,64200,96500,65000"
st "SIGNAL tpads_out     : std_logic_vector(7 DOWNTO 0)"
)
)
*214 (HdlText
uid 76558,0
optionalChildren [
*215 (EmbeddedText
uid 76563,0
commentText (CommentText
uid 76564,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 76565,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,6000,65000,11000"
)
oxt "0,0,18000,5000"
text (MLText
uid 76566,0
va (VaSet
isHidden 1
)
xt "47200,6200,60500,10200"
st "
-- eb1 2                                        


netarm_porta(0) <= ETH_SSI_CLK;
netarm_porta(2) <= ETH_DCD;
netarm_porta(3) <= ETH_SSI_RXD;
ETH_WARNING     <= netarm_porta(4);
ETH_ALARM       <= netarm_porta(5);
ETH_LIFE_SIGN   <= netarm_porta(6);
ETH_SSI_TXD     <= netarm_porta(7);


--ok:netarm_porta(0) <= rxc; -- and not dcd;
----netarm_porta(1) <=  ;
--ok:netarm_porta(2) <= dcd;
--ok:netarm_porta(3) <= rxd;
----netarm_porta(4) <=  ;
--
--ok:lan_not_connected <= not netarm_porta(5);
--ok:lan_not_booted <= netarm_porta(6);
--ok:txd <= netarm_porta(7);



--ok:warning_R1LB <= netarm_porta(4);

--
--ETH_SSI_FSP       <= '1';
--txd               <= ETH_SSI_TXD;
--lan_not_booted    <= ETH_LIFE_SIGN;
--lan_not_connected <= ETH_ALARM;
--warning_R1LB      <= ETH_WARNING;
--
--ETH_SSI_RXD       <= rxd;
--ETH_DCD           <= dcd;
--ETH_SSI_CLK       <= rxc;
--
--rts               <= '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 76559,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,3000,47000,6000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 76560,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
uid 76561,0
va (VaSet
font "Arial,8,1"
)
xt "41150,3500,42850,4500"
st "eb2"
blo "41150,4300"
tm "HdlTextNameMgr"
)
*217 (Text
uid 76562,0
va (VaSet
font "Arial,8,1"
)
xt "41150,4500,41950,5500"
st "3"
blo "41150,5300"
tm "HdlTextNumberMgr"
)
]
)
)
*218 (Net
uid 76567,0
decl (Decl
n "ETH_DCD"
t "std_logic"
o 85
suid 116,0
)
declText (MLText
uid 76568,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*219 (Net
uid 76575,0
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 86
suid 117,0
)
declText (MLText
uid 76576,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*220 (Net
uid 76583,0
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 87
suid 118,0
)
declText (MLText
uid 76584,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*221 (Net
uid 76591,0
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 88
suid 119,0
)
declText (MLText
uid 76592,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*222 (Net
uid 76599,0
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 89
suid 120,0
)
declText (MLText
uid 76600,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*223 (Net
uid 76607,0
decl (Decl
n "ETH_SSI_TXD"
t "std_logic"
o 90
suid 121,0
)
declText (MLText
uid 76608,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*224 (Net
uid 76615,0
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 91
suid 122,0
)
declText (MLText
uid 76616,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*225 (Net
uid 76623,0
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 92
suid 123,0
)
declText (MLText
uid 76624,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*226 (Net
uid 77205,0
decl (Decl
n "DTEN1"
t "std_logic"
o 93
suid 124,0
)
declText (MLText
uid 77206,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*227 (Net
uid 77213,0
decl (Decl
n "DTEN2"
t "std_logic"
o 94
suid 125,0
)
declText (MLText
uid 77214,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*228 (Net
uid 77221,0
decl (Decl
n "DTTX1"
t "std_logic"
o 95
suid 126,0
)
declText (MLText
uid 77222,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*229 (Net
uid 77229,0
decl (Decl
n "DTTX2"
t "std_logic"
o 96
suid 127,0
)
declText (MLText
uid 77230,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*230 (Net
uid 77237,0
decl (Decl
n "GPIO1"
t "std_logic"
o 97
suid 128,0
)
declText (MLText
uid 77238,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*231 (Net
uid 77245,0
decl (Decl
n "GPIO11"
t "std_logic"
o 98
suid 129,0
)
declText (MLText
uid 77246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*232 (Net
uid 77253,0
decl (Decl
n "GPIO2"
t "std_logic"
o 99
suid 130,0
)
declText (MLText
uid 77254,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*233 (Net
uid 77261,0
decl (Decl
n "GPIO3"
t "std_logic"
o 100
suid 131,0
)
declText (MLText
uid 77262,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*234 (Net
uid 77269,0
decl (Decl
n "GPIO8"
t "std_logic"
o 101
suid 132,0
)
declText (MLText
uid 77270,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*235 (Net
uid 77277,0
decl (Decl
n "GPIO9"
t "std_logic"
o 102
suid 133,0
)
declText (MLText
uid 77278,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*236 (Net
uid 77285,0
decl (Decl
n "MUX_LOS"
t "std_logic"
o 103
suid 134,0
)
declText (MLText
uid 77286,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*237 (Net
uid 77293,0
decl (Decl
n "DTRX1"
t "std_logic"
o 104
suid 135,0
)
declText (MLText
uid 77294,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*238 (Net
uid 77301,0
decl (Decl
n "DTRX2"
t "std_logic"
o 105
suid 136,0
)
declText (MLText
uid 77302,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*239 (Net
uid 77309,0
decl (Decl
n "GPIO10"
t "std_logic"
o 106
suid 137,0
)
declText (MLText
uid 77310,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*240 (Net
uid 77317,0
decl (Decl
n "GPIO4"
t "std_logic"
o 107
suid 138,0
)
declText (MLText
uid 77318,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*241 (Net
uid 77325,0
decl (Decl
n "GPIO5"
t "std_logic"
o 108
suid 139,0
)
declText (MLText
uid 77326,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*242 (Net
uid 77333,0
decl (Decl
n "GPIO7"
t "std_logic"
o 109
suid 140,0
)
declText (MLText
uid 77334,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*243 (Net
uid 77341,0
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 110
suid 141,0
)
declText (MLText
uid 77342,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*244 (Net
uid 77349,0
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 111
suid 142,0
)
declText (MLText
uid 77350,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*245 (Net
uid 77357,0
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 112
suid 143,0
)
declText (MLText
uid 77358,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
)
)
*246 (CommentText
uid 77718,0
shape (Rectangle
uid 77719,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "5000,1000,25000,5000"
)
oxt "0,0,15000,5000"
text (MLText
uid 77720,0
va (VaSet
fg "0,0,32768"
)
xt "5200,1200,24500,4200"
st "
-----------------------------------------------------------
-- Last edited:
--   110630: bug fix (of old bugs) and adapt to R4

"
tm "CommentText"
wrapOption 3
visibleHeight 3600
visibleWidth 19600
)
)
*247 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "24000,0,24000,8250"
pts [
"24000,0"
"24000,8250"
]
)
start &117
end &52
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 605,0
ro 270
va (VaSet
isHidden 1
)
xt "25000,9000,26000,11600"
st "tdm_fs"
blo "25800,11600"
tm "WireNameMgr"
)
)
on &125
)
*248 (Wire
uid 608,0
shape (OrthoPolyLine
uid 609,0
va (VaSet
vasetType 3
)
xt "26000,7000,26000,8250"
pts [
"26000,7000"
"26000,8250"
]
)
start &207
end &55
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 613,0
ro 270
va (VaSet
isHidden 1
)
xt "26000,9000,27000,12600"
st "tdm_wr_n"
blo "26800,12600"
tm "WireNameMgr"
)
)
on &126
)
*249 (Wire
uid 616,0
shape (OrthoPolyLine
uid 617,0
va (VaSet
vasetType 3
)
xt "27000,7000,27000,8250"
pts [
"27000,7000"
"27000,8250"
]
)
start &207
end &53
sat 1
eat 32
st 0
sf 1
tg (WTG
uid 620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 621,0
ro 270
va (VaSet
isHidden 1
)
xt "27000,9000,28000,12000"
st "tdm_rxd"
blo "27800,12000"
tm "WireNameMgr"
)
)
on &127
)
*250 (Wire
uid 624,0
shape (OrthoPolyLine
uid 625,0
va (VaSet
vasetType 3
)
xt "28000,7000,28000,8250"
pts [
"28000,7000"
"28000,8250"
]
)
start &207
end &54
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 629,0
ro 270
va (VaSet
isHidden 1
)
xt "28000,9000,29000,11900"
st "tdm_txd"
blo "28800,11900"
tm "WireNameMgr"
)
)
on &128
)
*251 (Wire
uid 640,0
shape (OrthoPolyLine
uid 641,0
va (VaSet
vasetType 3
)
xt "11000,10000,13250,10000"
pts [
"11000,10000"
"12000,10000"
"13250,10000"
]
)
start &113
end &23
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 645,0
va (VaSet
isHidden 1
)
xt "12000,9000,14000,10000"
st "cs_n"
blo "12000,9800"
tm "WireNameMgr"
)
)
on &129
)
*252 (Wire
uid 648,0
shape (OrthoPolyLine
uid 649,0
va (VaSet
vasetType 3
)
xt "11000,11000,13250,11000"
pts [
"11000,11000"
"12000,11000"
"13250,11000"
]
)
start &113
end &24
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
isHidden 1
)
xt "12000,10000,13900,11000"
st "rd_n"
blo "12000,10800"
tm "WireNameMgr"
)
)
on &130
)
*253 (Wire
uid 656,0
shape (OrthoPolyLine
uid 657,0
va (VaSet
vasetType 3
)
xt "11000,12000,13250,12000"
pts [
"11000,12000"
"12000,12000"
"13250,12000"
]
)
start &113
end &25
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
isHidden 1
)
xt "12000,11000,14000,12000"
st "wr_n"
blo "12000,11800"
tm "WireNameMgr"
)
)
on &131
)
*254 (Wire
uid 664,0
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,14000,13250,14000"
pts [
"13250,14000"
"12000,14000"
"11000,14000"
]
)
start &30
end &113
sat 32
eat 4
sty 1
st 0
sf 1
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
isHidden 1
)
xt "12000,13000,17900,14000"
st "nsk_data : (7:0)"
blo "12000,13800"
tm "WireNameMgr"
)
)
on &132
)
*255 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,13000,13250,13000"
pts [
"11000,13000"
"12000,13000"
"13250,13000"
]
)
start &113
end &48
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 677,0
va (VaSet
isHidden 1
)
xt "12000,12000,18000,13000"
st "nsk_adr : (11:0)"
blo "12000,12800"
tm "WireNameMgr"
)
)
on &133
)
*256 (Wire
uid 858,0
shape (OrthoPolyLine
uid 859,0
va (VaSet
vasetType 3
)
xt "50000,0,50000,8250"
pts [
"50000,0"
"50000,8250"
]
)
start &109
end &22
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 863,0
ro 270
va (VaSet
isHidden 1
)
xt "49000,-3200,50000,0"
st "clk_32M"
blo "49800,0"
tm "WireNameMgr"
)
)
on &201
)
*257 (Wire
uid 866,0
shape (OrthoPolyLine
uid 867,0
va (VaSet
vasetType 3
)
xt "49000,0,49000,8250"
pts [
"49000,0"
"49000,8250"
]
)
start &109
end &41
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
ro 270
va (VaSet
isHidden 1
)
xt "48000,-2900,49000,0"
st "reset_n"
blo "48800,0"
tm "WireNameMgr"
)
)
on &200
)
*258 (Wire
uid 874,0
shape (OrthoPolyLine
uid 875,0
va (VaSet
vasetType 3
)
xt "31000,0,31000,8250"
pts [
"31000,0"
"31000,8250"
]
)
start &101
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 879,0
ro 270
va (VaSet
)
xt "30000,4600,31000,6000"
st "los"
blo "30800,6000"
tm "WireNameMgr"
)
)
on &134
)
*259 (Wire
uid 882,0
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
)
xt "36000,0,36000,8250"
pts [
"36000,0"
"36000,8250"
]
)
start &101
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 887,0
ro 270
va (VaSet
)
xt "35000,2200,36000,4000"
st "rx_n"
blo "35800,4000"
tm "WireNameMgr"
)
)
on &135
)
*260 (Wire
uid 890,0
shape (OrthoPolyLine
uid 891,0
va (VaSet
vasetType 3
)
xt "35000,0,35000,8250"
pts [
"35000,0"
"35000,8250"
]
)
start &101
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 895,0
ro 270
va (VaSet
)
xt "34000,2200,35000,4000"
st "rx_p"
blo "34800,4000"
tm "WireNameMgr"
)
)
on &136
)
*261 (Wire
uid 898,0
shape (OrthoPolyLine
uid 899,0
va (VaSet
vasetType 3
)
xt "34000,0,34000,8250"
pts [
"34000,8250"
"34000,0"
]
)
end &101
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
ro 270
va (VaSet
)
xt "33000,4300,34000,6000"
st "tx_n"
blo "33800,6000"
tm "WireNameMgr"
)
)
on &137
)
*262 (Wire
uid 906,0
shape (OrthoPolyLine
uid 907,0
va (VaSet
vasetType 3
)
xt "33000,0,33000,8250"
pts [
"33000,8250"
"33000,0"
]
)
end &101
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 911,0
ro 270
va (VaSet
)
xt "32000,4300,33000,6000"
st "tx_p"
blo "32800,6000"
tm "WireNameMgr"
)
)
on &138
)
*263 (Wire
uid 914,0
shape (OrthoPolyLine
uid 915,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39000,0,39000,3000"
pts [
"39000,3000"
"39000,0"
]
)
start &214
end &97
sat 4
eat 4
sty 1
st 0
sf 1
tg (WTG
uid 918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "39000,1000,46800,2000"
st "netarm_porta : (7:0)"
blo "39000,1800"
tm "WireNameMgr"
)
)
on &139
)
*264 (Wire
uid 930,0
shape (OrthoPolyLine
uid 931,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,0,56000,8250"
pts [
"56000,8250"
"56000,0"
]
)
start &49
end &109
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 935,0
ro 270
va (VaSet
isHidden 1
)
xt "55000,-4400,56000,0"
st "leds : (4:0)"
blo "55800,0"
tm "WireNameMgr"
)
)
on &140
)
*265 (Wire
uid 938,0
shape (OrthoPolyLine
uid 939,0
va (VaSet
vasetType 3
)
xt "53000,0,53000,8250"
pts [
"53000,8250"
"53000,0"
]
)
start &50
end &109
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 943,0
ro 270
va (VaSet
isHidden 1
)
xt "52000,-3200,53000,0"
st "otr_long"
blo "52800,0"
tm "WireNameMgr"
)
)
on &141
)
*266 (Wire
uid 946,0
shape (OrthoPolyLine
uid 947,0
va (VaSet
vasetType 3
)
xt "52000,0,52000,8250"
pts [
"52000,0"
"52000,8250"
]
)
start &109
end &51
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
ro 270
va (VaSet
isHidden 1
)
xt "51000,-1300,52000,0"
st "otr"
blo "51800,0"
tm "WireNameMgr"
)
)
on &142
)
*267 (Wire
uid 954,0
shape (OrthoPolyLine
uid 955,0
va (VaSet
vasetType 3
)
xt "59750,23000,62000,23000"
pts [
"62000,23000"
"59750,23000"
]
)
start &89
end &26
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 959,0
va (VaSet
isHidden 1
)
xt "61000,22000,62200,23000"
st "c1"
blo "61000,22800"
tm "WireNameMgr"
)
)
on &143
)
*268 (Wire
uid 962,0
shape (OrthoPolyLine
uid 963,0
va (VaSet
vasetType 3
)
xt "59750,17000,62000,17000"
pts [
"62000,17000"
"59750,17000"
]
)
start &89
end &27
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 967,0
va (VaSet
isHidden 1
)
xt "61000,16000,62200,17000"
st "c2"
blo "61000,16800"
tm "WireNameMgr"
)
)
on &144
)
*269 (Wire
uid 970,0
shape (OrthoPolyLine
uid 971,0
va (VaSet
vasetType 3
)
xt "59750,24000,62000,24000"
pts [
"59750,24000"
"62000,24000"
]
)
start &28
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
isHidden 1
)
xt "61000,23000,62000,24000"
st "i1"
blo "61000,23800"
tm "WireNameMgr"
)
)
on &145
)
*270 (Wire
uid 978,0
shape (OrthoPolyLine
uid 979,0
va (VaSet
vasetType 3
)
xt "59750,18000,62000,18000"
pts [
"59750,18000"
"62000,18000"
]
)
start &29
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 983,0
va (VaSet
isHidden 1
)
xt "61000,17000,62000,18000"
st "i2"
blo "61000,17800"
tm "WireNameMgr"
)
)
on &146
)
*271 (Wire
uid 986,0
shape (OrthoPolyLine
uid 987,0
va (VaSet
vasetType 3
)
xt "59750,20000,62000,20000"
pts [
"59750,20000"
"62000,20000"
]
)
start &31
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 991,0
va (VaSet
isHidden 1
)
xt "61000,19000,62100,20000"
st "r1"
blo "61000,19800"
tm "WireNameMgr"
)
)
on &147
)
*272 (Wire
uid 994,0
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
)
xt "59750,14000,62000,14000"
pts [
"59750,14000"
"62000,14000"
]
)
start &32
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 999,0
va (VaSet
isHidden 1
)
xt "61000,13000,62100,14000"
st "r2"
blo "61000,13800"
tm "WireNameMgr"
)
)
on &148
)
*273 (Wire
uid 1002,0
shape (OrthoPolyLine
uid 1003,0
va (VaSet
vasetType 3
)
xt "59750,22000,62000,22000"
pts [
"59750,22000"
"62000,22000"
]
)
start &37
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1007,0
va (VaSet
isHidden 1
)
xt "61000,21000,62200,22000"
st "s1"
blo "61000,21800"
tm "WireNameMgr"
)
)
on &149
)
*274 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
)
xt "59750,16000,62000,16000"
pts [
"59750,16000"
"62000,16000"
]
)
start &38
end &89
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
isHidden 1
)
xt "61000,15000,62200,16000"
st "s2"
blo "61000,15800"
tm "WireNameMgr"
)
)
on &150
)
*275 (Wire
uid 1018,0
shape (OrthoPolyLine
uid 1019,0
va (VaSet
vasetType 3
)
xt "59750,21000,62000,21000"
pts [
"62000,21000"
"59750,21000"
]
)
start &89
end &39
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1023,0
va (VaSet
isHidden 1
)
xt "61000,20000,62000,21000"
st "t1"
blo "61000,20800"
tm "WireNameMgr"
)
)
on &151
)
*276 (Wire
uid 1026,0
shape (OrthoPolyLine
uid 1027,0
va (VaSet
vasetType 3
)
xt "59750,15000,62000,15000"
pts [
"62000,15000"
"59750,15000"
]
)
start &89
end &40
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1031,0
va (VaSet
isHidden 1
)
xt "61000,14000,62000,15000"
st "t2"
blo "61000,14800"
tm "WireNameMgr"
)
)
on &152
)
*277 (Wire
uid 1034,0
shape (OrthoPolyLine
uid 1035,0
va (VaSet
vasetType 3
)
xt "54000,41750,54000,48000"
pts [
"54000,48000"
"54000,41750"
]
)
start &93
end &2
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
ro 270
va (VaSet
isHidden 1
)
xt "53000,47300,54000,49000"
st "txd1"
blo "53800,49000"
tm "WireNameMgr"
)
)
on &153
)
*278 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
)
xt "47000,41750,47000,48000"
pts [
"47000,48000"
"47000,41750"
]
)
start &93
end &3
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
ro 270
va (VaSet
isHidden 1
)
xt "46000,47300,47000,49000"
st "txd2"
blo "46800,49000"
tm "WireNameMgr"
)
)
on &154
)
*279 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
)
xt "40000,41750,40000,48000"
pts [
"40000,48000"
"40000,41750"
]
)
start &93
end &4
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1055,0
ro 270
va (VaSet
isHidden 1
)
xt "39000,47300,40000,49000"
st "txd3"
blo "39800,49000"
tm "WireNameMgr"
)
)
on &155
)
*280 (Wire
uid 1058,0
shape (OrthoPolyLine
uid 1059,0
va (VaSet
vasetType 3
)
xt "33000,41750,33000,48000"
pts [
"33000,48000"
"33000,41750"
]
)
start &93
end &5
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
ro 270
va (VaSet
isHidden 1
)
xt "32000,47300,33000,49000"
st "txd4"
blo "32800,49000"
tm "WireNameMgr"
)
)
on &156
)
*281 (Wire
uid 1066,0
shape (OrthoPolyLine
uid 1067,0
va (VaSet
vasetType 3
)
xt "25000,42750,25000,48000"
pts [
"25000,48000"
"25000,42750"
]
)
start &93
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 1070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1071,0
ro 270
va (VaSet
)
xt "24000,44300,25000,46000"
st "txd5"
blo "24800,46000"
tm "WireNameMgr"
)
)
on &157
)
*282 (Wire
uid 1074,0
shape (OrthoPolyLine
uid 1075,0
va (VaSet
vasetType 3
)
xt "18000,42750,18000,48000"
pts [
"18000,48000"
"18000,42750"
]
)
start &93
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 1078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1079,0
ro 270
va (VaSet
)
xt "17000,44300,18000,46000"
st "txd6"
blo "17800,46000"
tm "WireNameMgr"
)
)
on &158
)
*283 (Wire
uid 1082,0
shape (OrthoPolyLine
uid 1083,0
va (VaSet
vasetType 3
)
xt "53000,41750,53000,48000"
pts [
"53000,48000"
"53000,41750"
]
)
start &93
end &6
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1087,0
ro 270
va (VaSet
isHidden 1
)
xt "52000,47300,53000,49000"
st "rts1"
blo "52800,49000"
tm "WireNameMgr"
)
)
on &159
)
*284 (Wire
uid 1090,0
shape (OrthoPolyLine
uid 1091,0
va (VaSet
vasetType 3
)
xt "46000,41750,46000,48000"
pts [
"46000,48000"
"46000,41750"
]
)
start &93
end &7
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
ro 270
va (VaSet
isHidden 1
)
xt "45000,47300,46000,49000"
st "rts2"
blo "45800,49000"
tm "WireNameMgr"
)
)
on &160
)
*285 (Wire
uid 1098,0
shape (OrthoPolyLine
uid 1099,0
va (VaSet
vasetType 3
)
xt "39000,41750,39000,48000"
pts [
"39000,48000"
"39000,41750"
]
)
start &93
end &8
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1103,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,47300,39000,49000"
st "rts3"
blo "38800,49000"
tm "WireNameMgr"
)
)
on &161
)
*286 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
)
xt "32000,41750,32000,48000"
pts [
"32000,48000"
"32000,41750"
]
)
start &93
end &9
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
ro 270
va (VaSet
isHidden 1
)
xt "31000,47300,32000,49000"
st "rts4"
blo "31800,49000"
tm "WireNameMgr"
)
)
on &162
)
*287 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "24000,42750,24000,48000"
pts [
"24000,48000"
"24000,42750"
]
)
start &93
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
ro 270
va (VaSet
)
xt "23000,44300,24000,46000"
st "rts5"
blo "23800,46000"
tm "WireNameMgr"
)
)
on &163
)
*288 (Wire
uid 1122,0
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
)
xt "17000,42750,17000,48000"
pts [
"17000,48000"
"17000,42750"
]
)
start &93
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
ro 270
va (VaSet
)
xt "16000,44300,17000,46000"
st "rts6"
blo "16800,46000"
tm "WireNameMgr"
)
)
on &164
)
*289 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
)
xt "57000,41750,57000,48000"
pts [
"57000,41750"
"57000,48000"
]
)
start &10
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1135,0
ro 270
va (VaSet
isHidden 1
)
xt "56000,47200,57000,49000"
st "cts1"
blo "56800,49000"
tm "WireNameMgr"
)
)
on &165
)
*290 (Wire
uid 1138,0
shape (OrthoPolyLine
uid 1139,0
va (VaSet
vasetType 3
)
xt "50000,41750,50000,48000"
pts [
"50000,41750"
"50000,48000"
]
)
start &11
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1143,0
ro 270
va (VaSet
isHidden 1
)
xt "49000,47200,50000,49000"
st "cts2"
blo "49800,49000"
tm "WireNameMgr"
)
)
on &166
)
*291 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
)
xt "43000,41750,43000,48000"
pts [
"43000,41750"
"43000,48000"
]
)
start &12
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
ro 270
va (VaSet
isHidden 1
)
xt "42000,47200,43000,49000"
st "cts3"
blo "42800,49000"
tm "WireNameMgr"
)
)
on &167
)
*292 (Wire
uid 1154,0
shape (OrthoPolyLine
uid 1155,0
va (VaSet
vasetType 3
)
xt "36000,41750,36000,48000"
pts [
"36000,41750"
"36000,48000"
]
)
start &13
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
ro 270
va (VaSet
isHidden 1
)
xt "35000,47200,36000,49000"
st "cts4"
blo "35800,49000"
tm "WireNameMgr"
)
)
on &168
)
*293 (Wire
uid 1162,0
shape (OrthoPolyLine
uid 1163,0
va (VaSet
vasetType 3
)
xt "29000,42750,29000,48000"
pts [
"29000,42750"
"29000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1167,0
ro 270
va (VaSet
)
xt "28000,44200,29000,46000"
st "cts5"
blo "28800,46000"
tm "WireNameMgr"
)
)
on &169
)
*294 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
)
xt "21000,42750,21000,48000"
pts [
"21000,42750"
"21000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1175,0
ro 270
va (VaSet
)
xt "20000,44200,21000,46000"
st "cts6"
blo "20800,46000"
tm "WireNameMgr"
)
)
on &170
)
*295 (Wire
uid 1178,0
shape (OrthoPolyLine
uid 1179,0
va (VaSet
vasetType 3
)
xt "56000,41750,56000,48000"
pts [
"56000,41750"
"56000,48000"
]
)
start &14
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1183,0
ro 270
va (VaSet
isHidden 1
)
xt "55000,47000,56000,49000"
st "dcd1"
blo "55800,49000"
tm "WireNameMgr"
)
)
on &171
)
*296 (Wire
uid 1186,0
shape (OrthoPolyLine
uid 1187,0
va (VaSet
vasetType 3
)
xt "49000,41750,49000,48000"
pts [
"49000,41750"
"49000,48000"
]
)
start &15
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1191,0
ro 270
va (VaSet
isHidden 1
)
xt "48000,47000,49000,49000"
st "dcd2"
blo "48800,49000"
tm "WireNameMgr"
)
)
on &172
)
*297 (Wire
uid 1194,0
shape (OrthoPolyLine
uid 1195,0
va (VaSet
vasetType 3
)
xt "42000,41750,42000,48000"
pts [
"42000,41750"
"42000,48000"
]
)
start &16
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
ro 270
va (VaSet
isHidden 1
)
xt "41000,47000,42000,49000"
st "dcd3"
blo "41800,49000"
tm "WireNameMgr"
)
)
on &173
)
*298 (Wire
uid 1202,0
shape (OrthoPolyLine
uid 1203,0
va (VaSet
vasetType 3
)
xt "35000,41750,35000,48000"
pts [
"35000,41750"
"35000,48000"
]
)
start &17
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1207,0
ro 270
va (VaSet
isHidden 1
)
xt "34000,47000,35000,49000"
st "dcd4"
blo "34800,49000"
tm "WireNameMgr"
)
)
on &174
)
*299 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
)
xt "28000,42750,28000,48000"
pts [
"28000,42750"
"28000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1215,0
ro 270
va (VaSet
)
xt "27000,44000,28000,46000"
st "dcd5"
blo "27800,46000"
tm "WireNameMgr"
)
)
on &175
)
*300 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
)
xt "20000,42750,20000,48000"
pts [
"20000,42750"
"20000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1223,0
ro 270
va (VaSet
)
xt "19000,44000,20000,46000"
st "dcd6"
blo "19800,46000"
tm "WireNameMgr"
)
)
on &176
)
*301 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
)
xt "58000,41750,58000,48000"
pts [
"58000,41750"
"58000,48000"
]
)
start &18
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
ro 270
va (VaSet
isHidden 1
)
xt "57000,47200,58000,49000"
st "rxd1"
blo "57800,49000"
tm "WireNameMgr"
)
)
on &177
)
*302 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
)
xt "51000,41750,51000,48000"
pts [
"51000,41750"
"51000,48000"
]
)
start &19
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
ro 270
va (VaSet
isHidden 1
)
xt "50000,47200,51000,49000"
st "rxd2"
blo "50800,49000"
tm "WireNameMgr"
)
)
on &178
)
*303 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "44000,41750,44000,48000"
pts [
"44000,41750"
"44000,48000"
]
)
start &20
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
ro 270
va (VaSet
isHidden 1
)
xt "43000,47200,44000,49000"
st "rxd3"
blo "43800,49000"
tm "WireNameMgr"
)
)
on &179
)
*304 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "37000,41750,37000,48000"
pts [
"37000,41750"
"37000,48000"
]
)
start &21
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
ro 270
va (VaSet
isHidden 1
)
xt "36000,47200,37000,49000"
st "rxd4"
blo "36800,49000"
tm "WireNameMgr"
)
)
on &180
)
*305 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "27000,42750,27000,48000"
pts [
"27000,42750"
"27000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
ro 270
va (VaSet
)
xt "26000,44200,27000,46000"
st "rxd5"
blo "26800,46000"
tm "WireNameMgr"
)
)
on &181
)
*306 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "22000,42750,22000,48000"
pts [
"22000,42750"
"22000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
ro 270
va (VaSet
)
xt "21000,44200,22000,46000"
st "rxd6"
blo "21800,46000"
tm "WireNameMgr"
)
)
on &182
)
*307 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
)
xt "55000,41750,55000,48000"
pts [
"55000,41750"
"55000,48000"
]
)
start &33
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
ro 270
va (VaSet
isHidden 1
)
xt "54000,47200,55000,49000"
st "rxc1"
blo "54800,49000"
tm "WireNameMgr"
)
)
on &183
)
*308 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "48000,41750,48000,48000"
pts [
"48000,41750"
"48000,48000"
]
)
start &34
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
ro 270
va (VaSet
isHidden 1
)
xt "47000,47200,48000,49000"
st "rxc2"
blo "47800,49000"
tm "WireNameMgr"
)
)
on &184
)
*309 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
)
xt "41000,41750,41000,48000"
pts [
"41000,41750"
"41000,48000"
]
)
start &35
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1295,0
ro 270
va (VaSet
isHidden 1
)
xt "40000,47200,41000,49000"
st "rxc3"
blo "40800,49000"
tm "WireNameMgr"
)
)
on &185
)
*310 (Wire
uid 1298,0
shape (OrthoPolyLine
uid 1299,0
va (VaSet
vasetType 3
)
xt "34000,41750,34000,48000"
pts [
"34000,41750"
"34000,48000"
]
)
start &36
end &93
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1303,0
ro 270
va (VaSet
isHidden 1
)
xt "33000,47200,34000,49000"
st "rxc4"
blo "33800,49000"
tm "WireNameMgr"
)
)
on &186
)
*311 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
)
xt "26000,42750,26000,48000"
pts [
"26000,42750"
"26000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
ro 270
va (VaSet
)
xt "25000,44200,26000,46000"
st "rxc5"
blo "25800,46000"
tm "WireNameMgr"
)
)
on &187
)
*312 (Wire
uid 1314,0
shape (OrthoPolyLine
uid 1315,0
va (VaSet
vasetType 3
)
xt "19000,42750,19000,48000"
pts [
"19000,42750"
"19000,48000"
]
)
end &93
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 1318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1319,0
ro 270
va (VaSet
)
xt "18000,44200,19000,46000"
st "rxc6"
blo "18800,46000"
tm "WireNameMgr"
)
)
on &188
)
*313 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "11000,23000,13250,23000"
pts [
"13250,23000"
"12000,23000"
"11000,23000"
]
)
start &42
end &105
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1327,0
va (VaSet
isHidden 1
)
xt "12000,22000,15300,23000"
st "sport0_d"
blo "12000,22800"
tm "WireNameMgr"
)
)
on &189
)
*314 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "11000,25000,13250,25000"
pts [
"13250,25000"
"12000,25000"
"11000,25000"
]
)
start &43
end &105
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1335,0
va (VaSet
isHidden 1
)
xt "12000,24000,16600,25000"
st "sport0_sclk"
blo "12000,24800"
tm "WireNameMgr"
)
)
on &190
)
*315 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
)
xt "11000,22000,13250,22000"
pts [
"11000,22000"
"12000,22000"
"13250,22000"
]
)
start &105
end &44
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
isHidden 1
)
xt "12000,21000,15300,22000"
st "sport2_d"
blo "12000,21800"
tm "WireNameMgr"
)
)
on &191
)
*316 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
)
xt "11000,24000,13250,24000"
pts [
"13250,24000"
"12000,24000"
"11000,24000"
]
)
start &45
end &105
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1351,0
va (VaSet
isHidden 1
)
xt "12000,23000,16600,24000"
st "sport2_sclk"
blo "12000,23800"
tm "WireNameMgr"
)
)
on &192
)
*317 (Wire
uid 1354,0
shape (OrthoPolyLine
uid 1355,0
va (VaSet
vasetType 3
)
xt "11000,20000,13250,20000"
pts [
"13250,20000"
"12000,20000"
"11000,20000"
]
)
start &46
end &105
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 1358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1359,0
va (VaSet
isHidden 1
)
xt "12000,19000,13600,20000"
st "con"
blo "12000,19800"
tm "WireNameMgr"
)
)
on &193
)
*318 (Wire
uid 1362,0
shape (OrthoPolyLine
uid 1363,0
va (VaSet
vasetType 3
)
xt "11000,21000,13250,21000"
pts [
"11000,21000"
"12000,21000"
"13250,21000"
]
)
start &105
end &47
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 1366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1367,0
va (VaSet
isHidden 1
)
xt "12000,20000,13400,21000"
st "ind"
blo "12000,20800"
tm "WireNameMgr"
)
)
on &194
)
*319 (Wire
uid 1370,0
shape (OrthoPolyLine
uid 1371,0
va (VaSet
vasetType 3
)
xt "10000,-7000,15000,-1000"
pts [
"10000,-7000"
"10000,-1000"
"15000,-1000"
]
)
start &121
end &198
sat 4
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1377,0
va (VaSet
)
xt "11000,-2000,14200,-1000"
st "testcase"
blo "11000,-1200"
tm "WireNameMgr"
)
)
on &195
)
*320 (Wire
uid 1998,0
shape (OrthoPolyLine
uid 1999,0
va (VaSet
vasetType 3
)
xt "23000,-7000,23000,-4000"
pts [
"23000,-4000"
"23000,-7000"
]
)
start &117
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2005,0
ro 270
va (VaSet
)
xt "22000,-11500,23000,-6100"
st "tb_sport13_ok"
blo "22800,-6100"
tm "WireNameMgr"
)
)
on &197
)
*321 (Wire
uid 2008,0
shape (OrthoPolyLine
uid 2009,0
va (VaSet
vasetType 3
)
xt "6000,-7000,6000,9000"
pts [
"6000,9000"
"6000,-7000"
]
)
start &113
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2015,0
ro 270
va (VaSet
)
xt "5000,-6300,6000,-1100"
st "tb_nskdsp_ok"
blo "5800,-1100"
tm "WireNameMgr"
)
)
on &196
)
*322 (Wire
uid 2029,0
shape (OrthoPolyLine
uid 2030,0
va (VaSet
vasetType 3
)
xt "56000,-7000,56000,-4000"
pts [
"56000,-4000"
"56000,-7000"
]
)
start &109
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2036,0
ro 270
va (VaSet
)
xt "55000,-11300,56000,-6100"
st "tb_system_ok"
blo "55800,-6100"
tm "WireNameMgr"
)
)
on &199
)
*323 (Wire
uid 2047,0
shape (OrthoPolyLine
uid 2048,0
va (VaSet
vasetType 3
)
xt "19000,-1000,22000,-1000"
pts [
"19000,-1000"
"22000,-1000"
]
)
end &117
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2054,0
va (VaSet
)
xt "19000,-2000,22200,-1000"
st "clk_32M"
blo "19000,-1200"
tm "WireNameMgr"
)
)
on &201
)
*324 (Wire
uid 2057,0
shape (OrthoPolyLine
uid 2058,0
va (VaSet
vasetType 3
)
xt "8000,26000,8000,28000"
pts [
"8000,28000"
"8000,26000"
]
)
end &105
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2064,0
ro 270
va (VaSet
)
xt "7000,24800,8000,28000"
st "clk_32M"
blo "7800,28000"
tm "WireNameMgr"
)
)
on &201
)
*325 (Wire
uid 2067,0
shape (OrthoPolyLine
uid 2068,0
va (VaSet
vasetType 3
)
xt "8000,16000,8000,18000"
pts [
"8000,18000"
"8000,16000"
]
)
end &113
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
ro 270
va (VaSet
)
xt "7000,14800,8000,18000"
st "clk_32M"
blo "7800,18000"
tm "WireNameMgr"
)
)
on &201
)
*326 (Wire
uid 2081,0
shape (OrthoPolyLine
uid 2082,0
va (VaSet
vasetType 3
)
xt "31000,-7000,31000,-4000"
pts [
"31000,-4000"
"31000,-7000"
]
)
start &101
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2088,0
ro 270
va (VaSet
)
xt "30000,-11500,31000,-6100"
st "tb_g703_if_ok"
blo "30800,-6100"
tm "WireNameMgr"
)
)
on &202
)
*327 (Wire
uid 2093,0
shape (OrthoPolyLine
uid 2094,0
va (VaSet
vasetType 3
)
xt "39000,-7000,39000,-4000"
pts [
"39000,-4000"
"39000,-7000"
]
)
start &97
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2100,0
ro 270
va (VaSet
)
xt "38000,-10800,39000,-6100"
st "tb_lan_if_ok"
blo "38800,-6100"
tm "WireNameMgr"
)
)
on &203
)
*328 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
)
xt "66000,-7000,66000,13000"
pts [
"66000,13000"
"66000,-7000"
]
)
start &89
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2116,0
ro 270
va (VaSet
)
xt "65000,-10800,66000,-6000"
st "tb_v11_if_ok"
blo "65800,-6000"
tm "WireNameMgr"
)
)
on &206
)
*329 (Wire
uid 2119,0
shape (OrthoPolyLine
uid 2120,0
va (VaSet
vasetType 3
)
xt "3000,-7000,5000,20000"
pts [
"5000,20000"
"3000,20000"
"3000,-7000"
]
)
start &105
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2126,0
ro 270
va (VaSet
)
xt "2000,14300,3000,20000"
st "tb_ofdmdsp_ok"
blo "2800,20000"
tm "WireNameMgr"
)
)
on &204
)
*330 (Wire
uid 2131,0
shape (OrthoPolyLine
uid 2132,0
va (VaSet
vasetType 3
)
xt "59000,-7000,69000,49000"
pts [
"59000,49000"
"69000,49000"
"69000,-7000"
]
)
start &93
end &121
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2138,0
ro 270
va (VaSet
)
xt "68000,-10800,69000,-6000"
st "tb_v24_if_ok"
blo "68800,-6000"
tm "WireNameMgr"
)
)
on &205
)
*331 (Wire
uid 2587,0
shape (OrthoPolyLine
uid 2588,0
va (VaSet
vasetType 3
)
xt "27000,0,27000,4000"
pts [
"27000,0"
"27000,4000"
]
)
start &117
end &207
sat 4
eat 4
st 0
sf 1
si 0
tg (WTG
uid 2593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2594,0
va (VaSet
)
xt "25000,0,28400,1000"
st "tdm_data"
blo "25000,800"
tm "WireNameMgr"
)
)
on &211
)
*332 (Wire
uid 26123,0
shape (OrthoPolyLine
uid 26124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,0,54000,8250"
pts [
"54000,8250"
"54000,0"
]
)
start &56
end &109
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 26127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26128,0
ro 270
va (VaSet
isHidden 1
)
xt "53000,-750,54000,5050"
st "tpads_in : (3:0)"
blo "53800,5050"
tm "WireNameMgr"
)
)
on &212
)
*333 (Wire
uid 26131,0
shape (OrthoPolyLine
uid 26132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,0,55000,8250"
pts [
"55000,8250"
"55000,0"
]
)
start &57
end &109
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 26135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26136,0
ro 270
va (VaSet
isHidden 1
)
xt "54000,-750,55000,5450"
st "tpads_out : (7:0)"
blo "54800,5450"
tm "WireNameMgr"
)
)
on &213
)
*334 (Wire
uid 76569,0
shape (OrthoPolyLine
uid 76570,0
va (VaSet
vasetType 3
)
xt "39000,6000,39000,8250"
pts [
"39000,8250"
"39000,6000"
]
)
start &59
end &214
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 76573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76574,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,2800,39000,7000"
st "ETH_DCD"
blo "38800,7000"
tm "WireNameMgr"
)
)
on &218
)
*335 (Wire
uid 76577,0
shape (OrthoPolyLine
uid 76578,0
va (VaSet
vasetType 3
)
xt "40000,6000,40000,8250"
pts [
"40000,8250"
"40000,6000"
]
)
start &61
end &214
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 76581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76582,0
ro 270
va (VaSet
isHidden 1
)
xt "39000,1250,40000,7150"
st "ETH_SSI_CLK"
blo "39800,7150"
tm "WireNameMgr"
)
)
on &219
)
*336 (Wire
uid 76585,0
shape (OrthoPolyLine
uid 76586,0
va (VaSet
vasetType 3
)
xt "41000,6000,41000,8250"
pts [
"41000,8250"
"41000,6000"
]
)
start &62
end &214
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 76589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76590,0
ro 270
va (VaSet
isHidden 1
)
xt "40000,1250,41000,7150"
st "ETH_SSI_FSP"
blo "40800,7150"
tm "WireNameMgr"
)
)
on &220
)
*337 (Wire
uid 76593,0
shape (OrthoPolyLine
uid 76594,0
va (VaSet
vasetType 3
)
xt "43000,6000,43000,8250"
pts [
"43000,8250"
"43000,6000"
]
)
start &65
end &214
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 76597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76598,0
ro 270
va (VaSet
isHidden 1
)
xt "42000,250,43000,6850"
st "ETH_WARNING"
blo "42800,6850"
tm "WireNameMgr"
)
)
on &221
)
*338 (Wire
uid 76601,0
shape (OrthoPolyLine
uid 76602,0
va (VaSet
vasetType 3
)
xt "42000,6000,42000,8250"
pts [
"42000,8250"
"42000,6000"
]
)
start &63
end &214
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 76605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76606,0
ro 270
va (VaSet
isHidden 1
)
xt "41000,1250,42000,7350"
st "ETH_SSI_RXD"
blo "41800,7350"
tm "WireNameMgr"
)
)
on &222
)
*339 (Wire
uid 76609,0
shape (OrthoPolyLine
uid 76610,0
va (VaSet
vasetType 3
)
xt "44000,6000,44000,8250"
pts [
"44000,8250"
"44000,6000"
]
)
start &64
end &214
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 76613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76614,0
ro 270
va (VaSet
isHidden 1
)
xt "43000,1250,44000,7250"
st "ETH_SSI_TXD"
blo "43800,7250"
tm "WireNameMgr"
)
)
on &223
)
*340 (Wire
uid 76617,0
shape (OrthoPolyLine
uid 76618,0
va (VaSet
vasetType 3
)
xt "45000,6000,45000,8250"
pts [
"45000,8250"
"45000,6000"
]
)
start &60
end &214
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 76621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76622,0
ro 270
va (VaSet
isHidden 1
)
xt "44000,250,45000,6950"
st "ETH_LIFE_SIGN"
blo "44800,6950"
tm "WireNameMgr"
)
)
on &224
)
*341 (Wire
uid 76625,0
shape (OrthoPolyLine
uid 76626,0
va (VaSet
vasetType 3
)
xt "46000,6000,46000,8250"
pts [
"46000,8250"
"46000,6000"
]
)
start &58
end &214
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 76629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76630,0
ro 270
va (VaSet
isHidden 1
)
xt "45000,2250,46000,7350"
st "ETH_ALARM"
blo "45800,7350"
tm "WireNameMgr"
)
)
on &225
)
*342 (Wire
uid 77207,0
shape (OrthoPolyLine
uid 77208,0
va (VaSet
vasetType 3
)
xt "59750,27000,66000,27000"
pts [
"59750,27000"
"66000,27000"
]
)
start &66
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77212,0
va (VaSet
)
xt "61000,26000,64000,27000"
st "DTEN1"
blo "61000,26800"
tm "WireNameMgr"
)
)
on &226
)
*343 (Wire
uid 77215,0
shape (OrthoPolyLine
uid 77216,0
va (VaSet
vasetType 3
)
xt "59750,28000,66000,28000"
pts [
"59750,28000"
"66000,28000"
]
)
start &67
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77220,0
va (VaSet
)
xt "61000,27000,64000,28000"
st "DTEN2"
blo "61000,27800"
tm "WireNameMgr"
)
)
on &227
)
*344 (Wire
uid 77223,0
shape (OrthoPolyLine
uid 77224,0
va (VaSet
vasetType 3
)
xt "59750,29000,66000,29000"
pts [
"59750,29000"
"66000,29000"
]
)
start &70
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77228,0
va (VaSet
)
xt "61000,28000,63900,29000"
st "DTTX1"
blo "61000,28800"
tm "WireNameMgr"
)
)
on &228
)
*345 (Wire
uid 77231,0
shape (OrthoPolyLine
uid 77232,0
va (VaSet
vasetType 3
)
xt "59750,30000,66000,30000"
pts [
"59750,30000"
"66000,30000"
]
)
start &71
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77236,0
va (VaSet
)
xt "61000,29000,63900,30000"
st "DTTX2"
blo "61000,29800"
tm "WireNameMgr"
)
)
on &229
)
*346 (Wire
uid 77239,0
shape (OrthoPolyLine
uid 77240,0
va (VaSet
vasetType 3
)
xt "59750,31000,66000,31000"
pts [
"59750,31000"
"66000,31000"
]
)
start &72
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77244,0
va (VaSet
)
xt "61000,30000,63700,31000"
st "GPIO1"
blo "61000,30800"
tm "WireNameMgr"
)
)
on &230
)
*347 (Wire
uid 77247,0
shape (OrthoPolyLine
uid 77248,0
va (VaSet
vasetType 3
)
xt "59750,32000,66000,32000"
pts [
"59750,32000"
"66000,32000"
]
)
start &74
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77252,0
va (VaSet
)
xt "61000,31000,64100,32000"
st "GPIO11"
blo "61000,31800"
tm "WireNameMgr"
)
)
on &231
)
*348 (Wire
uid 77255,0
shape (OrthoPolyLine
uid 77256,0
va (VaSet
vasetType 3
)
xt "59750,33000,66000,33000"
pts [
"59750,33000"
"66000,33000"
]
)
start &75
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77260,0
va (VaSet
)
xt "61000,32000,63700,33000"
st "GPIO2"
blo "61000,32800"
tm "WireNameMgr"
)
)
on &232
)
*349 (Wire
uid 77263,0
shape (OrthoPolyLine
uid 77264,0
va (VaSet
vasetType 3
)
xt "59750,34000,66000,34000"
pts [
"59750,34000"
"66000,34000"
]
)
start &76
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77268,0
va (VaSet
)
xt "61000,33000,63700,34000"
st "GPIO3"
blo "61000,33800"
tm "WireNameMgr"
)
)
on &233
)
*350 (Wire
uid 77271,0
shape (OrthoPolyLine
uid 77272,0
va (VaSet
vasetType 3
)
xt "59750,35000,66000,35000"
pts [
"59750,35000"
"66000,35000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77276,0
va (VaSet
)
xt "61000,34000,63700,35000"
st "GPIO8"
blo "61000,34800"
tm "WireNameMgr"
)
)
on &234
)
*351 (Wire
uid 77279,0
shape (OrthoPolyLine
uid 77280,0
va (VaSet
vasetType 3
)
xt "59750,36000,66000,36000"
pts [
"59750,36000"
"66000,36000"
]
)
start &81
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77284,0
va (VaSet
)
xt "61000,35000,63700,36000"
st "GPIO9"
blo "61000,35800"
tm "WireNameMgr"
)
)
on &235
)
*352 (Wire
uid 77287,0
shape (OrthoPolyLine
uid 77288,0
va (VaSet
vasetType 3
)
xt "59750,37000,66000,37000"
pts [
"59750,37000"
"66000,37000"
]
)
start &82
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77292,0
va (VaSet
)
xt "61000,36000,65100,37000"
st "MUX_LOS"
blo "61000,36800"
tm "WireNameMgr"
)
)
on &236
)
*353 (Wire
uid 77295,0
shape (OrthoPolyLine
uid 77296,0
va (VaSet
vasetType 3
)
xt "4000,29000,13250,29000"
pts [
"4000,29000"
"13250,29000"
]
)
end &68
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77300,0
va (VaSet
)
xt "5000,28000,8000,29000"
st "DTRX1"
blo "5000,28800"
tm "WireNameMgr"
)
)
on &237
)
*354 (Wire
uid 77303,0
shape (OrthoPolyLine
uid 77304,0
va (VaSet
vasetType 3
)
xt "4000,30000,13250,30000"
pts [
"4000,30000"
"13250,30000"
]
)
end &69
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77308,0
va (VaSet
)
xt "5000,29000,8000,30000"
st "DTRX2"
blo "5000,29800"
tm "WireNameMgr"
)
)
on &238
)
*355 (Wire
uid 77311,0
shape (OrthoPolyLine
uid 77312,0
va (VaSet
vasetType 3
)
xt "4000,31000,13250,31000"
pts [
"4000,31000"
"13250,31000"
]
)
end &73
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77316,0
va (VaSet
)
xt "5000,30000,8100,31000"
st "GPIO10"
blo "5000,30800"
tm "WireNameMgr"
)
)
on &239
)
*356 (Wire
uid 77319,0
shape (OrthoPolyLine
uid 77320,0
va (VaSet
vasetType 3
)
xt "4000,32000,13250,32000"
pts [
"4000,32000"
"13250,32000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77324,0
va (VaSet
)
xt "5000,31000,7700,32000"
st "GPIO4"
blo "5000,31800"
tm "WireNameMgr"
)
)
on &240
)
*357 (Wire
uid 77327,0
shape (OrthoPolyLine
uid 77328,0
va (VaSet
vasetType 3
)
xt "4000,33000,13250,33000"
pts [
"4000,33000"
"13250,33000"
]
)
end &78
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77332,0
va (VaSet
)
xt "5000,32000,7700,33000"
st "GPIO5"
blo "5000,32800"
tm "WireNameMgr"
)
)
on &241
)
*358 (Wire
uid 77335,0
shape (OrthoPolyLine
uid 77336,0
va (VaSet
vasetType 3
)
xt "4000,34000,13250,34000"
pts [
"4000,34000"
"13250,34000"
]
)
end &79
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77340,0
va (VaSet
)
xt "5000,33000,7700,34000"
st "GPIO7"
blo "5000,33800"
tm "WireNameMgr"
)
)
on &242
)
*359 (Wire
uid 77343,0
shape (OrthoPolyLine
uid 77344,0
va (VaSet
vasetType 3
)
xt "4000,35000,13250,35000"
pts [
"4000,35000"
"13250,35000"
]
)
end &83
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77348,0
va (VaSet
)
xt "5000,34000,12000,35000"
st "ser_bus_clock_out"
blo "5000,34800"
tm "WireNameMgr"
)
)
on &243
)
*360 (Wire
uid 77351,0
shape (OrthoPolyLine
uid 77352,0
va (VaSet
vasetType 3
)
xt "4000,36000,13250,36000"
pts [
"4000,36000"
"13250,36000"
]
)
end &84
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77356,0
va (VaSet
)
xt "5000,35000,11300,36000"
st "ser_bus_data_in"
blo "5000,35800"
tm "WireNameMgr"
)
)
on &244
)
*361 (Wire
uid 77359,0
shape (OrthoPolyLine
uid 77360,0
va (VaSet
vasetType 3
)
xt "4000,37000,13250,37000"
pts [
"4000,37000"
"13250,37000"
]
)
end &85
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 77363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77364,0
va (VaSet
)
xt "5000,36000,11700,37000"
st "ser_bus_data_out"
blo "5000,36800"
tm "WireNameMgr"
)
)
on &245
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *362 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*363 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "59000,-1000,64400,0"
st "Package List"
blo "59000,-200"
)
*364 (MLText
uid 44,0
va (VaSet
)
xt "59000,0,70900,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY O4CV_tb;
USE O4CV_tb.report_assist.all;
LIBRARY std;
USE std.textio.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*366 (Text
uid 47,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*367 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*368 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*369 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*370 (Text
uid 51,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*371 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1282,800"
viewArea "-6200,-12244,76714,39236"
cachedDiagramExtent "2000,-11500,97000,72200"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
lastUid 78033,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*372 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*373 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*374 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*375 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*376 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*377 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*378 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*379 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*380 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*381 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*382 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*383 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*384 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*385 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*386 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*388 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*389 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*390 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*392 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "67000,3000,72400,4000"
st "Declarations"
blo "67000,3800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "67000,4000,69700,5000"
st "Ports:"
blo "67000,4800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "67000,4000,70800,5000"
st "Pre User:"
blo "67000,4800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "69000,5000,85000,6600"
st "signal tdm_wr_i : std_logic;
signal tdm_rxd_i : std_logic;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "67000,4000,74100,5000"
st "Diagram Signals:"
blo "67000,4800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "67000,4000,71700,5000"
st "Post User:"
blo "67000,4800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "67000,3000,67000,3000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 143,0
usingSuid 1
emptyRow *393 (LEmptyRow
)
uid 54,0
optionalChildren [
*394 (RefLabelRowHdr
)
*395 (TitleRowHdr
)
*396 (FilterRowHdr
)
*397 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*398 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*399 (GroupColHdr
tm "GroupColHdrMgr"
)
*400 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*401 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*402 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*403 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*404 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*405 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*406 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_fs"
t "std_logic"
o 1
suid 1,0
)
)
uid 630,0
)
*407 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_wr_n"
t "std_logic"
o 2
suid 2,0
)
)
uid 632,0
)
*408 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_rxd"
t "std_logic"
o 3
suid 3,0
)
)
uid 634,0
)
*409 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_txd"
t "std_logic"
o 4
suid 4,0
)
)
uid 636,0
)
*410 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cs_n"
t "std_logic"
o 5
suid 5,0
)
)
uid 678,0
)
*411 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_n"
t "std_logic"
o 6
suid 6,0
)
)
uid 680,0
)
*412 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_n"
t "std_logic"
o 7
suid 7,0
)
)
uid 682,0
)
*413 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nsk_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 684,0
)
*414 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nsk_adr"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 686,0
)
*415 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "los"
t "std_logic"
o 12
suid 24,0
)
)
uid 1384,0
)
*416 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_n"
t "std_logic"
o 13
suid 25,0
)
)
uid 1386,0
)
*417 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_p"
t "std_logic"
o 14
suid 26,0
)
)
uid 1388,0
)
*418 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_n"
t "std_logic"
o 15
suid 27,0
)
)
uid 1390,0
)
*419 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_p"
t "std_logic"
o 16
suid 28,0
)
)
uid 1392,0
)
*420 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "netarm_porta"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 29,0
)
)
uid 1394,0
)
*421 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "leds"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 19
suid 31,0
)
)
uid 1398,0
)
*422 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr_long"
t "std_logic"
o 20
suid 32,0
)
)
uid 1400,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "otr"
t "std_logic"
o 21
suid 33,0
)
)
uid 1402,0
)
*424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c1"
t "std_logic"
o 22
suid 34,0
)
)
uid 1404,0
)
*425 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c2"
t "std_logic"
o 23
suid 35,0
)
)
uid 1406,0
)
*426 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i1"
t "std_logic"
o 24
suid 36,0
)
)
uid 1408,0
)
*427 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2"
t "std_logic"
o 25
suid 37,0
)
)
uid 1410,0
)
*428 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r1"
t "std_logic"
o 26
suid 38,0
)
)
uid 1412,0
)
*429 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r2"
t "std_logic"
o 27
suid 39,0
)
)
uid 1414,0
)
*430 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s1"
t "std_logic"
o 28
suid 40,0
)
)
uid 1416,0
)
*431 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s2"
t "std_logic"
o 29
suid 41,0
)
)
uid 1418,0
)
*432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t1"
t "std_logic"
o 30
suid 42,0
)
)
uid 1420,0
)
*433 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "t2"
t "std_logic"
o 31
suid 43,0
)
)
uid 1422,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd1"
t "std_logic"
o 32
suid 44,0
)
)
uid 1424,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd2"
t "std_logic"
o 33
suid 45,0
)
)
uid 1426,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd3"
t "std_logic"
o 34
suid 46,0
)
)
uid 1428,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd4"
t "std_logic"
o 35
suid 47,0
)
)
uid 1430,0
)
*438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd5"
t "std_logic"
o 36
suid 48,0
)
)
uid 1432,0
)
*439 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd6"
t "std_logic"
o 37
suid 49,0
)
)
uid 1434,0
)
*440 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts1"
t "std_logic"
o 38
suid 50,0
)
)
uid 1436,0
)
*441 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts2"
t "std_logic"
o 39
suid 51,0
)
)
uid 1438,0
)
*442 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts3"
t "std_logic"
o 40
suid 52,0
)
)
uid 1440,0
)
*443 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts4"
t "std_logic"
o 41
suid 53,0
)
)
uid 1442,0
)
*444 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts5"
t "std_logic"
o 42
suid 54,0
)
)
uid 1444,0
)
*445 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts6"
t "std_logic"
o 43
suid 55,0
)
)
uid 1446,0
)
*446 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts1"
t "std_logic"
o 44
suid 56,0
)
)
uid 1448,0
)
*447 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts2"
t "std_logic"
o 45
suid 57,0
)
)
uid 1450,0
)
*448 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts3"
t "std_logic"
o 46
suid 58,0
)
)
uid 1452,0
)
*449 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts4"
t "std_logic"
o 47
suid 59,0
)
)
uid 1454,0
)
*450 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts5"
t "std_logic"
o 48
suid 60,0
)
)
uid 1456,0
)
*451 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cts6"
t "std_logic"
o 49
suid 61,0
)
)
uid 1458,0
)
*452 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd1"
t "std_logic"
o 50
suid 62,0
)
)
uid 1460,0
)
*453 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd2"
t "std_logic"
o 51
suid 63,0
)
)
uid 1462,0
)
*454 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd3"
t "std_logic"
o 52
suid 64,0
)
)
uid 1464,0
)
*455 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd4"
t "std_logic"
o 53
suid 65,0
)
)
uid 1466,0
)
*456 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd5"
t "std_logic"
o 54
suid 66,0
)
)
uid 1468,0
)
*457 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcd6"
t "std_logic"
o 55
suid 67,0
)
)
uid 1470,0
)
*458 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd1"
t "std_logic"
o 56
suid 68,0
)
)
uid 1472,0
)
*459 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd2"
t "std_logic"
o 57
suid 69,0
)
)
uid 1474,0
)
*460 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd3"
t "std_logic"
o 58
suid 70,0
)
)
uid 1476,0
)
*461 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd4"
t "std_logic"
o 59
suid 71,0
)
)
uid 1478,0
)
*462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd5"
t "std_logic"
o 60
suid 72,0
)
)
uid 1480,0
)
*463 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxd6"
t "std_logic"
o 61
suid 73,0
)
)
uid 1482,0
)
*464 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc1"
t "std_logic"
o 62
suid 74,0
)
)
uid 1484,0
)
*465 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc2"
t "std_logic"
o 63
suid 75,0
)
)
uid 1486,0
)
*466 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc3"
t "std_logic"
o 64
suid 76,0
)
)
uid 1488,0
)
*467 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc4"
t "std_logic"
o 65
suid 77,0
)
)
uid 1490,0
)
*468 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc5"
t "std_logic"
o 66
suid 78,0
)
)
uid 1492,0
)
*469 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxc6"
t "std_logic"
o 67
suid 79,0
)
)
uid 1494,0
)
*470 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_d"
t "std_logic"
o 68
suid 80,0
)
)
uid 1496,0
)
*471 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport0_sclk"
t "std_logic"
o 69
suid 81,0
)
)
uid 1498,0
)
*472 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_d"
t "std_logic"
o 70
suid 82,0
)
)
uid 1500,0
)
*473 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sport2_sclk"
t "std_logic"
o 71
suid 83,0
)
)
uid 1502,0
)
*474 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "con"
t "std_logic"
o 72
suid 84,0
)
)
uid 1504,0
)
*475 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ind"
t "std_logic"
o 73
suid 85,0
)
)
uid 1506,0
)
*476 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testcase"
t "t_testcase"
o 74
suid 87,0
)
)
uid 1508,0
)
*477 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_nskdsp_ok"
t "std_logic"
o 76
suid 90,0
)
)
uid 2020,0
)
*478 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_sport13_ok"
t "std_logic"
o 75
suid 91,0
)
)
uid 2022,0
)
*479 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_system_ok"
t "std_logic"
o 77
suid 93,0
)
)
uid 2039,0
)
*480 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_n"
t "std_logic"
o 11
suid 94,0
)
)
uid 2043,0
)
*481 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_32M"
t "std_logic"
o 79
suid 98,0
)
)
uid 2077,0
)
*482 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_g703_if_ok"
t "std_logic"
o 78
suid 100,0
)
)
uid 2103,0
)
*483 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_lan_if_ok"
t "std_logic"
o 79
suid 102,0
)
)
uid 2105,0
)
*484 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_ofdmdsp_ok"
t "std_logic"
o 81
suid 105,0
)
)
uid 2143,0
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_v24_if_ok"
t "std_logic"
o 82
suid 107,0
)
)
uid 2145,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_v11_if_ok"
t "std_logic"
o 80
suid 108,0
)
)
uid 2149,0
)
*487 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_data"
t "std_logic"
o 83
suid 111,0
)
)
uid 2597,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 83
suid 114,0
)
)
uid 26137,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tpads_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 84
suid 115,0
)
)
uid 26139,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_DCD"
t "std_logic"
o 85
suid 116,0
)
)
uid 76631,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_CLK"
t "std_logic"
o 86
suid 117,0
)
)
uid 76633,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_FSP"
t "std_logic"
o 87
suid 118,0
)
)
uid 76635,0
)
*493 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_WARNING"
t "std_logic"
o 88
suid 119,0
)
)
uid 76637,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_RXD"
t "std_logic"
o 89
suid 120,0
)
)
uid 76639,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_SSI_TXD"
t "std_logic"
o 90
suid 121,0
)
)
uid 76641,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_LIFE_SIGN"
t "std_logic"
o 91
suid 122,0
)
)
uid 76643,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ETH_ALARM"
t "std_logic"
o 92
suid 123,0
)
)
uid 76645,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN1"
t "std_logic"
o 93
suid 124,0
)
)
uid 77365,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN2"
t "std_logic"
o 94
suid 125,0
)
)
uid 77367,0
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX1"
t "std_logic"
o 95
suid 126,0
)
)
uid 77369,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX2"
t "std_logic"
o 96
suid 127,0
)
)
uid 77371,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO1"
t "std_logic"
o 97
suid 128,0
)
)
uid 77373,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO11"
t "std_logic"
o 98
suid 129,0
)
)
uid 77375,0
)
*504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO2"
t "std_logic"
o 99
suid 130,0
)
)
uid 77377,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO3"
t "std_logic"
o 100
suid 131,0
)
)
uid 77379,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO8"
t "std_logic"
o 101
suid 132,0
)
)
uid 77381,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO9"
t "std_logic"
o 102
suid 133,0
)
)
uid 77383,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MUX_LOS"
t "std_logic"
o 103
suid 134,0
)
)
uid 77385,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX1"
t "std_logic"
o 104
suid 135,0
)
)
uid 77387,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX2"
t "std_logic"
o 105
suid 136,0
)
)
uid 77389,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO10"
t "std_logic"
o 106
suid 137,0
)
)
uid 77391,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO4"
t "std_logic"
o 107
suid 138,0
)
)
uid 77393,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO5"
t "std_logic"
o 108
suid 139,0
)
)
uid 77395,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GPIO7"
t "std_logic"
o 109
suid 140,0
)
)
uid 77397,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_clock_out"
t "std_logic"
o 110
suid 141,0
)
)
uid 77399,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_in"
t "std_logic"
o 111
suid 142,0
)
)
uid 77401,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ser_bus_data_out"
t "std_logic"
o 112
suid 143,0
)
)
uid 77403,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*518 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *519 (MRCItem
litem &393
pos 112
dimension 20
)
uid 69,0
optionalChildren [
*520 (MRCItem
litem &394
pos 0
dimension 20
uid 70,0
)
*521 (MRCItem
litem &395
pos 1
dimension 23
uid 71,0
)
*522 (MRCItem
litem &396
pos 2
hidden 1
dimension 20
uid 72,0
)
*523 (MRCItem
litem &406
pos 0
dimension 20
uid 631,0
)
*524 (MRCItem
litem &407
pos 1
dimension 20
uid 633,0
)
*525 (MRCItem
litem &408
pos 2
dimension 20
uid 635,0
)
*526 (MRCItem
litem &409
pos 3
dimension 20
uid 637,0
)
*527 (MRCItem
litem &410
pos 4
dimension 20
uid 679,0
)
*528 (MRCItem
litem &411
pos 5
dimension 20
uid 681,0
)
*529 (MRCItem
litem &412
pos 6
dimension 20
uid 683,0
)
*530 (MRCItem
litem &413
pos 7
dimension 20
uid 685,0
)
*531 (MRCItem
litem &414
pos 8
dimension 20
uid 687,0
)
*532 (MRCItem
litem &415
pos 9
dimension 20
uid 1385,0
)
*533 (MRCItem
litem &416
pos 10
dimension 20
uid 1387,0
)
*534 (MRCItem
litem &417
pos 11
dimension 20
uid 1389,0
)
*535 (MRCItem
litem &418
pos 12
dimension 20
uid 1391,0
)
*536 (MRCItem
litem &419
pos 13
dimension 20
uid 1393,0
)
*537 (MRCItem
litem &420
pos 14
dimension 20
uid 1395,0
)
*538 (MRCItem
litem &421
pos 15
dimension 20
uid 1399,0
)
*539 (MRCItem
litem &422
pos 16
dimension 20
uid 1401,0
)
*540 (MRCItem
litem &423
pos 17
dimension 20
uid 1403,0
)
*541 (MRCItem
litem &424
pos 18
dimension 20
uid 1405,0
)
*542 (MRCItem
litem &425
pos 19
dimension 20
uid 1407,0
)
*543 (MRCItem
litem &426
pos 20
dimension 20
uid 1409,0
)
*544 (MRCItem
litem &427
pos 21
dimension 20
uid 1411,0
)
*545 (MRCItem
litem &428
pos 22
dimension 20
uid 1413,0
)
*546 (MRCItem
litem &429
pos 23
dimension 20
uid 1415,0
)
*547 (MRCItem
litem &430
pos 24
dimension 20
uid 1417,0
)
*548 (MRCItem
litem &431
pos 25
dimension 20
uid 1419,0
)
*549 (MRCItem
litem &432
pos 26
dimension 20
uid 1421,0
)
*550 (MRCItem
litem &433
pos 27
dimension 20
uid 1423,0
)
*551 (MRCItem
litem &434
pos 28
dimension 20
uid 1425,0
)
*552 (MRCItem
litem &435
pos 29
dimension 20
uid 1427,0
)
*553 (MRCItem
litem &436
pos 30
dimension 20
uid 1429,0
)
*554 (MRCItem
litem &437
pos 31
dimension 20
uid 1431,0
)
*555 (MRCItem
litem &438
pos 32
dimension 20
uid 1433,0
)
*556 (MRCItem
litem &439
pos 33
dimension 20
uid 1435,0
)
*557 (MRCItem
litem &440
pos 34
dimension 20
uid 1437,0
)
*558 (MRCItem
litem &441
pos 35
dimension 20
uid 1439,0
)
*559 (MRCItem
litem &442
pos 36
dimension 20
uid 1441,0
)
*560 (MRCItem
litem &443
pos 37
dimension 20
uid 1443,0
)
*561 (MRCItem
litem &444
pos 38
dimension 20
uid 1445,0
)
*562 (MRCItem
litem &445
pos 39
dimension 20
uid 1447,0
)
*563 (MRCItem
litem &446
pos 40
dimension 20
uid 1449,0
)
*564 (MRCItem
litem &447
pos 41
dimension 20
uid 1451,0
)
*565 (MRCItem
litem &448
pos 42
dimension 20
uid 1453,0
)
*566 (MRCItem
litem &449
pos 43
dimension 20
uid 1455,0
)
*567 (MRCItem
litem &450
pos 44
dimension 20
uid 1457,0
)
*568 (MRCItem
litem &451
pos 45
dimension 20
uid 1459,0
)
*569 (MRCItem
litem &452
pos 46
dimension 20
uid 1461,0
)
*570 (MRCItem
litem &453
pos 47
dimension 20
uid 1463,0
)
*571 (MRCItem
litem &454
pos 48
dimension 20
uid 1465,0
)
*572 (MRCItem
litem &455
pos 49
dimension 20
uid 1467,0
)
*573 (MRCItem
litem &456
pos 50
dimension 20
uid 1469,0
)
*574 (MRCItem
litem &457
pos 51
dimension 20
uid 1471,0
)
*575 (MRCItem
litem &458
pos 52
dimension 20
uid 1473,0
)
*576 (MRCItem
litem &459
pos 53
dimension 20
uid 1475,0
)
*577 (MRCItem
litem &460
pos 54
dimension 20
uid 1477,0
)
*578 (MRCItem
litem &461
pos 55
dimension 20
uid 1479,0
)
*579 (MRCItem
litem &462
pos 56
dimension 20
uid 1481,0
)
*580 (MRCItem
litem &463
pos 57
dimension 20
uid 1483,0
)
*581 (MRCItem
litem &464
pos 58
dimension 20
uid 1485,0
)
*582 (MRCItem
litem &465
pos 59
dimension 20
uid 1487,0
)
*583 (MRCItem
litem &466
pos 60
dimension 20
uid 1489,0
)
*584 (MRCItem
litem &467
pos 61
dimension 20
uid 1491,0
)
*585 (MRCItem
litem &468
pos 62
dimension 20
uid 1493,0
)
*586 (MRCItem
litem &469
pos 63
dimension 20
uid 1495,0
)
*587 (MRCItem
litem &470
pos 64
dimension 20
uid 1497,0
)
*588 (MRCItem
litem &471
pos 65
dimension 20
uid 1499,0
)
*589 (MRCItem
litem &472
pos 66
dimension 20
uid 1501,0
)
*590 (MRCItem
litem &473
pos 67
dimension 20
uid 1503,0
)
*591 (MRCItem
litem &474
pos 68
dimension 20
uid 1505,0
)
*592 (MRCItem
litem &475
pos 69
dimension 20
uid 1507,0
)
*593 (MRCItem
litem &476
pos 70
dimension 20
uid 1509,0
)
*594 (MRCItem
litem &477
pos 71
dimension 20
uid 2021,0
)
*595 (MRCItem
litem &478
pos 72
dimension 20
uid 2023,0
)
*596 (MRCItem
litem &479
pos 73
dimension 20
uid 2040,0
)
*597 (MRCItem
litem &480
pos 74
dimension 20
uid 2044,0
)
*598 (MRCItem
litem &481
pos 75
dimension 20
uid 2078,0
)
*599 (MRCItem
litem &482
pos 76
dimension 20
uid 2104,0
)
*600 (MRCItem
litem &483
pos 77
dimension 20
uid 2106,0
)
*601 (MRCItem
litem &484
pos 78
dimension 20
uid 2144,0
)
*602 (MRCItem
litem &485
pos 79
dimension 20
uid 2146,0
)
*603 (MRCItem
litem &486
pos 80
dimension 20
uid 2150,0
)
*604 (MRCItem
litem &487
pos 81
dimension 20
uid 2598,0
)
*605 (MRCItem
litem &488
pos 82
dimension 20
uid 26138,0
)
*606 (MRCItem
litem &489
pos 83
dimension 20
uid 26140,0
)
*607 (MRCItem
litem &490
pos 84
dimension 20
uid 76632,0
)
*608 (MRCItem
litem &491
pos 85
dimension 20
uid 76634,0
)
*609 (MRCItem
litem &492
pos 86
dimension 20
uid 76636,0
)
*610 (MRCItem
litem &493
pos 87
dimension 20
uid 76638,0
)
*611 (MRCItem
litem &494
pos 88
dimension 20
uid 76640,0
)
*612 (MRCItem
litem &495
pos 89
dimension 20
uid 76642,0
)
*613 (MRCItem
litem &496
pos 90
dimension 20
uid 76644,0
)
*614 (MRCItem
litem &497
pos 91
dimension 20
uid 76646,0
)
*615 (MRCItem
litem &498
pos 92
dimension 20
uid 77366,0
)
*616 (MRCItem
litem &499
pos 93
dimension 20
uid 77368,0
)
*617 (MRCItem
litem &500
pos 94
dimension 20
uid 77370,0
)
*618 (MRCItem
litem &501
pos 95
dimension 20
uid 77372,0
)
*619 (MRCItem
litem &502
pos 96
dimension 20
uid 77374,0
)
*620 (MRCItem
litem &503
pos 97
dimension 20
uid 77376,0
)
*621 (MRCItem
litem &504
pos 98
dimension 20
uid 77378,0
)
*622 (MRCItem
litem &505
pos 99
dimension 20
uid 77380,0
)
*623 (MRCItem
litem &506
pos 100
dimension 20
uid 77382,0
)
*624 (MRCItem
litem &507
pos 101
dimension 20
uid 77384,0
)
*625 (MRCItem
litem &508
pos 102
dimension 20
uid 77386,0
)
*626 (MRCItem
litem &509
pos 103
dimension 20
uid 77388,0
)
*627 (MRCItem
litem &510
pos 104
dimension 20
uid 77390,0
)
*628 (MRCItem
litem &511
pos 105
dimension 20
uid 77392,0
)
*629 (MRCItem
litem &512
pos 106
dimension 20
uid 77394,0
)
*630 (MRCItem
litem &513
pos 107
dimension 20
uid 77396,0
)
*631 (MRCItem
litem &514
pos 108
dimension 20
uid 77398,0
)
*632 (MRCItem
litem &515
pos 109
dimension 20
uid 77400,0
)
*633 (MRCItem
litem &516
pos 110
dimension 20
uid 77402,0
)
*634 (MRCItem
litem &517
pos 111
dimension 20
uid 77404,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*635 (MRCItem
litem &397
pos 0
dimension 20
uid 74,0
)
*636 (MRCItem
litem &399
pos 1
dimension 50
uid 75,0
)
*637 (MRCItem
litem &400
pos 2
dimension 100
uid 76,0
)
*638 (MRCItem
litem &401
pos 3
dimension 50
uid 77,0
)
*639 (MRCItem
litem &402
pos 4
dimension 100
uid 78,0
)
*640 (MRCItem
litem &403
pos 5
dimension 100
uid 79,0
)
*641 (MRCItem
litem &404
pos 6
dimension 50
uid 80,0
)
*642 (MRCItem
litem &405
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *643 (LEmptyRow
)
uid 76134,0
optionalChildren [
*644 (RefLabelRowHdr
)
*645 (TitleRowHdr
)
*646 (FilterRowHdr
)
*647 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*648 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*649 (GroupColHdr
tm "GroupColHdrMgr"
)
*650 (NameColHdr
tm "GenericNameColHdrMgr"
)
*651 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*652 (InitColHdr
tm "GenericValueColHdrMgr"
)
*653 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*654 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 76146,0
optionalChildren [
*655 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *656 (MRCItem
litem &643
pos 0
dimension 20
)
uid 76148,0
optionalChildren [
*657 (MRCItem
litem &644
pos 0
dimension 20
uid 76149,0
)
*658 (MRCItem
litem &645
pos 1
dimension 23
uid 76150,0
)
*659 (MRCItem
litem &646
pos 2
hidden 1
dimension 20
uid 76151,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 76152,0
optionalChildren [
*660 (MRCItem
litem &647
pos 0
dimension 20
uid 76153,0
)
*661 (MRCItem
litem &649
pos 1
dimension 50
uid 76154,0
)
*662 (MRCItem
litem &650
pos 2
dimension 100
uid 76155,0
)
*663 (MRCItem
litem &651
pos 3
dimension 100
uid 76156,0
)
*664 (MRCItem
litem &652
pos 4
dimension 50
uid 76157,0
)
*665 (MRCItem
litem &653
pos 5
dimension 50
uid 76158,0
)
*666 (MRCItem
litem &654
pos 6
dimension 80
uid 76159,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 76147,0
vaOverrides [
]
)
]
)
uid 76133,0
type 1
)
activeModelName "BlockDiag"
)
