<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PipelinedProc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUControltb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControltb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchComputation_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BranchComputationtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchComputationtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXMEM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EXMEM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXMEM_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXMEMtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ForwardingUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ForwardingUnit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ForwardingUnittb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ForwardingUnittb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HazardDetectionUnit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HazardDetectionUnit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HazardDetectionUnit_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDEX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDEX_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDEX_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDEX_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDEXtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDEXtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFID_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFIDtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFIDtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstrMem_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstrMem_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstrMem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstrMem_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstrMemtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstrMemtb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMWB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMWBtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMWBtb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MainUwU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainUwU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainUwU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainUwU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainUwU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MainUwU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainUwU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MainUwU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MainUwU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MainUwU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainUwU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MainUwU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainUwU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainUwU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MainUwU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MainUwU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MainUwU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MainUwU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MainUwU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainUwU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainUwU_TB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainUwU_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainUwU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MainUwU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainUwU_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainUwU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainUwU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainUwU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MainUwU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainUwU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainUwU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MainUwU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MainUwU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainUwU_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainUwU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainUwU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MainUwU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MainUwU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainUwU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainUwUtb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainUwUtb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MainUwUtb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainUwUtb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCAdder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFilebt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFilebt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUnit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUnit_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlUnittb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUnittb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mainuwu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mainuwu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mainuwu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux32b_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signExt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1687155502" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1687155502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687530988" xil_pn:in_ck="-7546477238072568755" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1687530988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUControltb.v"/>
      <outfile xil_pn:name="ALUtb.v"/>
      <outfile xil_pn:name="BranchComputation.v"/>
      <outfile xil_pn:name="BranchComputationtb.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnittb.v"/>
      <outfile xil_pn:name="DataMem.v"/>
      <outfile xil_pn:name="DataMemtb.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="EXMEMtb.v"/>
      <outfile xil_pn:name="ForwardingUnit.v"/>
      <outfile xil_pn:name="ForwardingUnittb.v"/>
      <outfile xil_pn:name="HazardDetectionUnit.v"/>
      <outfile xil_pn:name="HazardDetectionUnit_tb.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IDEXtb.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="IFIDtb.v"/>
      <outfile xil_pn:name="InstrMem.v"/>
      <outfile xil_pn:name="InstrMemtb.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="MEMWBtb.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2.v"/>
      <outfile xil_pn:name="MainUwU.v"/>
      <outfile xil_pn:name="MainUwUtb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCModule.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFilebt.v"/>
      <outfile xil_pn:name="SignExt.v"/>
      <outfile xil_pn:name="jumpAddressConcat.v"/>
      <outfile xil_pn:name="mux1b.v"/>
      <outfile xil_pn:name="mux3x1.v"/>
      <outfile xil_pn:name="shiftLeftForJump.v"/>
    </transform>
    <transform xil_pn:end_ts="1687413687" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5297723182057072467" xil_pn:start_ts="1687413687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687413687" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7377742490194311919" xil_pn:start_ts="1687413687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687251666" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2836192908375307318" xil_pn:start_ts="1687251666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687530993" xil_pn:in_ck="-7546477238072568755" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1687530993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUControltb.v"/>
      <outfile xil_pn:name="ALUtb.v"/>
      <outfile xil_pn:name="BranchComputation.v"/>
      <outfile xil_pn:name="BranchComputationtb.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnittb.v"/>
      <outfile xil_pn:name="DataMem.v"/>
      <outfile xil_pn:name="DataMemtb.v"/>
      <outfile xil_pn:name="EXMEM.v"/>
      <outfile xil_pn:name="EXMEMtb.v"/>
      <outfile xil_pn:name="ForwardingUnit.v"/>
      <outfile xil_pn:name="ForwardingUnittb.v"/>
      <outfile xil_pn:name="HazardDetectionUnit.v"/>
      <outfile xil_pn:name="HazardDetectionUnit_tb.v"/>
      <outfile xil_pn:name="IDEX.v"/>
      <outfile xil_pn:name="IDEXtb.v"/>
      <outfile xil_pn:name="IFID.v"/>
      <outfile xil_pn:name="IFIDtb.v"/>
      <outfile xil_pn:name="InstrMem.v"/>
      <outfile xil_pn:name="InstrMemtb.v"/>
      <outfile xil_pn:name="MEMWB.v"/>
      <outfile xil_pn:name="MEMWBtb.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2.v"/>
      <outfile xil_pn:name="MainUwU.v"/>
      <outfile xil_pn:name="MainUwUtb.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCModule.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFilebt.v"/>
      <outfile xil_pn:name="SignExt.v"/>
      <outfile xil_pn:name="jumpAddressConcat.v"/>
      <outfile xil_pn:name="mux1b.v"/>
      <outfile xil_pn:name="mux3x1.v"/>
      <outfile xil_pn:name="shiftLeftForJump.v"/>
    </transform>
    <transform xil_pn:end_ts="1687530997" xil_pn:in_ck="-7546477238072568755" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4597268179894886181" xil_pn:start_ts="1687530993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainUwUtb_beh.prj"/>
      <outfile xil_pn:name="MainUwUtb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1687530998" xil_pn:in_ck="-4986244004082316831" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4415011690886059144" xil_pn:start_ts="1687530997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainUwUtb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6196147256627091653" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2836192908375307318" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1424450448153194243" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687338215" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6166568403577106324" xil_pn:start_ts="1687338215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687427971" xil_pn:in_ck="-4047683945136265207" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3403261447337111207" xil_pn:start_ts="1687427786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainUwU.lso"/>
      <outfile xil_pn:name="MainUwU.ngc"/>
      <outfile xil_pn:name="MainUwU.ngr"/>
      <outfile xil_pn:name="MainUwU.prj"/>
      <outfile xil_pn:name="MainUwU.stx"/>
      <outfile xil_pn:name="MainUwU.syr"/>
      <outfile xil_pn:name="MainUwU.xst"/>
      <outfile xil_pn:name="MainUwU_TB_stx_beh.prj"/>
      <outfile xil_pn:name="MainUwU_stx_beh.prj"/>
      <outfile xil_pn:name="MainUwU_xst.xrpt"/>
      <outfile xil_pn:name="MainUwUtb_beh.prj"/>
      <outfile xil_pn:name="MainUwUtb_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1687340987" xil_pn:in_ck="3089465927562" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981233312871464" xil_pn:start_ts="1687340987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1687427994" xil_pn:in_ck="-3088846287169683914" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-50573502773078837" xil_pn:start_ts="1687427971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainUwU.bld"/>
      <outfile xil_pn:name="MainUwU.ngd"/>
      <outfile xil_pn:name="MainUwU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1687428051" xil_pn:in_ck="-3088846287169683913" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1687427994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MainUwU.pcf"/>
      <outfile xil_pn:name="MainUwU_map.map"/>
      <outfile xil_pn:name="MainUwU_map.mrp"/>
      <outfile xil_pn:name="MainUwU_map.ncd"/>
      <outfile xil_pn:name="MainUwU_map.ngm"/>
      <outfile xil_pn:name="MainUwU_map.xrpt"/>
      <outfile xil_pn:name="MainUwU_summary.xml"/>
      <outfile xil_pn:name="MainUwU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1687428141" xil_pn:in_ck="8313688697127997648" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1687428051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainUwU.ncd"/>
      <outfile xil_pn:name="MainUwU.pad"/>
      <outfile xil_pn:name="MainUwU.par"/>
      <outfile xil_pn:name="MainUwU.ptwx"/>
      <outfile xil_pn:name="MainUwU.unroutes"/>
      <outfile xil_pn:name="MainUwU.xpi"/>
      <outfile xil_pn:name="MainUwU_pad.csv"/>
      <outfile xil_pn:name="MainUwU_pad.txt"/>
      <outfile xil_pn:name="MainUwU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1687428202" xil_pn:in_ck="122585971320463465" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1687428141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="MainUwU.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mainuwu.bgn"/>
      <outfile xil_pn:name="mainuwu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1687428141" xil_pn:in_ck="-3088846287169684045" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1687428116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainUwU.twr"/>
      <outfile xil_pn:name="MainUwU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
