<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7P2_BNM_IML.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControllerReadTempI2C_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControllerReadTempI2C_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControllerReadTempI2C_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControllerReadTempI2C_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DelayLoop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DelayLoop_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="I2C_Controller_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7phase2i2c2019falljjs_jjs.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7phase2i2c2019falljjs_jjs.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7phase2i2c2019falljjs_jjs.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572273619" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1572273619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572276869" xil_pn:in_ck="-3037320450163834950" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1572276869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCDto7Segment.v"/>
      <outfile xil_pn:name="ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb.v"/>
      <outfile xil_pn:name="DelayLoop.v"/>
      <outfile xil_pn:name="DisplayMux.v"/>
      <outfile xil_pn:name="I2C_BaudRateGenerator.v"/>
      <outfile xil_pn:name="I2C_Controller.v"/>
      <outfile xil_pn:name="I2C_DataUnit.v"/>
      <outfile xil_pn:name="I2C_SDAmodule.v"/>
      <outfile xil_pn:name="I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="Lab7I2Cphase1Fall2019JJS_JJS.v"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.v"/>
      <outfile xil_pn:name="OneTemperatureConverter.v"/>
      <outfile xil_pn:name="ReadTempI2C2019fall.v"/>
      <outfile xil_pn:name="Refreshing7Seg.v"/>
      <outfile xil_pn:name="SevenSegDriver.v"/>
    </transform>
    <transform xil_pn:end_ts="1572277038" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4763151356803916160" xil_pn:start_ts="1572277038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572277038" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="702051098940455230" xil_pn:start_ts="1572277038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572273623" xil_pn:in_ck="1199406985646337" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8662455595923564611" xil_pn:start_ts="1572273623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/SystemClk75MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1572276869" xil_pn:in_ck="-8911650322186932345" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1572276869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCDto7Segment.v"/>
      <outfile xil_pn:name="ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb.v"/>
      <outfile xil_pn:name="DelayLoop.v"/>
      <outfile xil_pn:name="DisplayMux.v"/>
      <outfile xil_pn:name="I2C_BaudRateGenerator.v"/>
      <outfile xil_pn:name="I2C_Controller.v"/>
      <outfile xil_pn:name="I2C_DataUnit.v"/>
      <outfile xil_pn:name="I2C_SDAmodule.v"/>
      <outfile xil_pn:name="I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="Lab7I2Cphase1Fall2019JJS_JJS.v"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.v"/>
      <outfile xil_pn:name="OneTemperatureConverter.v"/>
      <outfile xil_pn:name="ReadTempI2C2019fall.v"/>
      <outfile xil_pn:name="Refreshing7Seg.v"/>
      <outfile xil_pn:name="SevenSegDriver.v"/>
      <outfile xil_pn:name="ipcore_dir/SystemClk75MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1572277041" xil_pn:in_ck="-8911650322186932345" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3206147900777524127" xil_pn:start_ts="1572277038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_beh.prj"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1572277041" xil_pn:in_ck="6265177214386616864" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="242281347042642242" xil_pn:start_ts="1572277041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7978756067691806164" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:in_ck="1199406985646337" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8662455595923564611" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/SystemClk75MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:in_ck="39580430526335888" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4757037079096661206" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:in_ck="39580430526335888" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572023706" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4081079478292500045" xil_pn:start_ts="1572023706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572278551" xil_pn:in_ck="7301079966480589018" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="9107528262948587186" xil_pn:start_ts="1572278526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.lso"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngc"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.prj"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.stx"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.syr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.xst"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572274671" xil_pn:in_ck="-5506829791219649056" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="104886376543197313" xil_pn:start_ts="1572274671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572278557" xil_pn:in_ck="-7777948412760749488" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8067144585341799460" xil_pn:start_ts="1572278551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.bld"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ngd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1572278577" xil_pn:in_ck="-6223795177651384751" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1572278557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.pcf"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.map"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.mrp"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.ncd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.ngm"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_map.xrpt"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_summary.xml"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1572278600" xil_pn:in_ck="5985832449984705002" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1572278577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ncd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.pad"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.par"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ptwx"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.unroutes"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.xpi"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_pad.csv"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_pad.txt"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1572278620" xil_pn:in_ck="7632269986185481218" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1572278600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7phase2i2c2019falljjs_jjs.bgn"/>
      <outfile xil_pn:name="lab7phase2i2c2019falljjs_jjs.bit"/>
      <outfile xil_pn:name="lab7phase2i2c2019falljjs_jjs.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572278600" xil_pn:in_ck="-8457837401282462259" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1572278595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.twr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2019FallJJS_JJS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
