
led_control_with_button_interrupt_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003098  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003228  08003228  00013228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800324c  0800324c  0001324c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003250  08003250  00013250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  08003254  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  7 .bss          00012e48  2000002c  2000002c  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012e74  20012e74  0002002c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cfbb  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002025  00000000  00000000  0002d017  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000be8  00000000  00000000  0002f040  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ae0  00000000  00000000  0002fc28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005fa2  00000000  00000000  00030708  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000476d  00000000  00000000  000366aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ae17  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003114  00000000  00000000  0003ae94  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003dfa8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003210 	.word	0x08003210

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	08003210 	.word	0x08003210

080001d0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
 80001d8:	460b      	mov	r3, r1
 80001da:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <DAC_SetChannel1Data+0x34>)
 80001e2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	3308      	adds	r3, #8
 80001ec:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	461a      	mov	r2, r3
 80001f2:	887b      	ldrh	r3, [r7, #2]
 80001f4:	6013      	str	r3, [r2, #0]
}
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40007400 	.word	0x40007400

08000208 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <DMA_Init+0xac>)
 8000220:	4013      	ands	r3, r2
 8000222:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000250:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800025c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	4313      	orrs	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	f023 0307 	bic.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4313      	orrs	r3, r2
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	4313      	orrs	r3, r2
 8000286:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60da      	str	r2, [r3, #12]
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	f01c803f 	.word	0xf01c803f

080002b8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d006      	beq.n	80002d8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0201 	orr.w	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002d6:	e005      	b.n	80002e4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 0201 	bic.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000308:	2301      	movs	r3, #1
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	e001      	b.n	8000312 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3714      	adds	r7, #20
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800032a:	2300      	movs	r3, #0
 800032c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a15      	ldr	r2, [pc, #84]	; (800038c <DMA_GetFlagStatus+0x6c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d802      	bhi.n	8000340 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <DMA_GetFlagStatus+0x70>)
 800033c:	613b      	str	r3, [r7, #16]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <DMA_GetFlagStatus+0x74>)
 8000342:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000362:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000366:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	4013      	ands	r3, r2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000372:	2301      	movs	r3, #1
 8000374:	75fb      	strb	r3, [r7, #23]
 8000376:	e001      	b.n	800037c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800037c:	7dfb      	ldrb	r3, [r7, #23]
}
 800037e:	4618      	mov	r0, r3
 8000380:	371c      	adds	r7, #28
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	4002640f 	.word	0x4002640f
 8000390:	40026000 	.word	0x40026000
 8000394:	40026400 	.word	0x40026400

08000398 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DMA_ClearFlag+0x50>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d802      	bhi.n	80003b0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <DMA_ClearFlag+0x54>)
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	e001      	b.n	80003b4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <DMA_ClearFlag+0x58>)
 80003b2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d007      	beq.n	80003ce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003cc:	e006      	b.n	80003dc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	6093      	str	r3, [r2, #8]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	4002640f 	.word	0x4002640f
 80003ec:	40026000 	.word	0x40026000
 80003f0:	40026400 	.word	0x40026400

080003f4 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000400:	4b34      	ldr	r3, [pc, #208]	; (80004d4 <EXTI_Init+0xe0>)
 8000402:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	799b      	ldrb	r3, [r3, #6]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d04f      	beq.n	80004ac <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800040c:	4931      	ldr	r1, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 800040e:	4b31      	ldr	r3, [pc, #196]	; (80004d4 <EXTI_Init+0xe0>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	43db      	mvns	r3, r3
 8000418:	4013      	ands	r3, r2
 800041a:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800041c:	492d      	ldr	r1, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 800041e:	4b2d      	ldr	r3, [pc, #180]	; (80004d4 <EXTI_Init+0xe0>)
 8000420:	685a      	ldr	r2, [r3, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	43db      	mvns	r3, r3
 8000428:	4013      	ands	r3, r2
 800042a:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	791b      	ldrb	r3, [r3, #4]
 8000430:	461a      	mov	r2, r3
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	4413      	add	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	6811      	ldr	r1, [r2, #0]
 800043e:	687a      	ldr	r2, [r7, #4]
 8000440:	6812      	ldr	r2, [r2, #0]
 8000442:	430a      	orrs	r2, r1
 8000444:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000446:	4923      	ldr	r1, [pc, #140]	; (80004d4 <EXTI_Init+0xe0>)
 8000448:	4b22      	ldr	r3, [pc, #136]	; (80004d4 <EXTI_Init+0xe0>)
 800044a:	689a      	ldr	r2, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	43db      	mvns	r3, r3
 8000452:	4013      	ands	r3, r2
 8000454:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000456:	491f      	ldr	r1, [pc, #124]	; (80004d4 <EXTI_Init+0xe0>)
 8000458:	4b1e      	ldr	r3, [pc, #120]	; (80004d4 <EXTI_Init+0xe0>)
 800045a:	68da      	ldr	r2, [r3, #12]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	43db      	mvns	r3, r3
 8000462:	4013      	ands	r3, r2
 8000464:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	795b      	ldrb	r3, [r3, #5]
 800046a:	2b10      	cmp	r3, #16
 800046c:	d10e      	bne.n	800048c <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800046e:	4919      	ldr	r1, [pc, #100]	; (80004d4 <EXTI_Init+0xe0>)
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <EXTI_Init+0xe0>)
 8000472:	689a      	ldr	r2, [r3, #8]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4313      	orrs	r3, r2
 800047a:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800047c:	4915      	ldr	r1, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <EXTI_Init+0xe0>)
 8000480:	68da      	ldr	r2, [r3, #12]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4313      	orrs	r3, r2
 8000488:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800048a:	e01d      	b.n	80004c8 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 800048c:	4b11      	ldr	r3, [pc, #68]	; (80004d4 <EXTI_Init+0xe0>)
 800048e:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	795b      	ldrb	r3, [r3, #5]
 8000494:	461a      	mov	r2, r3
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	4413      	add	r3, r2
 800049a:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	68fa      	ldr	r2, [r7, #12]
 80004a0:	6811      	ldr	r1, [r2, #0]
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	430a      	orrs	r2, r1
 80004a8:	601a      	str	r2, [r3, #0]
}
 80004aa:	e00d      	b.n	80004c8 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	791b      	ldrb	r3, [r3, #4]
 80004b0:	461a      	mov	r2, r3
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	4413      	add	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	6811      	ldr	r1, [r2, #0]
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	6812      	ldr	r2, [r2, #0]
 80004c2:	43d2      	mvns	r2, r2
 80004c4:	400a      	ands	r2, r1
 80004c6:	601a      	str	r2, [r3, #0]
}
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40013c00 	.word	0x40013c00

080004d8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <EXTI_ClearITPendingBit+0x1c>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	6153      	str	r3, [r2, #20]
}
 80004e6:	bf00      	nop
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40013c00 	.word	0x40013c00

080004f8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b087      	sub	sp, #28
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
 8000512:	e076      	b.n	8000602 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000514:	2201      	movs	r2, #1
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	fa02 f303 	lsl.w	r3, r2, r3
 800051c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	693b      	ldr	r3, [r7, #16]
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	429a      	cmp	r2, r3
 800052e:	d165      	bne.n	80005fc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681a      	ldr	r2, [r3, #0]
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	2103      	movs	r1, #3
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	4619      	mov	r1, r3
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	431a      	orrs	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d003      	beq.n	800056e <GPIO_Init+0x76>
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	791b      	ldrb	r3, [r3, #4]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d12e      	bne.n	80005cc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	689a      	ldr	r2, [r3, #8]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	2103      	movs	r1, #3
 8000578:	fa01 f303 	lsl.w	r3, r1, r3
 800057c:	43db      	mvns	r3, r3
 800057e:	401a      	ands	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	689a      	ldr	r2, [r3, #8]
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	4619      	mov	r1, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	431a      	orrs	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	685a      	ldr	r2, [r3, #4]
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	2301      	movs	r3, #1
 80005a8:	408b      	lsls	r3, r1
 80005aa:	43db      	mvns	r3, r3
 80005ac:	401a      	ands	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	7992      	ldrb	r2, [r2, #6]
 80005ba:	4611      	mov	r1, r2
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	b292      	uxth	r2, r2
 80005c0:	fa01 f202 	lsl.w	r2, r1, r2
 80005c4:	b292      	uxth	r2, r2
 80005c6:	431a      	orrs	r2, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	68da      	ldr	r2, [r3, #12]
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	43db      	mvns	r3, r3
 80005de:	401a      	ands	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	68da      	ldr	r2, [r3, #12]
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	79db      	ldrb	r3, [r3, #7]
 80005ec:	4619      	mov	r1, r3
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	fa01 f303 	lsl.w	r3, r1, r3
 80005f6:	431a      	orrs	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	3301      	adds	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d985      	bls.n	8000514 <GPIO_Init+0x1c>
    }
  }
}
 8000608:	bf00      	nop
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000620:	2300      	movs	r3, #0
 8000622:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	691a      	ldr	r2, [r3, #16]
 8000628:	887b      	ldrh	r3, [r7, #2]
 800062a:	4013      	ands	r3, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	d002      	beq.n	8000636 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000630:	2301      	movs	r3, #1
 8000632:	73fb      	strb	r3, [r7, #15]
 8000634:	e001      	b.n	800063a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000636:	2300      	movs	r3, #0
 8000638:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800063a:	7bfb      	ldrb	r3, [r7, #15]
}
 800063c:	4618      	mov	r0, r3
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	887a      	ldrh	r2, [r7, #2]
 8000658:	835a      	strh	r2, [r3, #26]
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000666:	b480      	push	{r7}
 8000668:	b083      	sub	sp, #12
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	887b      	ldrh	r3, [r7, #2]
 8000678:	405a      	eors	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	615a      	str	r2, [r3, #20]
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
	...

0800068c <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000690:	4a12      	ldr	r2, [pc, #72]	; (80006dc <RCC_DeInit+0x50>)
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <RCC_DeInit+0x50>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f043 0301 	orr.w	r3, r3, #1
 800069a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <RCC_DeInit+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 80006a2:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <RCC_DeInit+0x50>)
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <RCC_DeInit+0x50>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80006ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80006b2:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <RCC_DeInit+0x50>)
 80006b4:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <RCC_DeInit+0x54>)
 80006b6:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <RCC_DeInit+0x50>)
 80006ba:	4a0a      	ldr	r2, [pc, #40]	; (80006e4 <RCC_DeInit+0x58>)
 80006bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <RCC_DeInit+0x50>)
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <RCC_DeInit+0x50>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80006cc:	4b03      	ldr	r3, [pc, #12]	; (80006dc <RCC_DeInit+0x50>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 80006d2:	bf00      	nop
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	40023800 	.word	0x40023800
 80006e0:	24003010 	.word	0x24003010
 80006e4:	20003000 	.word	0x20003000

080006e8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d006      	beq.n	8000708 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80006fa:	490a      	ldr	r1, [pc, #40]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006fc:	4b09      	ldr	r3, [pc, #36]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 80006fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4313      	orrs	r3, r2
 8000704:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000706:	e006      	b.n	8000716 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000708:	4906      	ldr	r1, [pc, #24]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	43db      	mvns	r3, r3
 8000712:	4013      	ands	r3, r2
 8000714:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000716:	bf00      	nop
 8000718:	370c      	adds	r7, #12
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800

08000728 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000734:	78fb      	ldrb	r3, [r7, #3]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d006      	beq.n	8000748 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800073a:	490a      	ldr	r1, [pc, #40]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800073e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4313      	orrs	r3, r2
 8000744:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000746:	e006      	b.n	8000756 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000748:	4906      	ldr	r1, [pc, #24]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <RCC_APB2PeriphClockCmd+0x3c>)
 800074c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	43db      	mvns	r3, r3
 8000752:	4013      	ands	r3, r2
 8000754:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800

08000768 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	460b      	mov	r3, r1
 8000772:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	887a      	ldrh	r2, [r7, #2]
 8000778:	819a      	strh	r2, [r3, #12]
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr

08000786 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000786:	b480      	push	{r7}
 8000788:	b085      	sub	sp, #20
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
 800078e:	460b      	mov	r3, r1
 8000790:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000792:	2300      	movs	r3, #0
 8000794:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	891b      	ldrh	r3, [r3, #8]
 800079a:	b29a      	uxth	r2, r3
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	4013      	ands	r3, r2
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80007a6:	2301      	movs	r3, #1
 80007a8:	73fb      	strb	r3, [r7, #15]
 80007aa:	e001      	b.n	80007b0 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr

080007be <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80007be:	b480      	push	{r7}
 80007c0:	b083      	sub	sp, #12
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f103 0208 	add.w	r2, r3, #8
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f04f 32ff 	mov.w	r2, #4294967295
 80007d6:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f103 0208 	add.w	r2, r3, #8
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f103 0208 	add.w	r2, r3, #8
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80007fe:	b480      	push	{r7}
 8000800:	b083      	sub	sp, #12
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800082e:	d103      	bne.n	8000838 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	691b      	ldr	r3, [r3, #16]
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	e00c      	b.n	8000852 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3308      	adds	r3, #8
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	e002      	b.n	8000846 <vListInsert+0x2e>
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	429a      	cmp	r2, r3
 8000850:	d9f6      	bls.n	8000840 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	685a      	ldr	r2, [r3, #4]
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	683a      	ldr	r2, [r7, #0]
 8000860:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	68fa      	ldr	r2, [r7, #12]
 8000866:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	683a      	ldr	r2, [r7, #0]
 800086c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	1c5a      	adds	r2, r3, #1
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	601a      	str	r2, [r3, #0]
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800088a:	b480      	push	{r7}
 800088c:	b085      	sub	sp, #20
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	691b      	ldr	r3, [r3, #16]
 8000896:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	6892      	ldr	r2, [r2, #8]
 80008a0:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	6852      	ldr	r2, [r2, #4]
 80008aa:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	685a      	ldr	r2, [r3, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d103      	bne.n	80008be <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	689a      	ldr	r2, [r3, #8]
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	1e5a      	subs	r2, r3, #1
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	681b      	ldr	r3, [r3, #0]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
	...

080008e0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80008e0:	b480      	push	{r7}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	3b04      	subs	r3, #4
 80008f0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80008f8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	3b04      	subs	r3, #4
 80008fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	f023 0201 	bic.w	r2, r3, #1
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	3b04      	subs	r3, #4
 800090e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000910:	4a0c      	ldr	r2, [pc, #48]	; (8000944 <pxPortInitialiseStack+0x64>)
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	3b14      	subs	r3, #20
 800091a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	3b04      	subs	r3, #4
 8000926:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f06f 0202 	mvn.w	r2, #2
 800092e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	3b20      	subs	r3, #32
 8000934:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000936:	68fb      	ldr	r3, [r7, #12]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	08000949 	.word	0x08000949

08000948 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <prvTaskExitError+0x50>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800095a:	d009      	beq.n	8000970 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800095c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000960:	f383 8811 	msr	BASEPRI, r3
 8000964:	f3bf 8f6f 	isb	sy
 8000968:	f3bf 8f4f 	dsb	sy
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	e7fe      	b.n	800096e <prvTaskExitError+0x26>
 8000970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000974:	f383 8811 	msr	BASEPRI, r3
 8000978:	f3bf 8f6f 	isb	sy
 800097c:	f3bf 8f4f 	dsb	sy
 8000980:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000982:	bf00      	nop
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d0fc      	beq.n	8000984 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800098a:	bf00      	nop
 800098c:	3714      	adds	r7, #20
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	20000000 	.word	0x20000000
 800099c:	00000000 	.word	0x00000000

080009a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80009a0:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <pxCurrentTCBConst2>)
 80009a2:	6819      	ldr	r1, [r3, #0]
 80009a4:	6808      	ldr	r0, [r1, #0]
 80009a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009aa:	f380 8809 	msr	PSP, r0
 80009ae:	f3bf 8f6f 	isb	sy
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f380 8811 	msr	BASEPRI, r0
 80009ba:	4770      	bx	lr
 80009bc:	f3af 8000 	nop.w

080009c0 <pxCurrentTCBConst2>:
 80009c0:	20012c70 	.word	0x20012c70
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80009c4:	bf00      	nop
 80009c6:	bf00      	nop

080009c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80009c8:	4808      	ldr	r0, [pc, #32]	; (80009ec <prvPortStartFirstTask+0x24>)
 80009ca:	6800      	ldr	r0, [r0, #0]
 80009cc:	6800      	ldr	r0, [r0, #0]
 80009ce:	f380 8808 	msr	MSP, r0
 80009d2:	f04f 0000 	mov.w	r0, #0
 80009d6:	f380 8814 	msr	CONTROL, r0
 80009da:	b662      	cpsie	i
 80009dc:	b661      	cpsie	f
 80009de:	f3bf 8f4f 	dsb	sy
 80009e2:	f3bf 8f6f 	isb	sy
 80009e6:	df00      	svc	0
 80009e8:	bf00      	nop
 80009ea:	0000      	.short	0x0000
 80009ec:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop

080009f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80009fa:	4b44      	ldr	r3, [pc, #272]	; (8000b0c <xPortStartScheduler+0x118>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a44      	ldr	r2, [pc, #272]	; (8000b10 <xPortStartScheduler+0x11c>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d109      	bne.n	8000a18 <xPortStartScheduler+0x24>
 8000a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a08:	f383 8811 	msr	BASEPRI, r3
 8000a0c:	f3bf 8f6f 	isb	sy
 8000a10:	f3bf 8f4f 	dsb	sy
 8000a14:	613b      	str	r3, [r7, #16]
 8000a16:	e7fe      	b.n	8000a16 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000a18:	4b3c      	ldr	r3, [pc, #240]	; (8000b0c <xPortStartScheduler+0x118>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a3d      	ldr	r2, [pc, #244]	; (8000b14 <xPortStartScheduler+0x120>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d109      	bne.n	8000a36 <xPortStartScheduler+0x42>
 8000a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a26:	f383 8811 	msr	BASEPRI, r3
 8000a2a:	f3bf 8f6f 	isb	sy
 8000a2e:	f3bf 8f4f 	dsb	sy
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	e7fe      	b.n	8000a34 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000a36:	4b38      	ldr	r3, [pc, #224]	; (8000b18 <xPortStartScheduler+0x124>)
 8000a38:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	22ff      	movs	r2, #255	; 0xff
 8000a46:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000a50:	78fb      	ldrb	r3, [r7, #3]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4b30      	ldr	r3, [pc, #192]	; (8000b1c <xPortStartScheduler+0x128>)
 8000a5c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000a5e:	4b30      	ldr	r3, [pc, #192]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000a60:	2207      	movs	r2, #7
 8000a62:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000a64:	e009      	b.n	8000a7a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000a66:	4b2e      	ldr	r3, [pc, #184]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	4a2c      	ldr	r2, [pc, #176]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000a6e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000a70:	78fb      	ldrb	r3, [r7, #3]
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000a7a:	78fb      	ldrb	r3, [r7, #3]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a82:	2b80      	cmp	r3, #128	; 0x80
 8000a84:	d0ef      	beq.n	8000a66 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000a86:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f1c3 0307 	rsb	r3, r3, #7
 8000a8e:	2b04      	cmp	r3, #4
 8000a90:	d009      	beq.n	8000aa6 <xPortStartScheduler+0xb2>
 8000a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a96:	f383 8811 	msr	BASEPRI, r3
 8000a9a:	f3bf 8f6f 	isb	sy
 8000a9e:	f3bf 8f4f 	dsb	sy
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	e7fe      	b.n	8000aa4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000aa6:	4b1e      	ldr	r3, [pc, #120]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	021b      	lsls	r3, r3, #8
 8000aac:	4a1c      	ldr	r2, [pc, #112]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000aae:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000ab0:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000ab8:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <xPortStartScheduler+0x12c>)
 8000aba:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000ac4:	4a17      	ldr	r2, [pc, #92]	; (8000b24 <xPortStartScheduler+0x130>)
 8000ac6:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <xPortStartScheduler+0x130>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ace:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000ad0:	4a14      	ldr	r2, [pc, #80]	; (8000b24 <xPortStartScheduler+0x130>)
 8000ad2:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <xPortStartScheduler+0x130>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000ada:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000adc:	f000 f8d4 	bl	8000c88 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <xPortStartScheduler+0x134>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8000ae6:	f000 f8f3 	bl	8000cd0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000aea:	4a10      	ldr	r2, [pc, #64]	; (8000b2c <xPortStartScheduler+0x138>)
 8000aec:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <xPortStartScheduler+0x138>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000af4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000af6:	f7ff ff67 	bl	80009c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000afa:	f001 f9ff 	bl	8001efc <vTaskSwitchContext>
    prvTaskExitError();
 8000afe:	f7ff ff23 	bl	8000948 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	e000ed00 	.word	0xe000ed00
 8000b10:	410fc271 	.word	0x410fc271
 8000b14:	410fc270 	.word	0x410fc270
 8000b18:	e000e400 	.word	0xe000e400
 8000b1c:	20000048 	.word	0x20000048
 8000b20:	2000004c 	.word	0x2000004c
 8000b24:	e000ed20 	.word	0xe000ed20
 8000b28:	20000000 	.word	0x20000000
 8000b2c:	e000ef34 	.word	0xe000ef34

08000b30 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b3a:	f383 8811 	msr	BASEPRI, r3
 8000b3e:	f3bf 8f6f 	isb	sy
 8000b42:	f3bf 8f4f 	dsb	sy
 8000b46:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000b48:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <vPortEnterCritical+0x54>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	4a0d      	ldr	r2, [pc, #52]	; (8000b84 <vPortEnterCritical+0x54>)
 8000b50:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000b52:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <vPortEnterCritical+0x54>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d10e      	bne.n	8000b78 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <vPortEnterCritical+0x58>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d009      	beq.n	8000b78 <vPortEnterCritical+0x48>
 8000b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b68:	f383 8811 	msr	BASEPRI, r3
 8000b6c:	f3bf 8f6f 	isb	sy
 8000b70:	f3bf 8f4f 	dsb	sy
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	e7fe      	b.n	8000b76 <vPortEnterCritical+0x46>
    }
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	20000000 	.word	0x20000000
 8000b88:	e000ed04 	.word	0xe000ed04

08000b8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000b92:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <vPortExitCritical+0x4c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d109      	bne.n	8000bae <vPortExitCritical+0x22>
 8000b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b9e:	f383 8811 	msr	BASEPRI, r3
 8000ba2:	f3bf 8f6f 	isb	sy
 8000ba6:	f3bf 8f4f 	dsb	sy
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	e7fe      	b.n	8000bac <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000bae:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <vPortExitCritical+0x4c>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	4a08      	ldr	r2, [pc, #32]	; (8000bd8 <vPortExitCritical+0x4c>)
 8000bb6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000bb8:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <vPortExitCritical+0x4c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d104      	bne.n	8000bca <vPortExitCritical+0x3e>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	20000000 	.word	0x20000000
 8000bdc:	00000000 	.word	0x00000000

08000be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000be0:	f3ef 8009 	mrs	r0, PSP
 8000be4:	f3bf 8f6f 	isb	sy
 8000be8:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <pxCurrentTCBConst>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	f01e 0f10 	tst.w	lr, #16
 8000bf0:	bf08      	it	eq
 8000bf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000bf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfa:	6010      	str	r0, [r2, #0]
 8000bfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000c00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000c04:	f380 8811 	msr	BASEPRI, r0
 8000c08:	f3bf 8f4f 	dsb	sy
 8000c0c:	f3bf 8f6f 	isb	sy
 8000c10:	f001 f974 	bl	8001efc <vTaskSwitchContext>
 8000c14:	f04f 0000 	mov.w	r0, #0
 8000c18:	f380 8811 	msr	BASEPRI, r0
 8000c1c:	bc09      	pop	{r0, r3}
 8000c1e:	6819      	ldr	r1, [r3, #0]
 8000c20:	6808      	ldr	r0, [r1, #0]
 8000c22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c26:	f01e 0f10 	tst.w	lr, #16
 8000c2a:	bf08      	it	eq
 8000c2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000c30:	f380 8809 	msr	PSP, r0
 8000c34:	f3bf 8f6f 	isb	sy
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	f3af 8000 	nop.w

08000c40 <pxCurrentTCBConst>:
 8000c40:	20012c70 	.word	0x20012c70
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000c44:	bf00      	nop
 8000c46:	bf00      	nop

08000c48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
        __asm volatile
 8000c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c52:	f383 8811 	msr	BASEPRI, r3
 8000c56:	f3bf 8f6f 	isb	sy
 8000c5a:	f3bf 8f4f 	dsb	sy
 8000c5e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000c60:	f001 f836 	bl	8001cd0 <xTaskIncrementTick>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d003      	beq.n	8000c72 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000c6a:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <SysTick_Handler+0x3c>)
 8000c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	e000ed04 	.word	0xe000ed04

08000c88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <vPortSetupTimerInterrupt+0x34>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <vPortSetupTimerInterrupt+0x38>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000c98:	4a0a      	ldr	r2, [pc, #40]	; (8000cc4 <vPortSetupTimerInterrupt+0x3c>)
 8000c9a:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <vPortSetupTimerInterrupt+0x40>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	490b      	ldr	r1, [pc, #44]	; (8000ccc <vPortSetupTimerInterrupt+0x44>)
 8000ca0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ca4:	099b      	lsrs	r3, r3, #6
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000caa:	4b04      	ldr	r3, [pc, #16]	; (8000cbc <vPortSetupTimerInterrupt+0x34>)
 8000cac:	2207      	movs	r2, #7
 8000cae:	601a      	str	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000e010 	.word	0xe000e010
 8000cc0:	e000e018 	.word	0xe000e018
 8000cc4:	e000e014 	.word	0xe000e014
 8000cc8:	20000018 	.word	0x20000018
 8000ccc:	10624dd3 	.word	0x10624dd3

08000cd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000cd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000ce0 <vPortEnableVFP+0x10>
 8000cd4:	6801      	ldr	r1, [r0, #0]
 8000cd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000cda:	6001      	str	r1, [r0, #0]
 8000cdc:	4770      	bx	lr
 8000cde:	0000      	.short	0x0000
 8000ce0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop

08000ce8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000cf4:	f000 fed4 	bl	8001aa0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000cf8:	4b64      	ldr	r3, [pc, #400]	; (8000e8c <pvPortMalloc+0x1a4>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d101      	bne.n	8000d04 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000d00:	f000 f930 	bl	8000f64 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000d04:	4b62      	ldr	r3, [pc, #392]	; (8000e90 <pvPortMalloc+0x1a8>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f040 80a6 	bne.w	8000e5e <pvPortMalloc+0x176>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d02d      	beq.n	8000d74 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8000d18:	2208      	movs	r2, #8
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	441a      	add	r2, r3
            if( ( xWantedSize > 0 ) &&
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d927      	bls.n	8000d74 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8000d24:	2208      	movs	r2, #8
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d021      	beq.n	8000d7a <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f023 0307 	bic.w	r3, r3, #7
 8000d3c:	f103 0208 	add.w	r2, r3, #8
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d913      	bls.n	8000d6e <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f023 0307 	bic.w	r3, r3, #7
 8000d4c:	3308      	adds	r3, #8
 8000d4e:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f003 0307 	and.w	r3, r3, #7
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d00f      	beq.n	8000d7a <pvPortMalloc+0x92>
        __asm volatile
 8000d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d5e:	f383 8811 	msr	BASEPRI, r3
 8000d62:	f3bf 8f6f 	isb	sy
 8000d66:	f3bf 8f4f 	dsb	sy
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	e7fe      	b.n	8000d6c <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000d72:	e002      	b.n	8000d7a <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	e000      	b.n	8000d7c <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000d7a:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d06d      	beq.n	8000e5e <pvPortMalloc+0x176>
 8000d82:	4b44      	ldr	r3, [pc, #272]	; (8000e94 <pvPortMalloc+0x1ac>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d868      	bhi.n	8000e5e <pvPortMalloc+0x176>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8000d8c:	4b42      	ldr	r3, [pc, #264]	; (8000e98 <pvPortMalloc+0x1b0>)
 8000d8e:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8000d90:	4b41      	ldr	r3, [pc, #260]	; (8000e98 <pvPortMalloc+0x1b0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000d96:	e004      	b.n	8000da2 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8000d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9a:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d203      	bcs.n	8000db4 <pvPortMalloc+0xcc>
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d1f1      	bne.n	8000d98 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8000db4:	4b35      	ldr	r3, [pc, #212]	; (8000e8c <pvPortMalloc+0x1a4>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d04f      	beq.n	8000e5e <pvPortMalloc+0x176>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000dbe:	6a3b      	ldr	r3, [r7, #32]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	4413      	add	r3, r2
 8000dc6:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
 8000dce:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd2:	685a      	ldr	r2, [r3, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	1ad2      	subs	r2, r2, r3
 8000dd8:	2308      	movs	r3, #8
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d91e      	bls.n	8000e1e <pvPortMalloc+0x136>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d009      	beq.n	8000e06 <pvPortMalloc+0x11e>
 8000df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000df6:	f383 8811 	msr	BASEPRI, r3
 8000dfa:	f3bf 8f6f 	isb	sy
 8000dfe:	f3bf 8f4f 	dsb	sy
 8000e02:	613b      	str	r3, [r7, #16]
 8000e04:	e7fe      	b.n	8000e04 <pvPortMalloc+0x11c>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	1ad2      	subs	r2, r2, r3
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000e18:	69b8      	ldr	r0, [r7, #24]
 8000e1a:	f000 f905 	bl	8001028 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <pvPortMalloc+0x1ac>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	4a1a      	ldr	r2, [pc, #104]	; (8000e94 <pvPortMalloc+0x1ac>)
 8000e2a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000e2c:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <pvPortMalloc+0x1ac>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <pvPortMalloc+0x1b4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d203      	bcs.n	8000e40 <pvPortMalloc+0x158>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <pvPortMalloc+0x1ac>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a17      	ldr	r2, [pc, #92]	; (8000e9c <pvPortMalloc+0x1b4>)
 8000e3e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <pvPortMalloc+0x1a8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	431a      	orrs	r2, r3
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000e54:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <pvPortMalloc+0x1b8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	4a11      	ldr	r2, [pc, #68]	; (8000ea0 <pvPortMalloc+0x1b8>)
 8000e5c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000e5e:	f000 fe2d 	bl	8001abc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	f003 0307 	and.w	r3, r3, #7
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d009      	beq.n	8000e80 <pvPortMalloc+0x198>
 8000e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e70:	f383 8811 	msr	BASEPRI, r3
 8000e74:	f3bf 8f6f 	isb	sy
 8000e78:	f3bf 8f4f 	dsb	sy
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	e7fe      	b.n	8000e7e <pvPortMalloc+0x196>
    return pvReturn;
 8000e80:	69fb      	ldr	r3, [r7, #28]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3728      	adds	r7, #40	; 0x28
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20012c58 	.word	0x20012c58
 8000e90:	20012c6c 	.word	0x20012c6c
 8000e94:	20012c5c 	.word	0x20012c5c
 8000e98:	20012c50 	.word	0x20012c50
 8000e9c:	20012c60 	.word	0x20012c60
 8000ea0:	20012c64 	.word	0x20012c64

08000ea4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d04b      	beq.n	8000f4e <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000eb6:	2308      	movs	r3, #8
 8000eb8:	425b      	negs	r3, r3
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <vPortFree+0xb4>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d109      	bne.n	8000ee6 <vPortFree+0x42>
 8000ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ed6:	f383 8811 	msr	BASEPRI, r3
 8000eda:	f3bf 8f6f 	isb	sy
 8000ede:	f3bf 8f4f 	dsb	sy
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e7fe      	b.n	8000ee4 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d009      	beq.n	8000f02 <vPortFree+0x5e>
 8000eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ef2:	f383 8811 	msr	BASEPRI, r3
 8000ef6:	f3bf 8f6f 	isb	sy
 8000efa:	f3bf 8f4f 	dsb	sy
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	e7fe      	b.n	8000f00 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <vPortFree+0xb4>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d01e      	beq.n	8000f4e <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d11a      	bne.n	8000f4e <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <vPortFree+0xb4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	43db      	mvns	r3, r3
 8000f22:	401a      	ands	r2, r3
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8000f28:	f000 fdba 	bl	8001aa0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	685a      	ldr	r2, [r3, #4]
 8000f30:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <vPortFree+0xb8>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a09      	ldr	r2, [pc, #36]	; (8000f5c <vPortFree+0xb8>)
 8000f38:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000f3a:	6938      	ldr	r0, [r7, #16]
 8000f3c:	f000 f874 	bl	8001028 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8000f40:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <vPortFree+0xbc>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	3301      	adds	r3, #1
 8000f46:	4a06      	ldr	r2, [pc, #24]	; (8000f60 <vPortFree+0xbc>)
 8000f48:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8000f4a:	f000 fdb7 	bl	8001abc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8000f4e:	bf00      	nop
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20012c6c 	.word	0x20012c6c
 8000f5c:	20012c5c 	.word	0x20012c5c
 8000f60:	20012c68 	.word	0x20012c68

08000f64 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000f6a:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000f6e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8000f70:	4b27      	ldr	r3, [pc, #156]	; (8001010 <prvHeapInit+0xac>)
 8000f72:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d00c      	beq.n	8000f98 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3307      	adds	r3, #7
 8000f82:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f023 0307 	bic.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000f8c:	68ba      	ldr	r2, [r7, #8]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	4a1f      	ldr	r2, [pc, #124]	; (8001010 <prvHeapInit+0xac>)
 8000f94:	4413      	add	r3, r2
 8000f96:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000f9c:	4a1d      	ldr	r2, [pc, #116]	; (8001014 <prvHeapInit+0xb0>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <prvHeapInit+0xb0>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8000fb0:	2208      	movs	r2, #8
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	1a9b      	subs	r3, r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f023 0307 	bic.w	r3, r3, #7
 8000fbe:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4a15      	ldr	r2, [pc, #84]	; (8001018 <prvHeapInit+0xb4>)
 8000fc4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8000fc6:	4b14      	ldr	r3, [pc, #80]	; (8001018 <prvHeapInit+0xb4>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8000fce:	4b12      	ldr	r3, [pc, #72]	; (8001018 <prvHeapInit+0xb4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	1ad2      	subs	r2, r2, r3
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <prvHeapInit+0xb4>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <prvHeapInit+0xb8>)
 8000ff2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <prvHeapInit+0xbc>)
 8000ffa:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000ffc:	4b09      	ldr	r3, [pc, #36]	; (8001024 <prvHeapInit+0xc0>)
 8000ffe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001002:	601a      	str	r2, [r3, #0]
}
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000050 	.word	0x20000050
 8001014:	20012c50 	.word	0x20012c50
 8001018:	20012c58 	.word	0x20012c58
 800101c:	20012c60 	.word	0x20012c60
 8001020:	20012c5c 	.word	0x20012c5c
 8001024:	20012c6c 	.word	0x20012c6c

08001028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001030:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <prvInsertBlockIntoFreeList+0xac>)
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	e002      	b.n	800103c <prvInsertBlockIntoFreeList+0x14>
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	429a      	cmp	r2, r3
 8001044:	d3f7      	bcc.n	8001036 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	441a      	add	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	429a      	cmp	r2, r3
 8001056:	d108      	bne.n	800106a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	441a      	add	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	441a      	add	r2, r3
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d118      	bne.n	80010b0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <prvInsertBlockIntoFreeList+0xb0>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d00d      	beq.n	80010a6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685a      	ldr	r2, [r3, #4]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	441a      	add	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	e008      	b.n	80010b8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <prvInsertBlockIntoFreeList+0xb0>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	e003      	b.n	80010b8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d002      	beq.n	80010c6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20012c50 	.word	0x20012c50
 80010d8:	20012c58 	.word	0x20012c58

080010dc <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80010e6:	2301      	movs	r3, #1
 80010e8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d109      	bne.n	8001108 <xQueueGenericReset+0x2c>
 80010f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010f8:	f383 8811 	msr	BASEPRI, r3
 80010fc:	f3bf 8f6f 	isb	sy
 8001100:	f3bf 8f4f 	dsb	sy
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	e7fe      	b.n	8001106 <xQueueGenericReset+0x2a>

    if( ( pxQueue != NULL ) &&
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d05a      	beq.n	80011c4 <xQueueGenericReset+0xe8>
        ( pxQueue->uxLength >= 1U ) &&
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001112:	2b00      	cmp	r3, #0
 8001114:	d056      	beq.n	80011c4 <xQueueGenericReset+0xe8>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800111a:	f04f 32ff 	mov.w	r2, #4294967295
 800111e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        ( pxQueue->uxLength >= 1U ) &&
 8001126:	429a      	cmp	r2, r3
 8001128:	d34c      	bcc.n	80011c4 <xQueueGenericReset+0xe8>
    {
        taskENTER_CRITICAL();
 800112a:	f7ff fd01 	bl	8000b30 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001136:	6939      	ldr	r1, [r7, #16]
 8001138:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800113a:	fb01 f303 	mul.w	r3, r1, r3
 800113e:	441a      	add	r2, r3
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	2200      	movs	r2, #0
 8001148:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800115a:	3b01      	subs	r3, #1
 800115c:	6939      	ldr	r1, [r7, #16]
 800115e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001160:	fb01 f303 	mul.w	r3, r1, r3
 8001164:	441a      	add	r2, r3
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	22ff      	movs	r2, #255	; 0xff
 800116e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	22ff      	movs	r2, #255	; 0xff
 8001176:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d114      	bne.n	80011aa <xQueueGenericReset+0xce>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d01a      	beq.n	80011be <xQueueGenericReset+0xe2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	3310      	adds	r3, #16
 800118c:	4618      	mov	r0, r3
 800118e:	f000 ff77 	bl	8002080 <xTaskRemoveFromEventList>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d012      	beq.n	80011be <xQueueGenericReset+0xe2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <xQueueGenericReset+0x110>)
 800119a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	f3bf 8f4f 	dsb	sy
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	e009      	b.n	80011be <xQueueGenericReset+0xe2>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	3310      	adds	r3, #16
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fb05 	bl	80007be <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	3324      	adds	r3, #36	; 0x24
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fb00 	bl	80007be <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80011be:	f7ff fce5 	bl	8000b8c <vPortExitCritical>
 80011c2:	e001      	b.n	80011c8 <xQueueGenericReset+0xec>
    }
    else
    {
        xReturn = pdFAIL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d109      	bne.n	80011e2 <xQueueGenericReset+0x106>
 80011ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011d2:	f383 8811 	msr	BASEPRI, r3
 80011d6:	f3bf 8f6f 	isb	sy
 80011da:	f3bf 8f4f 	dsb	sy
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	e7fe      	b.n	80011e0 <xQueueGenericReset+0x104>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80011e2:	697b      	ldr	r3, [r7, #20]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	e000ed04 	.word	0xe000ed04

080011f0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	4613      	mov	r3, r2
 80011fc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d02b      	beq.n	8001260 <xQueueGenericCreate+0x70>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001208:	f04f 32ff 	mov.w	r2, #4294967295
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	fbb2 f2f3 	udiv	r2, r2, r3
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	429a      	cmp	r2, r3
 8001216:	d323      	bcc.n	8001260 <xQueueGenericCreate+0x70>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001220:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001224:	d81c      	bhi.n	8001260 <xQueueGenericCreate+0x70>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	68ba      	ldr	r2, [r7, #8]
 800122a:	fb02 f303 	mul.w	r3, r2, r3
 800122e:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	3350      	adds	r3, #80	; 0x50
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fd57 	bl	8000ce8 <pvPortMalloc>
 800123a:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d01b      	beq.n	800127a <xQueueGenericCreate+0x8a>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	3350      	adds	r3, #80	; 0x50
 800124a:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800124c:	79fa      	ldrb	r2, [r7, #7]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	4613      	mov	r3, r2
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	68b9      	ldr	r1, [r7, #8]
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f000 f813 	bl	8001284 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800125e:	e00c      	b.n	800127a <xQueueGenericCreate+0x8a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d109      	bne.n	800127a <xQueueGenericCreate+0x8a>
 8001266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800126a:	f383 8811 	msr	BASEPRI, r3
 800126e:	f3bf 8f6f 	isb	sy
 8001272:	f3bf 8f4f 	dsb	sy
 8001276:	613b      	str	r3, [r7, #16]
 8001278:	e7fe      	b.n	8001278 <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800127a:	69fb      	ldr	r3, [r7, #28]
    }
 800127c:	4618      	mov	r0, r3
 800127e:	3720      	adds	r7, #32
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d103      	bne.n	80012a0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	e002      	b.n	80012a6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	68ba      	ldr	r2, [r7, #8]
 80012b0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80012b2:	2101      	movs	r1, #1
 80012b4:	69b8      	ldr	r0, [r7, #24]
 80012b6:	f7ff ff11 	bl	80010dc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	78fa      	ldrb	r2, [r7, #3]
 80012be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08c      	sub	sp, #48	; 0x30
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80012d8:	2300      	movs	r3, #0
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80012e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d109      	bne.n	80012fa <xQueueReceive+0x2e>
 80012e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ea:	f383 8811 	msr	BASEPRI, r3
 80012ee:	f3bf 8f6f 	isb	sy
 80012f2:	f3bf 8f4f 	dsb	sy
 80012f6:	623b      	str	r3, [r7, #32]
 80012f8:	e7fe      	b.n	80012f8 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d103      	bne.n	8001308 <xQueueReceive+0x3c>
 8001300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <xQueueReceive+0x40>
 8001308:	2301      	movs	r3, #1
 800130a:	e000      	b.n	800130e <xQueueReceive+0x42>
 800130c:	2300      	movs	r3, #0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d109      	bne.n	8001326 <xQueueReceive+0x5a>
 8001312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001316:	f383 8811 	msr	BASEPRI, r3
 800131a:	f3bf 8f6f 	isb	sy
 800131e:	f3bf 8f4f 	dsb	sy
 8001322:	61fb      	str	r3, [r7, #28]
 8001324:	e7fe      	b.n	8001324 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001326:	f001 f8b7 	bl	8002498 <xTaskGetSchedulerState>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <xQueueReceive+0x6a>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <xQueueReceive+0x6e>
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <xQueueReceive+0x70>
 800133a:	2300      	movs	r3, #0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d109      	bne.n	8001354 <xQueueReceive+0x88>
 8001340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001344:	f383 8811 	msr	BASEPRI, r3
 8001348:	f3bf 8f6f 	isb	sy
 800134c:	f3bf 8f4f 	dsb	sy
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	e7fe      	b.n	8001352 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001354:	f7ff fbec 	bl	8000b30 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800135c:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800135e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001360:	2b00      	cmp	r3, #0
 8001362:	d01f      	beq.n	80013a4 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001368:	f000 f88c 	bl	8001484 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	1e5a      	subs	r2, r3, #1
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d00f      	beq.n	800139c <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800137c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800137e:	3310      	adds	r3, #16
 8001380:	4618      	mov	r0, r3
 8001382:	f000 fe7d 	bl	8002080 <xTaskRemoveFromEventList>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d007      	beq.n	800139c <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800138c:	4b3c      	ldr	r3, [pc, #240]	; (8001480 <xQueueReceive+0x1b4>)
 800138e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	f3bf 8f4f 	dsb	sy
 8001398:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800139c:	f7ff fbf6 	bl	8000b8c <vPortExitCritical>
                return pdPASS;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e069      	b.n	8001478 <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d103      	bne.n	80013b2 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80013aa:	f7ff fbef 	bl	8000b8c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e062      	b.n	8001478 <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 80013b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d106      	bne.n	80013c6 <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80013b8:	f107 0310 	add.w	r3, r7, #16
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 ff35 	bl	800222c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80013c2:	2301      	movs	r3, #1
 80013c4:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80013c6:	f7ff fbe1 	bl	8000b8c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80013ca:	f000 fb69 	bl	8001aa0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80013ce:	f7ff fbaf 	bl	8000b30 <vPortEnterCritical>
 80013d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80013d8:	b25b      	sxtb	r3, r3
 80013da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013de:	d103      	bne.n	80013e8 <xQueueReceive+0x11c>
 80013e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80013e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80013ee:	b25b      	sxtb	r3, r3
 80013f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f4:	d103      	bne.n	80013fe <xQueueReceive+0x132>
 80013f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80013fe:	f7ff fbc5 	bl	8000b8c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001402:	1d3a      	adds	r2, r7, #4
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f000 ff24 	bl	8002258 <xTaskCheckForTimeOut>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d123      	bne.n	800145e <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001416:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001418:	f000 f8ac 	bl	8001574 <prvIsQueueEmpty>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d017      	beq.n	8001452 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001424:	3324      	adds	r3, #36	; 0x24
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f000 fdc0 	bl	8001fb0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001430:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001432:	f000 f84d 	bl	80014d0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001436:	f000 fb41 	bl	8001abc <xTaskResumeAll>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d189      	bne.n	8001354 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <xQueueReceive+0x1b4>)
 8001442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	f3bf 8f4f 	dsb	sy
 800144c:	f3bf 8f6f 	isb	sy
 8001450:	e780      	b.n	8001354 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001452:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001454:	f000 f83c 	bl	80014d0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001458:	f000 fb30 	bl	8001abc <xTaskResumeAll>
 800145c:	e77a      	b.n	8001354 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800145e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001460:	f000 f836 	bl	80014d0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001464:	f000 fb2a 	bl	8001abc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001468:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800146a:	f000 f883 	bl	8001574 <prvIsQueueEmpty>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	f43f af6f 	beq.w	8001354 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001476:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001478:	4618      	mov	r0, r3
 800147a:	3730      	adds	r7, #48	; 0x30
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	e000ed04 	.word	0xe000ed04

08001484 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	2b00      	cmp	r3, #0
 8001494:	d018      	beq.n	80014c8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	441a      	add	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d303      	bcc.n	80014b8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68d9      	ldr	r1, [r3, #12]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c0:	461a      	mov	r2, r3
 80014c2:	6838      	ldr	r0, [r7, #0]
 80014c4:	f001 fe90 	bl	80031e8 <memcpy>
    }
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80014d8:	f7ff fb2a 	bl	8000b30 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014e2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80014e4:	e011      	b.n	800150a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d012      	beq.n	8001514 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3324      	adds	r3, #36	; 0x24
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 fdc4 	bl	8002080 <xTaskRemoveFromEventList>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80014fe:	f000 ff0f 	bl	8002320 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	3b01      	subs	r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800150a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150e:	2b00      	cmp	r3, #0
 8001510:	dce9      	bgt.n	80014e6 <prvUnlockQueue+0x16>
 8001512:	e000      	b.n	8001516 <prvUnlockQueue+0x46>
                        break;
 8001514:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	22ff      	movs	r2, #255	; 0xff
 800151a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800151e:	f7ff fb35 	bl	8000b8c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001522:	f7ff fb05 	bl	8000b30 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800152c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800152e:	e011      	b.n	8001554 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d012      	beq.n	800155e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3310      	adds	r3, #16
 800153c:	4618      	mov	r0, r3
 800153e:	f000 fd9f 	bl	8002080 <xTaskRemoveFromEventList>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001548:	f000 feea 	bl	8002320 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800154c:	7bbb      	ldrb	r3, [r7, #14]
 800154e:	3b01      	subs	r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001554:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001558:	2b00      	cmp	r3, #0
 800155a:	dce9      	bgt.n	8001530 <prvUnlockQueue+0x60>
 800155c:	e000      	b.n	8001560 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800155e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	22ff      	movs	r2, #255	; 0xff
 8001564:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001568:	f7ff fb10 	bl	8000b8c <vPortExitCritical>
}
 800156c:	bf00      	nop
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800157c:	f7ff fad8 	bl	8000b30 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001588:	2301      	movs	r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	e001      	b.n	8001592 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001592:	f7ff fafb 	bl	8000b8c <vPortExitCritical>

    return xReturn;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80015a0:	b480      	push	{r7}
 80015a2:	b087      	sub	sp, #28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d109      	bne.n	80015c4 <vQueueAddToRegistry+0x24>
 80015b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015b4:	f383 8811 	msr	BASEPRI, r3
 80015b8:	f3bf 8f6f 	isb	sy
 80015bc:	f3bf 8f4f 	dsb	sy
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	e7fe      	b.n	80015c2 <vQueueAddToRegistry+0x22>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d024      	beq.n	8001618 <vQueueAddToRegistry+0x78>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e01e      	b.n	8001612 <vQueueAddToRegistry+0x72>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80015d4:	4a18      	ldr	r2, [pc, #96]	; (8001638 <vQueueAddToRegistry+0x98>)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4413      	add	r3, r2
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d105      	bne.n	80015f0 <vQueueAddToRegistry+0x50>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4a13      	ldr	r2, [pc, #76]	; (8001638 <vQueueAddToRegistry+0x98>)
 80015ea:	4413      	add	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
                    break;
 80015ee:	e013      	b.n	8001618 <vQueueAddToRegistry+0x78>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d10a      	bne.n	800160c <vQueueAddToRegistry+0x6c>
 80015f6:	4a10      	ldr	r2, [pc, #64]	; (8001638 <vQueueAddToRegistry+0x98>)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d104      	bne.n	800160c <vQueueAddToRegistry+0x6c>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4a0c      	ldr	r2, [pc, #48]	; (8001638 <vQueueAddToRegistry+0x98>)
 8001608:	4413      	add	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	3301      	adds	r3, #1
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	2b07      	cmp	r3, #7
 8001616:	d9dd      	bls.n	80015d4 <vQueueAddToRegistry+0x34>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d005      	beq.n	800162a <vQueueAddToRegistry+0x8a>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800162a:	bf00      	nop
 800162c:	371c      	adds	r7, #28
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20012db4 	.word	0x20012db4

0800163c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800164c:	f7ff fa70 	bl	8000b30 <vPortEnterCritical>
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001656:	b25b      	sxtb	r3, r3
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d103      	bne.n	8001666 <vQueueWaitForMessageRestricted+0x2a>
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800166c:	b25b      	sxtb	r3, r3
 800166e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001672:	d103      	bne.n	800167c <vQueueWaitForMessageRestricted+0x40>
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800167c:	f7ff fa86 	bl	8000b8c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001684:	2b00      	cmp	r3, #0
 8001686:	d106      	bne.n	8001696 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	3324      	adds	r3, #36	; 0x24
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	68b9      	ldr	r1, [r7, #8]
 8001690:	4618      	mov	r0, r3
 8001692:	f000 fcb1 	bl	8001ff8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001696:	6978      	ldr	r0, [r7, #20]
 8001698:	f7ff ff1a 	bl	80014d0 <prvUnlockQueue>
    }
 800169c:	bf00      	nop
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08c      	sub	sp, #48	; 0x30
 80016a8:	af04      	add	r7, sp, #16
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	603b      	str	r3, [r7, #0]
 80016b0:	4613      	mov	r3, r2
 80016b2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fb15 	bl	8000ce8 <pvPortMalloc>
 80016be:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00e      	beq.n	80016e4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80016c6:	2058      	movs	r0, #88	; 0x58
 80016c8:	f7ff fb0e 	bl	8000ce8 <pvPortMalloc>
 80016cc:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30
 80016da:	e005      	b.n	80016e8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 80016dc:	6978      	ldr	r0, [r7, #20]
 80016de:	f7ff fbe1 	bl	8000ea4 <vPortFree>
 80016e2:	e001      	b.n	80016e8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d013      	beq.n	8001716 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80016ee:	88fa      	ldrh	r2, [r7, #6]
 80016f0:	2300      	movs	r3, #0
 80016f2:	9303      	str	r3, [sp, #12]
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fa:	9301      	str	r3, [sp, #4]
 80016fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	68b9      	ldr	r1, [r7, #8]
 8001704:	68f8      	ldr	r0, [r7, #12]
 8001706:	f000 f80e 	bl	8001726 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800170a:	69f8      	ldr	r0, [r7, #28]
 800170c:	f000 f8ae 	bl	800186c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001710:	2301      	movs	r3, #1
 8001712:	61bb      	str	r3, [r7, #24]
 8001714:	e002      	b.n	800171c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800171c:	69bb      	ldr	r3, [r7, #24]
    }
 800171e:	4618      	mov	r0, r3
 8001720:	3720      	adds	r7, #32
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b088      	sub	sp, #32
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001736:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	461a      	mov	r2, r3
 800173e:	21a5      	movs	r1, #165	; 0xa5
 8001740:	f001 fd5d 	bl	80031fe <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800174e:	3b01      	subs	r3, #1
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	f023 0307 	bic.w	r3, r3, #7
 800175c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	2b00      	cmp	r3, #0
 8001766:	d009      	beq.n	800177c <prvInitialiseNewTask+0x56>
 8001768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800176c:	f383 8811 	msr	BASEPRI, r3
 8001770:	f3bf 8f6f 	isb	sy
 8001774:	f3bf 8f4f 	dsb	sy
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e7fe      	b.n	800177a <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d01f      	beq.n	80017c2 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	e012      	b.n	80017ae <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001788:	68ba      	ldr	r2, [r7, #8]
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	4413      	add	r3, r2
 800178e:	7819      	ldrb	r1, [r3, #0]
 8001790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	4413      	add	r3, r2
 8001796:	3334      	adds	r3, #52	; 0x34
 8001798:	460a      	mov	r2, r1
 800179a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	4413      	add	r3, r2
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	3301      	adds	r3, #1
 80017ac:	61fb      	str	r3, [r7, #28]
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	2b09      	cmp	r3, #9
 80017b2:	d9e9      	bls.n	8001788 <prvInitialiseNewTask+0x62>
 80017b4:	e000      	b.n	80017b8 <prvInitialiseNewTask+0x92>
            {
                break;
 80017b6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80017c0:	e003      	b.n	80017ca <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80017c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80017ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017cc:	2b04      	cmp	r3, #4
 80017ce:	d909      	bls.n	80017e4 <prvInitialiseNewTask+0xbe>
 80017d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017d4:	f383 8811 	msr	BASEPRI, r3
 80017d8:	f3bf 8f6f 	isb	sy
 80017dc:	f3bf 8f4f 	dsb	sy
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	e7fe      	b.n	80017e2 <prvInitialiseNewTask+0xbc>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80017e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	d901      	bls.n	80017ee <prvInitialiseNewTask+0xc8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80017ea:	2304      	movs	r3, #4
 80017ec:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80017ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017f2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80017f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017f8:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80017fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017fc:	2200      	movs	r2, #0
 80017fe:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001802:	3304      	adds	r3, #4
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fffa 	bl	80007fe <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800180a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800180c:	3318      	adds	r3, #24
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fff5 	bl	80007fe <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001818:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800181a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800181c:	f1c3 0205 	rsb	r2, r3, #5
 8001820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001822:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001828:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800182a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800182c:	3350      	adds	r3, #80	; 0x50
 800182e:	2204      	movs	r2, #4
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f001 fce3 	bl	80031fe <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800183a:	3354      	adds	r3, #84	; 0x54
 800183c:	2201      	movs	r2, #1
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f001 fcdc 	bl	80031fe <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	68f9      	ldr	r1, [r7, #12]
 800184a:	69b8      	ldr	r0, [r7, #24]
 800184c:	f7ff f848 	bl	80008e0 <pxPortInitialiseStack>
 8001850:	4602      	mov	r2, r0
 8001852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001854:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <prvInitialiseNewTask+0x13c>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800185c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800185e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001860:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001862:	bf00      	nop
 8001864:	3720      	adds	r7, #32
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001874:	f7ff f95c 	bl	8000b30 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001878:	4b40      	ldr	r3, [pc, #256]	; (800197c <prvAddNewTaskToReadyList+0x110>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3301      	adds	r3, #1
 800187e:	4a3f      	ldr	r2, [pc, #252]	; (800197c <prvAddNewTaskToReadyList+0x110>)
 8001880:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001882:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <prvAddNewTaskToReadyList+0x114>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d109      	bne.n	800189e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800188a:	4a3d      	ldr	r2, [pc, #244]	; (8001980 <prvAddNewTaskToReadyList+0x114>)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001890:	4b3a      	ldr	r3, [pc, #232]	; (800197c <prvAddNewTaskToReadyList+0x110>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d110      	bne.n	80018ba <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001898:	f000 fd66 	bl	8002368 <prvInitialiseTaskLists>
 800189c:	e00d      	b.n	80018ba <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800189e:	4b39      	ldr	r3, [pc, #228]	; (8001984 <prvAddNewTaskToReadyList+0x118>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d109      	bne.n	80018ba <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80018a6:	4b36      	ldr	r3, [pc, #216]	; (8001980 <prvAddNewTaskToReadyList+0x114>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d802      	bhi.n	80018ba <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80018b4:	4a32      	ldr	r2, [pc, #200]	; (8001980 <prvAddNewTaskToReadyList+0x114>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80018ba:	4b33      	ldr	r3, [pc, #204]	; (8001988 <prvAddNewTaskToReadyList+0x11c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	3301      	adds	r3, #1
 80018c0:	4a31      	ldr	r2, [pc, #196]	; (8001988 <prvAddNewTaskToReadyList+0x11c>)
 80018c2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80018c4:	4b30      	ldr	r3, [pc, #192]	; (8001988 <prvAddNewTaskToReadyList+0x11c>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2201      	movs	r2, #1
 80018d2:	409a      	lsls	r2, r3
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <prvAddNewTaskToReadyList+0x120>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4313      	orrs	r3, r2
 80018da:	4a2c      	ldr	r2, [pc, #176]	; (800198c <prvAddNewTaskToReadyList+0x120>)
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e2:	492b      	ldr	r1, [pc, #172]	; (8001990 <prvAddNewTaskToReadyList+0x124>)
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	3304      	adds	r3, #4
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	3204      	adds	r2, #4
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	1d1a      	adds	r2, r3, #4
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001918:	4613      	mov	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4a1b      	ldr	r2, [pc, #108]	; (8001990 <prvAddNewTaskToReadyList+0x124>)
 8001922:	441a      	add	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	615a      	str	r2, [r3, #20]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800192c:	4918      	ldr	r1, [pc, #96]	; (8001990 <prvAddNewTaskToReadyList+0x124>)
 800192e:	4613      	mov	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	1c59      	adds	r1, r3, #1
 800193c:	4814      	ldr	r0, [pc, #80]	; (8001990 <prvAddNewTaskToReadyList+0x124>)
 800193e:	4613      	mov	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4403      	add	r3, r0
 8001948:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800194a:	f7ff f91f 	bl	8000b8c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800194e:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <prvAddNewTaskToReadyList+0x118>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00e      	beq.n	8001974 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <prvAddNewTaskToReadyList+0x114>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001960:	429a      	cmp	r2, r3
 8001962:	d207      	bcs.n	8001974 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001964:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <prvAddNewTaskToReadyList+0x128>)
 8001966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	f3bf 8f4f 	dsb	sy
 8001970:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20012d48 	.word	0x20012d48
 8001980:	20012c70 	.word	0x20012c70
 8001984:	20012d54 	.word	0x20012d54
 8001988:	20012d64 	.word	0x20012d64
 800198c:	20012d50 	.word	0x20012d50
 8001990:	20012c74 	.word	0x20012c74
 8001994:	e000ed04 	.word	0xe000ed04

08001998 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d016      	beq.n	80019d8 <vTaskDelay+0x40>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <vTaskDelay+0x60>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d009      	beq.n	80019c6 <vTaskDelay+0x2e>
 80019b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b6:	f383 8811 	msr	BASEPRI, r3
 80019ba:	f3bf 8f6f 	isb	sy
 80019be:	f3bf 8f4f 	dsb	sy
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	e7fe      	b.n	80019c4 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 80019c6:	f000 f86b 	bl	8001aa0 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80019ca:	2100      	movs	r1, #0
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 fd81 	bl	80024d4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80019d2:	f000 f873 	bl	8001abc <xTaskResumeAll>
 80019d6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d107      	bne.n	80019ee <vTaskDelay+0x56>
        {
            portYIELD_WITHIN_API();
 80019de:	4b07      	ldr	r3, [pc, #28]	; (80019fc <vTaskDelay+0x64>)
 80019e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	f3bf 8f4f 	dsb	sy
 80019ea:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80019ee:	bf00      	nop
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20012d70 	.word	0x20012d70
 80019fc:	e000ed04 	.word	0xe000ed04

08001a00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001a06:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <vTaskStartScheduler+0x84>)
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	2300      	movs	r3, #0
 8001a10:	2282      	movs	r2, #130	; 0x82
 8001a12:	491d      	ldr	r1, [pc, #116]	; (8001a88 <vTaskStartScheduler+0x88>)
 8001a14:	481d      	ldr	r0, [pc, #116]	; (8001a8c <vTaskStartScheduler+0x8c>)
 8001a16:	f7ff fe45 	bl	80016a4 <xTaskCreate>
 8001a1a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d102      	bne.n	8001a28 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001a22:	f000 fdd7 	bl	80025d4 <xTimerCreateTimerTask>
 8001a26:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d115      	bne.n	8001a5a <vTaskStartScheduler+0x5a>
 8001a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a32:	f383 8811 	msr	BASEPRI, r3
 8001a36:	f3bf 8f6f 	isb	sy
 8001a3a:	f3bf 8f4f 	dsb	sy
 8001a3e:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <vTaskStartScheduler+0x90>)
 8001a42:	f04f 32ff 	mov.w	r2, #4294967295
 8001a46:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001a48:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <vTaskStartScheduler+0x94>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001a4e:	4b12      	ldr	r3, [pc, #72]	; (8001a98 <vTaskStartScheduler+0x98>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001a54:	f7fe ffce 	bl	80009f4 <xPortStartScheduler>
 8001a58:	e00d      	b.n	8001a76 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a60:	d109      	bne.n	8001a76 <vTaskStartScheduler+0x76>
 8001a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a66:	f383 8811 	msr	BASEPRI, r3
 8001a6a:	f3bf 8f6f 	isb	sy
 8001a6e:	f3bf 8f4f 	dsb	sy
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	e7fe      	b.n	8001a74 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001a76:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <vTaskStartScheduler+0x9c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
}
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20012d6c 	.word	0x20012d6c
 8001a88:	08003228 	.word	0x08003228
 8001a8c:	08002339 	.word	0x08002339
 8001a90:	20012d68 	.word	0x20012d68
 8001a94:	20012d54 	.word	0x20012d54
 8001a98:	20012d4c 	.word	0x20012d4c
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001aa4:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <vTaskSuspendAll+0x18>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	4a03      	ldr	r2, [pc, #12]	; (8001ab8 <vTaskSuspendAll+0x18>)
 8001aac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	20012d70 	.word	0x20012d70

08001abc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001aca:	4b70      	ldr	r3, [pc, #448]	; (8001c8c <xTaskResumeAll+0x1d0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <xTaskResumeAll+0x2a>
 8001ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ad6:	f383 8811 	msr	BASEPRI, r3
 8001ada:	f3bf 8f6f 	isb	sy
 8001ade:	f3bf 8f4f 	dsb	sy
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	e7fe      	b.n	8001ae4 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001ae6:	f7ff f823 	bl	8000b30 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001aea:	4b68      	ldr	r3, [pc, #416]	; (8001c8c <xTaskResumeAll+0x1d0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	4a66      	ldr	r2, [pc, #408]	; (8001c8c <xTaskResumeAll+0x1d0>)
 8001af2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001af4:	4b65      	ldr	r3, [pc, #404]	; (8001c8c <xTaskResumeAll+0x1d0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f040 80c0 	bne.w	8001c7e <xTaskResumeAll+0x1c2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001afe:	4b64      	ldr	r3, [pc, #400]	; (8001c90 <xTaskResumeAll+0x1d4>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 80bb 	beq.w	8001c7e <xTaskResumeAll+0x1c2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b08:	e08a      	b.n	8001c20 <xTaskResumeAll+0x164>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b0a:	4b62      	ldr	r3, [pc, #392]	; (8001c94 <xTaskResumeAll+0x1d8>)
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	69fa      	ldr	r2, [r7, #28]
 8001b1e:	6a12      	ldr	r2, [r2, #32]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	69fa      	ldr	r2, [r7, #28]
 8001b28:	69d2      	ldr	r2, [r2, #28]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	3318      	adds	r3, #24
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d103      	bne.n	8001b40 <xTaskResumeAll+0x84>
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	6a1a      	ldr	r2, [r3, #32]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	2200      	movs	r2, #0
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	1e5a      	subs	r2, r3, #1
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	695b      	ldr	r3, [r3, #20]
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	69fa      	ldr	r2, [r7, #28]
 8001b5c:	68d2      	ldr	r2, [r2, #12]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	69fa      	ldr	r2, [r7, #28]
 8001b66:	6892      	ldr	r2, [r2, #8]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	3304      	adds	r3, #4
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d103      	bne.n	8001b7e <xTaskResumeAll+0xc2>
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	68da      	ldr	r2, [r3, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	1e5a      	subs	r2, r3, #1
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b92:	2201      	movs	r2, #1
 8001b94:	409a      	lsls	r2, r3
 8001b96:	4b40      	ldr	r3, [pc, #256]	; (8001c98 <xTaskResumeAll+0x1dc>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	4a3e      	ldr	r2, [pc, #248]	; (8001c98 <xTaskResumeAll+0x1dc>)
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ba4:	493d      	ldr	r1, [pc, #244]	; (8001c9c <xTaskResumeAll+0x1e0>)
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	440b      	add	r3, r1
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	69fa      	ldr	r2, [r7, #28]
 8001bca:	3204      	adds	r2, #4
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	1d1a      	adds	r2, r3, #4
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	4a2e      	ldr	r2, [pc, #184]	; (8001c9c <xTaskResumeAll+0x1e0>)
 8001be4:	441a      	add	r2, r3
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	615a      	str	r2, [r3, #20]
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bee:	492b      	ldr	r1, [pc, #172]	; (8001c9c <xTaskResumeAll+0x1e0>)
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	1c59      	adds	r1, r3, #1
 8001bfe:	4827      	ldr	r0, [pc, #156]	; (8001c9c <xTaskResumeAll+0x1e0>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4403      	add	r3, r0
 8001c0a:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c10:	4b23      	ldr	r3, [pc, #140]	; (8001ca0 <xTaskResumeAll+0x1e4>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d302      	bcc.n	8001c20 <xTaskResumeAll+0x164>
                    {
                        xYieldPending = pdTRUE;
 8001c1a:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <xTaskResumeAll+0x1e8>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001c20:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <xTaskResumeAll+0x1d8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f47f af70 	bne.w	8001b0a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <xTaskResumeAll+0x178>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001c30:	f000 fc16 	bl	8002460 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001c34:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <xTaskResumeAll+0x1ec>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d010      	beq.n	8001c62 <xTaskResumeAll+0x1a6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001c40:	f000 f846 	bl	8001cd0 <xTaskIncrementTick>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <xTaskResumeAll+0x194>
                            {
                                xYieldPending = pdTRUE;
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <xTaskResumeAll+0x1e8>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1f1      	bne.n	8001c40 <xTaskResumeAll+0x184>

                        xPendedTicks = 0;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <xTaskResumeAll+0x1ec>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <xTaskResumeAll+0x1e8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d009      	beq.n	8001c7e <xTaskResumeAll+0x1c2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <xTaskResumeAll+0x1f0>)
 8001c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	f3bf 8f4f 	dsb	sy
 8001c7a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001c7e:	f7fe ff85 	bl	8000b8c <vPortExitCritical>

    return xAlreadyYielded;
 8001c82:	69bb      	ldr	r3, [r7, #24]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20012d70 	.word	0x20012d70
 8001c90:	20012d48 	.word	0x20012d48
 8001c94:	20012d08 	.word	0x20012d08
 8001c98:	20012d50 	.word	0x20012d50
 8001c9c:	20012c74 	.word	0x20012c74
 8001ca0:	20012c70 	.word	0x20012c70
 8001ca4:	20012d5c 	.word	0x20012d5c
 8001ca8:	20012d58 	.word	0x20012d58
 8001cac:	e000ed04 	.word	0xe000ed04

08001cb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001cb6:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <xTaskGetTickCount+0x1c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001cbc:	687b      	ldr	r3, [r7, #4]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20012d4c 	.word	0x20012d4c

08001cd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08a      	sub	sp, #40	; 0x28
 8001cd4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cda:	4b7d      	ldr	r3, [pc, #500]	; (8001ed0 <xTaskIncrementTick+0x200>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f040 80eb 	bne.w	8001eba <xTaskIncrementTick+0x1ea>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001ce4:	4b7b      	ldr	r3, [pc, #492]	; (8001ed4 <xTaskIncrementTick+0x204>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001cec:	4a79      	ldr	r2, [pc, #484]	; (8001ed4 <xTaskIncrementTick+0x204>)
 8001cee:	6a3b      	ldr	r3, [r7, #32]
 8001cf0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001cf2:	6a3b      	ldr	r3, [r7, #32]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d11f      	bne.n	8001d38 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8001cf8:	4b77      	ldr	r3, [pc, #476]	; (8001ed8 <xTaskIncrementTick+0x208>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d009      	beq.n	8001d16 <xTaskIncrementTick+0x46>
 8001d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d06:	f383 8811 	msr	BASEPRI, r3
 8001d0a:	f3bf 8f6f 	isb	sy
 8001d0e:	f3bf 8f4f 	dsb	sy
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	e7fe      	b.n	8001d14 <xTaskIncrementTick+0x44>
 8001d16:	4b70      	ldr	r3, [pc, #448]	; (8001ed8 <xTaskIncrementTick+0x208>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	61fb      	str	r3, [r7, #28]
 8001d1c:	4b6f      	ldr	r3, [pc, #444]	; (8001edc <xTaskIncrementTick+0x20c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a6d      	ldr	r2, [pc, #436]	; (8001ed8 <xTaskIncrementTick+0x208>)
 8001d22:	6013      	str	r3, [r2, #0]
 8001d24:	4a6d      	ldr	r2, [pc, #436]	; (8001edc <xTaskIncrementTick+0x20c>)
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	6013      	str	r3, [r2, #0]
 8001d2a:	4b6d      	ldr	r3, [pc, #436]	; (8001ee0 <xTaskIncrementTick+0x210>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	4a6b      	ldr	r2, [pc, #428]	; (8001ee0 <xTaskIncrementTick+0x210>)
 8001d32:	6013      	str	r3, [r2, #0]
 8001d34:	f000 fb94 	bl	8002460 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001d38:	4b6a      	ldr	r3, [pc, #424]	; (8001ee4 <xTaskIncrementTick+0x214>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6a3a      	ldr	r2, [r7, #32]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	f0c0 80a6 	bcc.w	8001e90 <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d44:	4b64      	ldr	r3, [pc, #400]	; (8001ed8 <xTaskIncrementTick+0x208>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d104      	bne.n	8001d58 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d4e:	4b65      	ldr	r3, [pc, #404]	; (8001ee4 <xTaskIncrementTick+0x214>)
 8001d50:	f04f 32ff 	mov.w	r2, #4294967295
 8001d54:	601a      	str	r2, [r3, #0]
                    break;
 8001d56:	e09b      	b.n	8001e90 <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d58:	4b5f      	ldr	r3, [pc, #380]	; (8001ed8 <xTaskIncrementTick+0x208>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8001d68:	6a3a      	ldr	r2, [r7, #32]
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d203      	bcs.n	8001d78 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001d70:	4a5c      	ldr	r2, [pc, #368]	; (8001ee4 <xTaskIncrementTick+0x214>)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001d76:	e08b      	b.n	8001e90 <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	695b      	ldr	r3, [r3, #20]
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	68d2      	ldr	r2, [r2, #12]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	6892      	ldr	r2, [r2, #8]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d103      	bne.n	8001da6 <xTaskIncrementTick+0xd6>
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	2200      	movs	r2, #0
 8001daa:	615a      	str	r2, [r3, #20]
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	1e5a      	subs	r2, r3, #1
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d01e      	beq.n	8001dfc <xTaskIncrementTick+0x12c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	6a12      	ldr	r2, [r2, #32]
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	69d2      	ldr	r2, [r2, #28]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	3318      	adds	r3, #24
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d103      	bne.n	8001dec <xTaskIncrementTick+0x11c>
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	6a1a      	ldr	r2, [r3, #32]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	2200      	movs	r2, #0
 8001df0:	629a      	str	r2, [r3, #40]	; 0x28
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	1e5a      	subs	r2, r3, #1
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e00:	2201      	movs	r2, #1
 8001e02:	409a      	lsls	r2, r3
 8001e04:	4b38      	ldr	r3, [pc, #224]	; (8001ee8 <xTaskIncrementTick+0x218>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	4a37      	ldr	r2, [pc, #220]	; (8001ee8 <xTaskIncrementTick+0x218>)
 8001e0c:	6013      	str	r3, [r2, #0]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e12:	4936      	ldr	r1, [pc, #216]	; (8001eec <xTaskIncrementTick+0x21c>)
 8001e14:	4613      	mov	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	4413      	add	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	3304      	adds	r3, #4
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	3204      	adds	r2, #4
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	1d1a      	adds	r2, r3, #4
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4a26      	ldr	r2, [pc, #152]	; (8001eec <xTaskIncrementTick+0x21c>)
 8001e52:	441a      	add	r2, r3
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	615a      	str	r2, [r3, #20]
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e5c:	4923      	ldr	r1, [pc, #140]	; (8001eec <xTaskIncrementTick+0x21c>)
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	1c59      	adds	r1, r3, #1
 8001e6c:	481f      	ldr	r0, [pc, #124]	; (8001eec <xTaskIncrementTick+0x21c>)
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4403      	add	r3, r0
 8001e78:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <xTaskIncrementTick+0x220>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	429a      	cmp	r2, r3
 8001e86:	f4ff af5d 	bcc.w	8001d44 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e8e:	e759      	b.n	8001d44 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001e90:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <xTaskIncrementTick+0x220>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e96:	4915      	ldr	r1, [pc, #84]	; (8001eec <xTaskIncrementTick+0x21c>)
 8001e98:	4613      	mov	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	4413      	add	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d901      	bls.n	8001eac <xTaskIncrementTick+0x1dc>
                {
                    xSwitchRequired = pdTRUE;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <xTaskIncrementTick+0x224>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <xTaskIncrementTick+0x1f4>
                {
                    xSwitchRequired = pdTRUE;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb8:	e004      	b.n	8001ec4 <xTaskIncrementTick+0x1f4>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <xTaskIncrementTick+0x228>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	4a0d      	ldr	r2, [pc, #52]	; (8001ef8 <xTaskIncrementTick+0x228>)
 8001ec2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3728      	adds	r7, #40	; 0x28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20012d70 	.word	0x20012d70
 8001ed4:	20012d4c 	.word	0x20012d4c
 8001ed8:	20012d00 	.word	0x20012d00
 8001edc:	20012d04 	.word	0x20012d04
 8001ee0:	20012d60 	.word	0x20012d60
 8001ee4:	20012d68 	.word	0x20012d68
 8001ee8:	20012d50 	.word	0x20012d50
 8001eec:	20012c74 	.word	0x20012c74
 8001ef0:	20012c70 	.word	0x20012c70
 8001ef4:	20012d5c 	.word	0x20012d5c
 8001ef8:	20012d58 	.word	0x20012d58

08001efc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001efc:	b480      	push	{r7}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001f02:	4b26      	ldr	r3, [pc, #152]	; (8001f9c <vTaskSwitchContext+0xa0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001f0a:	4b25      	ldr	r3, [pc, #148]	; (8001fa0 <vTaskSwitchContext+0xa4>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001f10:	e03e      	b.n	8001f90 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 8001f12:	4b23      	ldr	r3, [pc, #140]	; (8001fa0 <vTaskSwitchContext+0xa4>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f18:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <vTaskSwitchContext+0xa8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	fab3 f383 	clz	r3, r3
 8001f24:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8001f26:	7afb      	ldrb	r3, [r7, #11]
 8001f28:	f1c3 031f 	rsb	r3, r3, #31
 8001f2c:	617b      	str	r3, [r7, #20]
 8001f2e:	491e      	ldr	r1, [pc, #120]	; (8001fa8 <vTaskSwitchContext+0xac>)
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	4613      	mov	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <vTaskSwitchContext+0x5a>
        __asm volatile
 8001f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f46:	f383 8811 	msr	BASEPRI, r3
 8001f4a:	f3bf 8f6f 	isb	sy
 8001f4e:	f3bf 8f4f 	dsb	sy
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	e7fe      	b.n	8001f54 <vTaskSwitchContext+0x58>
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4a11      	ldr	r2, [pc, #68]	; (8001fa8 <vTaskSwitchContext+0xac>)
 8001f62:	4413      	add	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	605a      	str	r2, [r3, #4]
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	3308      	adds	r3, #8
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d104      	bne.n	8001f86 <vTaskSwitchContext+0x8a>
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	4a07      	ldr	r2, [pc, #28]	; (8001fac <vTaskSwitchContext+0xb0>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	20012d70 	.word	0x20012d70
 8001fa0:	20012d5c 	.word	0x20012d5c
 8001fa4:	20012d50 	.word	0x20012d50
 8001fa8:	20012c74 	.word	0x20012c74
 8001fac:	20012c70 	.word	0x20012c70

08001fb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d109      	bne.n	8001fd4 <vTaskPlaceOnEventList+0x24>
 8001fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc4:	f383 8811 	msr	BASEPRI, r3
 8001fc8:	f3bf 8f6f 	isb	sy
 8001fcc:	f3bf 8f4f 	dsb	sy
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	e7fe      	b.n	8001fd2 <vTaskPlaceOnEventList+0x22>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <vTaskPlaceOnEventList+0x44>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3318      	adds	r3, #24
 8001fda:	4619      	mov	r1, r3
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe fc1b 	bl	8000818 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	6838      	ldr	r0, [r7, #0]
 8001fe6:	f000 fa75 	bl	80024d4 <prvAddCurrentTaskToDelayedList>
}
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20012c70 	.word	0x20012c70

08001ff8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d109      	bne.n	800201e <vTaskPlaceOnEventListRestricted+0x26>
 800200a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800200e:	f383 8811 	msr	BASEPRI, r3
 8002012:	f3bf 8f6f 	isb	sy
 8002016:	f3bf 8f4f 	dsb	sy
 800201a:	613b      	str	r3, [r7, #16]
 800201c:	e7fe      	b.n	800201c <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	4b15      	ldr	r3, [pc, #84]	; (800207c <vTaskPlaceOnEventListRestricted+0x84>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	61da      	str	r2, [r3, #28]
 800202c:	4b13      	ldr	r3, [pc, #76]	; (800207c <vTaskPlaceOnEventListRestricted+0x84>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	6892      	ldr	r2, [r2, #8]
 8002034:	621a      	str	r2, [r3, #32]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	4a10      	ldr	r2, [pc, #64]	; (800207c <vTaskPlaceOnEventListRestricted+0x84>)
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	3218      	adds	r2, #24
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <vTaskPlaceOnEventListRestricted+0x84>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f103 0218 	add.w	r2, r3, #24
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	4b0b      	ldr	r3, [pc, #44]	; (800207c <vTaskPlaceOnEventListRestricted+0x84>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <vTaskPlaceOnEventListRestricted+0x74>
        {
            xTicksToWait = portMAX_DELAY;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	68b8      	ldr	r0, [r7, #8]
 8002070:	f000 fa30 	bl	80024d4 <prvAddCurrentTaskToDelayedList>
    }
 8002074:	bf00      	nop
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20012c70 	.word	0x20012c70

08002080 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002080:	b480      	push	{r7}
 8002082:	b08b      	sub	sp, #44	; 0x2c
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <xTaskRemoveFromEventList+0x2a>
 8002096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800209a:	f383 8811 	msr	BASEPRI, r3
 800209e:	f3bf 8f6f 	isb	sy
 80020a2:	f3bf 8f4f 	dsb	sy
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	e7fe      	b.n	80020a8 <xTaskRemoveFromEventList+0x28>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ae:	61fb      	str	r3, [r7, #28]
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	6a3a      	ldr	r2, [r7, #32]
 80020b6:	6a12      	ldr	r2, [r2, #32]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	6a3a      	ldr	r2, [r7, #32]
 80020c0:	69d2      	ldr	r2, [r2, #28]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	6a3b      	ldr	r3, [r7, #32]
 80020ca:	3318      	adds	r3, #24
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d103      	bne.n	80020d8 <xTaskRemoveFromEventList+0x58>
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	6a1a      	ldr	r2, [r3, #32]
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	6a3b      	ldr	r3, [r7, #32]
 80020da:	2200      	movs	r2, #0
 80020dc:	629a      	str	r2, [r3, #40]	; 0x28
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	1e5a      	subs	r2, r3, #1
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020e8:	4b4a      	ldr	r3, [pc, #296]	; (8002214 <xTaskRemoveFromEventList+0x194>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d15e      	bne.n	80021ae <xTaskRemoveFromEventList+0x12e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80020f0:	6a3b      	ldr	r3, [r7, #32]
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	6a3a      	ldr	r2, [r7, #32]
 80020fc:	68d2      	ldr	r2, [r2, #12]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	6a3b      	ldr	r3, [r7, #32]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	6a3a      	ldr	r2, [r7, #32]
 8002106:	6892      	ldr	r2, [r2, #8]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	3304      	adds	r3, #4
 8002112:	429a      	cmp	r2, r3
 8002114:	d103      	bne.n	800211e <xTaskRemoveFromEventList+0x9e>
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	2200      	movs	r2, #0
 8002122:	615a      	str	r2, [r3, #20]
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	1e5a      	subs	r2, r3, #1
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002132:	2201      	movs	r2, #1
 8002134:	409a      	lsls	r2, r3
 8002136:	4b38      	ldr	r3, [pc, #224]	; (8002218 <xTaskRemoveFromEventList+0x198>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4313      	orrs	r3, r2
 800213c:	4a36      	ldr	r2, [pc, #216]	; (8002218 <xTaskRemoveFromEventList+0x198>)
 800213e:	6013      	str	r3, [r2, #0]
 8002140:	6a3b      	ldr	r3, [r7, #32]
 8002142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002144:	4935      	ldr	r1, [pc, #212]	; (800221c <xTaskRemoveFromEventList+0x19c>)
 8002146:	4613      	mov	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	3304      	adds	r3, #4
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	6a3b      	ldr	r3, [r7, #32]
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	60da      	str	r2, [r3, #12]
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	6a3a      	ldr	r2, [r7, #32]
 800216a:	3204      	adds	r2, #4
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	1d1a      	adds	r2, r3, #4
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	6a3b      	ldr	r3, [r7, #32]
 8002178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4a26      	ldr	r2, [pc, #152]	; (800221c <xTaskRemoveFromEventList+0x19c>)
 8002184:	441a      	add	r2, r3
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	615a      	str	r2, [r3, #20]
 800218a:	6a3b      	ldr	r3, [r7, #32]
 800218c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218e:	4923      	ldr	r1, [pc, #140]	; (800221c <xTaskRemoveFromEventList+0x19c>)
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	1c59      	adds	r1, r3, #1
 800219e:	481f      	ldr	r0, [pc, #124]	; (800221c <xTaskRemoveFromEventList+0x19c>)
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4403      	add	r3, r0
 80021aa:	6019      	str	r1, [r3, #0]
 80021ac:	e01b      	b.n	80021e6 <xTaskRemoveFromEventList+0x166>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80021ae:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <xTaskRemoveFromEventList+0x1a0>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	61da      	str	r2, [r3, #28]
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	6a3b      	ldr	r3, [r7, #32]
 80021c0:	621a      	str	r2, [r3, #32]
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	6a3a      	ldr	r2, [r7, #32]
 80021c8:	3218      	adds	r2, #24
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	f103 0218 	add.w	r2, r3, #24
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	4a11      	ldr	r2, [pc, #68]	; (8002220 <xTaskRemoveFromEventList+0x1a0>)
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <xTaskRemoveFromEventList+0x1a0>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	3301      	adds	r3, #1
 80021e2:	4a0f      	ldr	r2, [pc, #60]	; (8002220 <xTaskRemoveFromEventList+0x1a0>)
 80021e4:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <xTaskRemoveFromEventList+0x1a4>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d905      	bls.n	8002200 <xTaskRemoveFromEventList+0x180>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80021f4:	2301      	movs	r3, #1
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <xTaskRemoveFromEventList+0x1a8>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	e001      	b.n	8002204 <xTaskRemoveFromEventList+0x184>
    }
    else
    {
        xReturn = pdFALSE;
 8002200:	2300      	movs	r3, #0
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002206:	4618      	mov	r0, r3
 8002208:	372c      	adds	r7, #44	; 0x2c
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20012d70 	.word	0x20012d70
 8002218:	20012d50 	.word	0x20012d50
 800221c:	20012c74 	.word	0x20012c74
 8002220:	20012d08 	.word	0x20012d08
 8002224:	20012c70 	.word	0x20012c70
 8002228:	20012d5c 	.word	0x20012d5c

0800222c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002234:	4b06      	ldr	r3, [pc, #24]	; (8002250 <vTaskInternalSetTimeOutState+0x24>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <vTaskInternalSetTimeOutState+0x28>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	605a      	str	r2, [r3, #4]
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	20012d60 	.word	0x20012d60
 8002254:	20012d4c 	.word	0x20012d4c

08002258 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d109      	bne.n	800227c <xTaskCheckForTimeOut+0x24>
 8002268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800226c:	f383 8811 	msr	BASEPRI, r3
 8002270:	f3bf 8f6f 	isb	sy
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	e7fe      	b.n	800227a <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d109      	bne.n	8002296 <xTaskCheckForTimeOut+0x3e>
 8002282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002286:	f383 8811 	msr	BASEPRI, r3
 800228a:	f3bf 8f6f 	isb	sy
 800228e:	f3bf 8f4f 	dsb	sy
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	e7fe      	b.n	8002294 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8002296:	f7fe fc4b 	bl	8000b30 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800229a:	4b1f      	ldr	r3, [pc, #124]	; (8002318 <xTaskCheckForTimeOut+0xc0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b2:	d102      	bne.n	80022ba <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61fb      	str	r3, [r7, #28]
 80022b8:	e026      	b.n	8002308 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b17      	ldr	r3, [pc, #92]	; (800231c <xTaskCheckForTimeOut+0xc4>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d00a      	beq.n	80022dc <xTaskCheckForTimeOut+0x84>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d805      	bhi.n	80022dc <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80022d0:	2301      	movs	r3, #1
 80022d2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	e015      	b.n	8002308 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d90b      	bls.n	80022fe <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	1ad2      	subs	r2, r2, r3
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff ff9a 	bl	800222c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	e004      	b.n	8002308 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002304:	2301      	movs	r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002308:	f7fe fc40 	bl	8000b8c <vPortExitCritical>

    return xReturn;
 800230c:	69fb      	ldr	r3, [r7, #28]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3720      	adds	r7, #32
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20012d4c 	.word	0x20012d4c
 800231c:	20012d60 	.word	0x20012d60

08002320 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002324:	4b03      	ldr	r3, [pc, #12]	; (8002334 <vTaskMissedYield+0x14>)
 8002326:	2201      	movs	r2, #1
 8002328:	601a      	str	r2, [r3, #0]
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	20012d5c 	.word	0x20012d5c

08002338 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002340:	f000 f852 	bl	80023e8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002344:	4b06      	ldr	r3, [pc, #24]	; (8002360 <prvIdleTask+0x28>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d9f9      	bls.n	8002340 <prvIdleTask+0x8>
                {
                    taskYIELD();
 800234c:	4b05      	ldr	r3, [pc, #20]	; (8002364 <prvIdleTask+0x2c>)
 800234e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	f3bf 8f4f 	dsb	sy
 8002358:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800235c:	e7f0      	b.n	8002340 <prvIdleTask+0x8>
 800235e:	bf00      	nop
 8002360:	20012c74 	.word	0x20012c74
 8002364:	e000ed04 	.word	0xe000ed04

08002368 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800236e:	2300      	movs	r3, #0
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	e00c      	b.n	800238e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4a12      	ldr	r2, [pc, #72]	; (80023c8 <prvInitialiseTaskLists+0x60>)
 8002380:	4413      	add	r3, r2
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe fa1b 	bl	80007be <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3301      	adds	r3, #1
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b04      	cmp	r3, #4
 8002392:	d9ef      	bls.n	8002374 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002394:	480d      	ldr	r0, [pc, #52]	; (80023cc <prvInitialiseTaskLists+0x64>)
 8002396:	f7fe fa12 	bl	80007be <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800239a:	480d      	ldr	r0, [pc, #52]	; (80023d0 <prvInitialiseTaskLists+0x68>)
 800239c:	f7fe fa0f 	bl	80007be <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80023a0:	480c      	ldr	r0, [pc, #48]	; (80023d4 <prvInitialiseTaskLists+0x6c>)
 80023a2:	f7fe fa0c 	bl	80007be <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80023a6:	480c      	ldr	r0, [pc, #48]	; (80023d8 <prvInitialiseTaskLists+0x70>)
 80023a8:	f7fe fa09 	bl	80007be <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80023ac:	480b      	ldr	r0, [pc, #44]	; (80023dc <prvInitialiseTaskLists+0x74>)
 80023ae:	f7fe fa06 	bl	80007be <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80023b2:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <prvInitialiseTaskLists+0x78>)
 80023b4:	4a05      	ldr	r2, [pc, #20]	; (80023cc <prvInitialiseTaskLists+0x64>)
 80023b6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023b8:	4b0a      	ldr	r3, [pc, #40]	; (80023e4 <prvInitialiseTaskLists+0x7c>)
 80023ba:	4a05      	ldr	r2, [pc, #20]	; (80023d0 <prvInitialiseTaskLists+0x68>)
 80023bc:	601a      	str	r2, [r3, #0]
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20012c74 	.word	0x20012c74
 80023cc:	20012cd8 	.word	0x20012cd8
 80023d0:	20012cec 	.word	0x20012cec
 80023d4:	20012d08 	.word	0x20012d08
 80023d8:	20012d1c 	.word	0x20012d1c
 80023dc:	20012d34 	.word	0x20012d34
 80023e0:	20012d00 	.word	0x20012d00
 80023e4:	20012d04 	.word	0x20012d04

080023e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023ee:	e019      	b.n	8002424 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80023f0:	f7fe fb9e 	bl	8000b30 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023f4:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <prvCheckTasksWaitingTermination+0x4c>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3304      	adds	r3, #4
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fa42 	bl	800088a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002406:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <prvCheckTasksWaitingTermination+0x50>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	3b01      	subs	r3, #1
 800240c:	4a0a      	ldr	r2, [pc, #40]	; (8002438 <prvCheckTasksWaitingTermination+0x50>)
 800240e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002410:	4b0a      	ldr	r3, [pc, #40]	; (800243c <prvCheckTasksWaitingTermination+0x54>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	3b01      	subs	r3, #1
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <prvCheckTasksWaitingTermination+0x54>)
 8002418:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800241a:	f7fe fbb7 	bl	8000b8c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f80e 	bl	8002440 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <prvCheckTasksWaitingTermination+0x54>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1e1      	bne.n	80023f0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20012d1c 	.word	0x20012d1c
 8002438:	20012d48 	.word	0x20012d48
 800243c:	20012d30 	.word	0x20012d30

08002440 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe fd29 	bl	8000ea4 <vPortFree>
                vPortFree( pxTCB );
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7fe fd26 	bl	8000ea4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002458:	bf00      	nop
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <prvResetNextTaskUnblockTime+0x30>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d104      	bne.n	8002478 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <prvResetNextTaskUnblockTime+0x34>)
 8002470:	f04f 32ff 	mov.w	r2, #4294967295
 8002474:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002476:	e005      	b.n	8002484 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <prvResetNextTaskUnblockTime+0x30>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a04      	ldr	r2, [pc, #16]	; (8002494 <prvResetNextTaskUnblockTime+0x34>)
 8002482:	6013      	str	r3, [r2, #0]
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	20012d00 	.word	0x20012d00
 8002494:	20012d68 	.word	0x20012d68

08002498 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <xTaskGetSchedulerState+0x34>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d102      	bne.n	80024ac <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80024a6:	2301      	movs	r3, #1
 80024a8:	607b      	str	r3, [r7, #4]
 80024aa:	e008      	b.n	80024be <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <xTaskGetSchedulerState+0x38>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d102      	bne.n	80024ba <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80024b4:	2302      	movs	r3, #2
 80024b6:	607b      	str	r3, [r7, #4]
 80024b8:	e001      	b.n	80024be <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80024ba:	2300      	movs	r3, #0
 80024bc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80024be:	687b      	ldr	r3, [r7, #4]
    }
 80024c0:	4618      	mov	r0, r3
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	20012d54 	.word	0x20012d54
 80024d0:	20012d70 	.word	0x20012d70

080024d4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80024de:	4b36      	ldr	r3, [pc, #216]	; (80025b8 <prvAddCurrentTaskToDelayedList+0xe4>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024e4:	4b35      	ldr	r3, [pc, #212]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	3304      	adds	r3, #4
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe f9cd 	bl	800088a <uxListRemove>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10b      	bne.n	800250e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80024f6:	4b31      	ldr	r3, [pc, #196]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	2201      	movs	r2, #1
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	4b2e      	ldr	r3, [pc, #184]	; (80025c0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4013      	ands	r3, r2
 800250a:	4a2d      	ldr	r2, [pc, #180]	; (80025c0 <prvAddCurrentTaskToDelayedList+0xec>)
 800250c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002514:	d124      	bne.n	8002560 <prvAddCurrentTaskToDelayedList+0x8c>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d021      	beq.n	8002560 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800251c:	4b29      	ldr	r3, [pc, #164]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	4b26      	ldr	r3, [pc, #152]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	4b24      	ldr	r3, [pc, #144]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	6892      	ldr	r2, [r2, #8]
 8002532:	60da      	str	r2, [r3, #12]
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	4a20      	ldr	r2, [pc, #128]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	3204      	adds	r2, #4
 800253e:	605a      	str	r2, [r3, #4]
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	1d1a      	adds	r2, r3, #4
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	4b1c      	ldr	r3, [pc, #112]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002550:	615a      	str	r2, [r3, #20]
 8002552:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	3301      	adds	r3, #1
 8002558:	4a1a      	ldr	r2, [pc, #104]	; (80025c4 <prvAddCurrentTaskToDelayedList+0xf0>)
 800255a:	6013      	str	r3, [r2, #0]
 800255c:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800255e:	e026      	b.n	80025ae <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	429a      	cmp	r2, r3
 8002576:	d209      	bcs.n	800258c <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002578:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <prvAddCurrentTaskToDelayedList+0xf4>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	3304      	adds	r3, #4
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f7fe f947 	bl	8000818 <vListInsert>
}
 800258a:	e010      	b.n	80025ae <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <prvAddCurrentTaskToDelayedList+0xf8>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3304      	adds	r3, #4
 8002596:	4619      	mov	r1, r3
 8002598:	4610      	mov	r0, r2
 800259a:	f7fe f93d 	bl	8000818 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800259e:	4b0c      	ldr	r3, [pc, #48]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d202      	bcs.n	80025ae <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 80025a8:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xfc>)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6013      	str	r3, [r2, #0]
}
 80025ae:	bf00      	nop
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20012d4c 	.word	0x20012d4c
 80025bc:	20012c70 	.word	0x20012c70
 80025c0:	20012d50 	.word	0x20012d50
 80025c4:	20012d34 	.word	0x20012d34
 80025c8:	20012d04 	.word	0x20012d04
 80025cc:	20012d00 	.word	0x20012d00
 80025d0:	20012d68 	.word	0x20012d68

080025d4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80025de:	f000 fa43 	bl	8002a68 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80025e2:	4b11      	ldr	r3, [pc, #68]	; (8002628 <xTimerCreateTimerTask+0x54>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00b      	beq.n	8002602 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80025ea:	4b10      	ldr	r3, [pc, #64]	; (800262c <xTimerCreateTimerTask+0x58>)
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	2302      	movs	r3, #2
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	2300      	movs	r3, #0
 80025f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025f8:	490d      	ldr	r1, [pc, #52]	; (8002630 <xTimerCreateTimerTask+0x5c>)
 80025fa:	480e      	ldr	r0, [pc, #56]	; (8002634 <xTimerCreateTimerTask+0x60>)
 80025fc:	f7ff f852 	bl	80016a4 <xTaskCreate>
 8002600:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d109      	bne.n	800261c <xTimerCreateTimerTask+0x48>
 8002608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260c:	f383 8811 	msr	BASEPRI, r3
 8002610:	f3bf 8f6f 	isb	sy
 8002614:	f3bf 8f4f 	dsb	sy
 8002618:	603b      	str	r3, [r7, #0]
 800261a:	e7fe      	b.n	800261a <xTimerCreateTimerTask+0x46>
        return xReturn;
 800261c:	687b      	ldr	r3, [r7, #4]
    }
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20012da4 	.word	0x20012da4
 800262c:	20012da8 	.word	0x20012da8
 8002630:	08003230 	.word	0x08003230
 8002634:	080026d9 	.word	0x080026d9

08002638 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002644:	e008      	b.n	8002658 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	68ba      	ldr	r2, [r7, #8]
 800264c:	4413      	add	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	699a      	ldr	r2, [r3, #24]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	18d1      	adds	r1, r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f8db 	bl	8002820 <prvInsertTimerInActiveList>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1ea      	bne.n	8002646 <prvReloadTimer+0xe>
        }
    }
 8002670:	bf00      	nop
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002682:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <prvProcessExpiredTimer+0x5c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3304      	adds	r3, #4
 8002690:	4618      	mov	r0, r3
 8002692:	f7fe f8fa 	bl	800088a <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800269c:	f003 0304 	and.w	r3, r3, #4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f7ff ffc5 	bl	8002638 <prvReloadTimer>
 80026ae:	e008      	b.n	80026c2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	4798      	blx	r3
    }
 80026ca:	bf00      	nop
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20012d9c 	.word	0x20012d9c

080026d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80026e0:	f107 0308 	add.w	r3, r7, #8
 80026e4:	4618      	mov	r0, r3
 80026e6:	f000 f857 	bl	8002798 <prvGetNextExpireTime>
 80026ea:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4619      	mov	r1, r3
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 f803 	bl	80026fc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80026f6:	f000 f8d5 	bl	80028a4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80026fa:	e7f1      	b.n	80026e0 <prvTimerTask+0x8>

080026fc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002706:	f7ff f9cb 	bl	8001aa0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800270a:	f107 0308 	add.w	r3, r7, #8
 800270e:	4618      	mov	r0, r3
 8002710:	f000 f866 	bl	80027e0 <prvSampleTimeNow>
 8002714:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d130      	bne.n	800277e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10a      	bne.n	8002738 <prvProcessTimerOrBlockTask+0x3c>
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	429a      	cmp	r2, r3
 8002728:	d806      	bhi.n	8002738 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800272a:	f7ff f9c7 	bl	8001abc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800272e:	68f9      	ldr	r1, [r7, #12]
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff ffa1 	bl	8002678 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002736:	e024      	b.n	8002782 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <prvProcessTimerOrBlockTask+0x90>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <prvProcessTimerOrBlockTask+0x50>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <prvProcessTimerOrBlockTask+0x52>
 800274c:	2300      	movs	r3, #0
 800274e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002750:	4b0f      	ldr	r3, [pc, #60]	; (8002790 <prvProcessTimerOrBlockTask+0x94>)
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	4619      	mov	r1, r3
 800275e:	f7fe ff6d 	bl	800163c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002762:	f7ff f9ab 	bl	8001abc <xTaskResumeAll>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10a      	bne.n	8002782 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <prvProcessTimerOrBlockTask+0x98>)
 800276e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	f3bf 8f4f 	dsb	sy
 8002778:	f3bf 8f6f 	isb	sy
    }
 800277c:	e001      	b.n	8002782 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800277e:	f7ff f99d 	bl	8001abc <xTaskResumeAll>
    }
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20012da0 	.word	0x20012da0
 8002790:	20012da4 	.word	0x20012da4
 8002794:	e000ed04 	.word	0xe000ed04

08002798 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80027a0:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <prvGetNextExpireTime+0x44>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <prvGetNextExpireTime+0x16>
 80027aa:	2201      	movs	r2, #1
 80027ac:	e000      	b.n	80027b0 <prvGetNextExpireTime+0x18>
 80027ae:	2200      	movs	r2, #0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80027bc:	4b07      	ldr	r3, [pc, #28]	; (80027dc <prvGetNextExpireTime+0x44>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	e001      	b.n	80027cc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80027cc:	68fb      	ldr	r3, [r7, #12]
    }
 80027ce:	4618      	mov	r0, r3
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20012d9c 	.word	0x20012d9c

080027e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80027e8:	f7ff fa62 	bl	8001cb0 <xTaskGetTickCount>
 80027ec:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <prvSampleTimeNow+0x3c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d205      	bcs.n	8002804 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80027f8:	f000 f910 	bl	8002a1c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	e002      	b.n	800280a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800280a:	4a04      	ldr	r2, [pc, #16]	; (800281c <prvSampleTimeNow+0x3c>)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002810:	68fb      	ldr	r3, [r7, #12]
    }
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20012dac 	.word	0x20012dac

08002820 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
 800282c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	429a      	cmp	r2, r3
 8002844:	d812      	bhi.n	800286c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	1ad2      	subs	r2, r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	429a      	cmp	r2, r3
 8002852:	d302      	bcc.n	800285a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002854:	2301      	movs	r3, #1
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	e01b      	b.n	8002892 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800285a:	4b10      	ldr	r3, [pc, #64]	; (800289c <prvInsertTimerInActiveList+0x7c>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3304      	adds	r3, #4
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f7fd ffd7 	bl	8000818 <vListInsert>
 800286a:	e012      	b.n	8002892 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d206      	bcs.n	8002882 <prvInsertTimerInActiveList+0x62>
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d302      	bcc.n	8002882 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800287c:	2301      	movs	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	e007      	b.n	8002892 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002882:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <prvInsertTimerInActiveList+0x80>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3304      	adds	r3, #4
 800288a:	4619      	mov	r1, r3
 800288c:	4610      	mov	r0, r2
 800288e:	f7fd ffc3 	bl	8000818 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002892:	697b      	ldr	r3, [r7, #20]
    }
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20012da0 	.word	0x20012da0
 80028a0:	20012d9c 	.word	0x20012d9c

080028a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b088      	sub	sp, #32
 80028a8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80028aa:	e0a5      	b.n	80029f8 <prvProcessReceivedCommands+0x154>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f2c0 80a2 	blt.w	80029f8 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d004      	beq.n	80028ca <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	3304      	adds	r3, #4
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fd ffe0 	bl	800088a <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ff87 	bl	80027e0 <prvSampleTimeNow>
 80028d2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	2b08      	cmp	r3, #8
 80028da:	f200 808c 	bhi.w	80029f6 <prvProcessReceivedCommands+0x152>
 80028de:	a201      	add	r2, pc, #4	; (adr r2, 80028e4 <prvProcessReceivedCommands+0x40>)
 80028e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e4:	08002909 	.word	0x08002909
 80028e8:	08002909 	.word	0x08002909
 80028ec:	08002971 	.word	0x08002971
 80028f0:	08002985 	.word	0x08002985
 80028f4:	080029cd 	.word	0x080029cd
 80028f8:	08002909 	.word	0x08002909
 80028fc:	08002909 	.word	0x08002909
 8002900:	08002971 	.word	0x08002971
 8002904:	08002985 	.word	0x08002985
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800290e:	f043 0301 	orr.w	r3, r3, #1
 8002912:	b2da      	uxtb	r2, r3
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	18d1      	adds	r1, r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	69f8      	ldr	r0, [r7, #28]
 8002928:	f7ff ff7a 	bl	8002820 <prvInsertTimerInActiveList>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d062      	beq.n	80029f8 <prvProcessReceivedCommands+0x154>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d009      	beq.n	8002954 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	4413      	add	r3, r2
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4619      	mov	r1, r3
 800294c:	69f8      	ldr	r0, [r7, #28]
 800294e:	f7ff fe73 	bl	8002638 <prvReloadTimer>
 8002952:	e008      	b.n	8002966 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800295a:	f023 0301 	bic.w	r3, r3, #1
 800295e:	b2da      	uxtb	r2, r3
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	69f8      	ldr	r0, [r7, #28]
 800296c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800296e:	e043      	b.n	80029f8 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	b2da      	uxtb	r2, r3
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002982:	e039      	b.n	80029f8 <prvProcessReceivedCommands+0x154>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	b2da      	uxtb	r2, r3
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d109      	bne.n	80029b8 <prvProcessReceivedCommands+0x114>
 80029a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a8:	f383 8811 	msr	BASEPRI, r3
 80029ac:	f3bf 8f6f 	isb	sy
 80029b0:	f3bf 8f4f 	dsb	sy
 80029b4:	617b      	str	r3, [r7, #20]
 80029b6:	e7fe      	b.n	80029b6 <prvProcessReceivedCommands+0x112>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	699a      	ldr	r2, [r3, #24]
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	18d1      	adds	r1, r2, r3
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	69f8      	ldr	r0, [r7, #28]
 80029c6:	f7ff ff2b 	bl	8002820 <prvInsertTimerInActiveList>
                        break;
 80029ca:	e015      	b.n	80029f8 <prvProcessReceivedCommands+0x154>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d103      	bne.n	80029e2 <prvProcessReceivedCommands+0x13e>
                                {
                                    vPortFree( pxTimer );
 80029da:	69f8      	ldr	r0, [r7, #28]
 80029dc:	f7fe fa62 	bl	8000ea4 <vPortFree>
 80029e0:	e00a      	b.n	80029f8 <prvProcessReceivedCommands+0x154>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029e8:	f023 0301 	bic.w	r3, r3, #1
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80029f4:	e000      	b.n	80029f8 <prvProcessReceivedCommands+0x154>

                    default:
                        /* Don't expect to get here. */
                        break;
 80029f6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80029f8:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <prvProcessReceivedCommands+0x174>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f107 0108 	add.w	r1, r7, #8
 8002a00:	2200      	movs	r2, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fe fc62 	bl	80012cc <xQueueReceive>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f47f af4e 	bne.w	80028ac <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002a10:	bf00      	nop
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	20012da4 	.word	0x20012da4

08002a1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002a22:	e009      	b.n	8002a38 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a24:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <prvSwitchTimerLists+0x44>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	607b      	str	r3, [r7, #4]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8002a2e:	f04f 31ff 	mov.w	r1, #4294967295
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff fe20 	bl	8002678 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002a38:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <prvSwitchTimerLists+0x44>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8002a42:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <prvSwitchTimerLists+0x44>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	603b      	str	r3, [r7, #0]
        pxCurrentTimerList = pxOverflowTimerList;
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <prvSwitchTimerLists+0x48>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <prvSwitchTimerLists+0x44>)
 8002a4e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002a50:	4a04      	ldr	r2, [pc, #16]	; (8002a64 <prvSwitchTimerLists+0x48>)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	6013      	str	r3, [r2, #0]
    }
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20012d9c 	.word	0x20012d9c
 8002a64:	20012da0 	.word	0x20012da0

08002a68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002a6c:	f7fe f860 	bl	8000b30 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002a70:	4b12      	ldr	r3, [pc, #72]	; (8002abc <prvCheckForValidListAndQueue+0x54>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d11d      	bne.n	8002ab4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002a78:	4811      	ldr	r0, [pc, #68]	; (8002ac0 <prvCheckForValidListAndQueue+0x58>)
 8002a7a:	f7fd fea0 	bl	80007be <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002a7e:	4811      	ldr	r0, [pc, #68]	; (8002ac4 <prvCheckForValidListAndQueue+0x5c>)
 8002a80:	f7fd fe9d 	bl	80007be <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002a84:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <prvCheckForValidListAndQueue+0x60>)
 8002a86:	4a0e      	ldr	r2, [pc, #56]	; (8002ac0 <prvCheckForValidListAndQueue+0x58>)
 8002a88:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <prvCheckForValidListAndQueue+0x64>)
 8002a8c:	4a0d      	ldr	r2, [pc, #52]	; (8002ac4 <prvCheckForValidListAndQueue+0x5c>)
 8002a8e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002a90:	2200      	movs	r2, #0
 8002a92:	210c      	movs	r1, #12
 8002a94:	200a      	movs	r0, #10
 8002a96:	f7fe fbab 	bl	80011f0 <xQueueGenericCreate>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	4b07      	ldr	r3, [pc, #28]	; (8002abc <prvCheckForValidListAndQueue+0x54>)
 8002a9e:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <prvCheckForValidListAndQueue+0x54>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002aa8:	4b04      	ldr	r3, [pc, #16]	; (8002abc <prvCheckForValidListAndQueue+0x54>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4908      	ldr	r1, [pc, #32]	; (8002ad0 <prvCheckForValidListAndQueue+0x68>)
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fd76 	bl	80015a0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002ab4:	f7fe f86a 	bl	8000b8c <vPortExitCritical>
    }
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	20012da4 	.word	0x20012da4
 8002ac0:	20012d74 	.word	0x20012d74
 8002ac4:	20012d88 	.word	0x20012d88
 8002ac8:	20012d9c 	.word	0x20012d9c
 8002acc:	20012da0 	.word	0x20012da0
 8002ad0:	08003238 	.word	0x08003238

08002ad4 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002ad8:	4b38      	ldr	r3, [pc, #224]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b38      	ldr	r3, [pc, #224]	; (8002bc0 <Audio_MAL_IRQHandler+0xec>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	f7fd fc1c 	bl	8000320 <DMA_GetFlagStatus>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d064      	beq.n	8002bb8 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8002aee:	4b35      	ldr	r3, [pc, #212]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d04c      	beq.n	8002b90 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002af6:	bf00      	nop
 8002af8:	4b30      	ldr	r3, [pc, #192]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fbf7 	bl	80002f0 <DMA_GetCmdStatus>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1f7      	bne.n	8002af8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002b08:	4b2c      	ldr	r3, [pc, #176]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b2c      	ldr	r3, [pc, #176]	; (8002bc0 <Audio_MAL_IRQHandler+0xec>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	4610      	mov	r0, r2
 8002b14:	f7fd fc40 	bl	8000398 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002b18:	4b2b      	ldr	r3, [pc, #172]	; (8002bc8 <Audio_MAL_IRQHandler+0xf4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4b2b      	ldr	r3, [pc, #172]	; (8002bcc <Audio_MAL_IRQHandler+0xf8>)
 8002b20:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002b22:	4b28      	ldr	r3, [pc, #160]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	bf28      	it	cs
 8002b2e:	4613      	movcs	r3, r2
 8002b30:	4a26      	ldr	r2, [pc, #152]	; (8002bcc <Audio_MAL_IRQHandler+0xf8>)
 8002b32:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002b34:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4924      	ldr	r1, [pc, #144]	; (8002bcc <Audio_MAL_IRQHandler+0xf8>)
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fd fb64 	bl	8000208 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002b40:	4b1e      	ldr	r3, [pc, #120]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2101      	movs	r1, #1
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fd fbb6 	bl	80002b8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8002b4c:	4b1e      	ldr	r3, [pc, #120]	; (8002bc8 <Audio_MAL_IRQHandler+0xf4>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b58:	d203      	bcs.n	8002b62 <Audio_MAL_IRQHandler+0x8e>
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	e000      	b.n	8002b64 <Audio_MAL_IRQHandler+0x90>
 8002b62:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <Audio_MAL_IRQHandler+0xfc>)
 8002b64:	4413      	add	r3, r2
 8002b66:	4a18      	ldr	r2, [pc, #96]	; (8002bc8 <Audio_MAL_IRQHandler+0xf4>)
 8002b68:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002b6a:	4b16      	ldr	r3, [pc, #88]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b76:	428b      	cmp	r3, r1
 8002b78:	bf28      	it	cs
 8002b7a:	460b      	movcs	r3, r1
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <Audio_MAL_IRQHandler+0xf0>)
 8002b80:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8002b82:	4b0e      	ldr	r3, [pc, #56]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2101      	movs	r1, #1
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fd fb95 	bl	80002b8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002b8e:	e013      	b.n	8002bb8 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8002b90:	4b0a      	ldr	r3, [pc, #40]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fd fb8e 	bl	80002b8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8002b9c:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <Audio_MAL_IRQHandler+0xe8>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <Audio_MAL_IRQHandler+0xec>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f7fd fbf6 	bl	8000398 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8002bac:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <Audio_MAL_IRQHandler+0xf4>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f976 	bl	8002ea4 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8002bb8:	bf00      	nop
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20000010 	.word	0x20000010
 8002bc0:	20000014 	.word	0x20000014
 8002bc4:	20000008 	.word	0x20000008
 8002bc8:	20012df4 	.word	0x20012df4
 8002bcc:	20012e34 	.word	0x20012e34
 8002bd0:	0001fffe 	.word	0x0001fffe

08002bd4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002bd8:	f7ff ff7c 	bl	8002ad4 <Audio_MAL_IRQHandler>
}
 8002bdc:	bf00      	nop
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002be4:	f7ff ff76 	bl	8002ad4 <Audio_MAL_IRQHandler>
}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}

08002bec <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8002bf0:	2102      	movs	r1, #2
 8002bf2:	480d      	ldr	r0, [pc, #52]	; (8002c28 <SPI3_IRQHandler+0x3c>)
 8002bf4:	f7fd fdc7 	bl	8000786 <SPI_I2S_GetFlagStatus>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d011      	beq.n	8002c22 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <SPI3_IRQHandler+0x40>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d106      	bne.n	8002c14 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002c06:	f000 f958 	bl	8002eba <EVAL_AUDIO_GetSampleCallBack>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	2004      	movs	r0, #4
 8002c10:	f7fd fade 	bl	80001d0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002c14:	f000 f951 	bl	8002eba <EVAL_AUDIO_GetSampleCallBack>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <SPI3_IRQHandler+0x3c>)
 8002c1e:	f7fd fda3 	bl	8000768 <SPI_I2S_SendData>
  }
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40003c00 	.word	0x40003c00
 8002c2c:	2000000c 	.word	0x2000000c

08002c30 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002c3a:	4909      	ldr	r1, [pc, #36]	; (8002c60 <NVIC_EnableIRQ+0x30>)
 8002c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	79fa      	ldrb	r2, [r7, #7]
 8002c44:	f002 021f 	and.w	r2, r2, #31
 8002c48:	2001      	movs	r0, #1
 8002c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	e000e100 	.word	0xe000e100

08002c64 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	6039      	str	r1, [r7, #0]
 8002c6e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	da0b      	bge.n	8002c90 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002c78:	490d      	ldr	r1, [pc, #52]	; (8002cb0 <NVIC_SetPriority+0x4c>)
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	f003 030f 	and.w	r3, r3, #15
 8002c80:	3b04      	subs	r3, #4
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	b2d2      	uxtb	r2, r2
 8002c86:	0112      	lsls	r2, r2, #4
 8002c88:	b2d2      	uxtb	r2, r2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002c8e:	e009      	b.n	8002ca4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002c90:	4908      	ldr	r1, [pc, #32]	; (8002cb4 <NVIC_SetPriority+0x50>)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	e000ed00 	.word	0xe000ed00
 8002cb4:	e000e100 	.word	0xe000e100

08002cb8 <EXTI0_IRQHandler>:

void Led_Task(void * param);

void ButtonHandler(void);

void EXTI0_IRQHandler(void){
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0

	EXTI_ClearITPendingBit(EXTI_Line0);
 8002cbc:	2001      	movs	r0, #1
 8002cbe:	f7fd fc0b 	bl	80004d8 <EXTI_ClearITPendingBit>

	if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0) == Bit_SET){
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	4804      	ldr	r0, [pc, #16]	; (8002cd8 <EXTI0_IRQHandler+0x20>)
 8002cc6:	f7fd fca5 	bl	8000614 <GPIO_ReadInputDataBit>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <EXTI0_IRQHandler+0x1c>

		ButtonHandler();
 8002cd0:	f000 f86a 	bl	8002da8 <ButtonHandler>
	}

}
 8002cd4:	bf00      	nop
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40020000 	.word	0x40020000

08002cdc <main>:


int main(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af02      	add	r7, sp, #8

	RCC_DeInit();
 8002ce2:	f7fd fcd3 	bl	800068c <RCC_DeInit>

	SystemCoreClockUpdate();
 8002ce6:	f000 f963 	bl	8002fb0 <SystemCoreClockUpdate>

	SetupConfig();
 8002cea:	f000 f873 	bl	8002dd4 <SetupConfig>

	xTaskCreate(Led_Task,"Led yakma",configMINIMAL_STACK_SIZE,
 8002cee:	4b06      	ldr	r3, [pc, #24]	; (8002d08 <main+0x2c>)
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2282      	movs	r2, #130	; 0x82
 8002cfa:	4904      	ldr	r1, [pc, #16]	; (8002d0c <main+0x30>)
 8002cfc:	4804      	ldr	r0, [pc, #16]	; (8002d10 <main+0x34>)
 8002cfe:	f7fe fcd1 	bl	80016a4 <xTaskCreate>
				NULL,3,&myled);

	vTaskStartScheduler();
 8002d02:	f7fe fe7d 	bl	8001a00 <vTaskStartScheduler>


  while (1)
 8002d06:	e7fe      	b.n	8002d06 <main+0x2a>
 8002d08:	20012db0 	.word	0x20012db0
 8002d0c:	08003240 	.word	0x08003240
 8002d10:	08002d15 	.word	0x08002d15

08002d14 <Led_Task>:
  {

  }
}

void Led_Task(void * param){
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
	while(1){
		if(buttoncount == 0){
 8002d1c:	4b20      	ldr	r3, [pc, #128]	; (8002da0 <Led_Task+0x8c>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d105      	bne.n	8002d30 <Led_Task+0x1c>
				GPIO_ResetBits(GPIOD,GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002d24:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002d28:	481e      	ldr	r0, [pc, #120]	; (8002da4 <Led_Task+0x90>)
 8002d2a:	f7fd fc8d 	bl	8000648 <GPIO_ResetBits>
 8002d2e:	e7f5      	b.n	8002d1c <Led_Task+0x8>

			}
			else if(buttoncount == 1){
 8002d30:	4b1b      	ldr	r3, [pc, #108]	; (8002da0 <Led_Task+0x8c>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d109      	bne.n	8002d4c <Led_Task+0x38>
				GPIO_ToggleBits(GPIOD,GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002d38:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002d3c:	4819      	ldr	r0, [pc, #100]	; (8002da4 <Led_Task+0x90>)
 8002d3e:	f7fd fc92 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(1000);
 8002d42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d46:	f7fe fe27 	bl	8001998 <vTaskDelay>
 8002d4a:	e7e7      	b.n	8002d1c <Led_Task+0x8>
			}
			else if(buttoncount == 2){
 8002d4c:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <Led_Task+0x8c>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d109      	bne.n	8002d68 <Led_Task+0x54>
				GPIO_ToggleBits(GPIOD,GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002d54:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002d58:	4812      	ldr	r0, [pc, #72]	; (8002da4 <Led_Task+0x90>)
 8002d5a:	f7fd fc84 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(750);
 8002d5e:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002d62:	f7fe fe19 	bl	8001998 <vTaskDelay>
 8002d66:	e7d9      	b.n	8002d1c <Led_Task+0x8>
			}
			else if(buttoncount == 3){
 8002d68:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <Led_Task+0x8c>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d109      	bne.n	8002d84 <Led_Task+0x70>
				GPIO_ToggleBits(GPIOD,GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002d70:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002d74:	480b      	ldr	r0, [pc, #44]	; (8002da4 <Led_Task+0x90>)
 8002d76:	f7fd fc76 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(500);
 8002d7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d7e:	f7fe fe0b 	bl	8001998 <vTaskDelay>
 8002d82:	e7cb      	b.n	8002d1c <Led_Task+0x8>
			}

			else if(buttoncount == 4){
 8002d84:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <Led_Task+0x8c>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d1c7      	bne.n	8002d1c <Led_Task+0x8>
				GPIO_ToggleBits(GPIOD,GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15);
 8002d8c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002d90:	4804      	ldr	r0, [pc, #16]	; (8002da4 <Led_Task+0x90>)
 8002d92:	f7fd fc68 	bl	8000666 <GPIO_ToggleBits>
				vTaskDelay(250);
 8002d96:	20fa      	movs	r0, #250	; 0xfa
 8002d98:	f7fe fdfe 	bl	8001998 <vTaskDelay>
		if(buttoncount == 0){
 8002d9c:	e7be      	b.n	8002d1c <Led_Task+0x8>
 8002d9e:	bf00      	nop
 8002da0:	20012e70 	.word	0x20012e70
 8002da4:	40020c00 	.word	0x40020c00

08002da8 <ButtonHandler>:
			}

	}
}

void ButtonHandler(void){
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0

	buttoncount++;
 8002dac:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <ButtonHandler+0x28>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	b2da      	uxtb	r2, r3
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <ButtonHandler+0x28>)
 8002db6:	701a      	strb	r2, [r3, #0]

	if(buttoncount == 5){
 8002db8:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <ButtonHandler+0x28>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b05      	cmp	r3, #5
 8002dbe:	d102      	bne.n	8002dc6 <ButtonHandler+0x1e>
		buttoncount = 0;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <ButtonHandler+0x28>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	701a      	strb	r2, [r3, #0]
	}

}
 8002dc6:	bf00      	nop
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr
 8002dd0:	20012e70 	.word	0x20012e70

08002dd4 <SetupConfig>:

void SetupConfig(){
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
	GPIO_Output_Config();
 8002dd8:	f000 f804 	bl	8002de4 <GPIO_Output_Config>
	GPIO_Input_Config();
 8002ddc:	f000 f842 	bl	8002e64 <GPIO_Input_Config>

}
 8002de0:	bf00      	nop
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <GPIO_Output_Config>:
void GPIO_Output_Config(){
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 8002dea:	2101      	movs	r1, #1
 8002dec:	2008      	movs	r0, #8
 8002dee:	f7fd fc7b 	bl	80006e8 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8002df2:	2101      	movs	r1, #1
 8002df4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002df8:	f7fd fc96 	bl	8000728 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfc:	f107 0308 	add.w	r3, r7, #8
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
	EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002e06:	463b      	mov	r3, r7
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	733b      	strb	r3, [r7, #12]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002e12:	2300      	movs	r3, #0
 8002e14:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8002e16:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002e1a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002e20:	2303      	movs	r3, #3
 8002e22:	737b      	strb	r3, [r7, #13]

	GPIO_Init(GPIOD,&GPIO_InitStruct);
 8002e24:	f107 0308 	add.w	r3, r7, #8
 8002e28:	4619      	mov	r1, r3
 8002e2a:	480d      	ldr	r0, [pc, #52]	; (8002e60 <GPIO_Output_Config+0x7c>)
 8002e2c:	f7fd fb64 	bl	80004f8 <GPIO_Init>

	EXTI_InitStruct.EXTI_Line = EXTI_Line0;
 8002e30:	2301      	movs	r3, #1
 8002e32:	603b      	str	r3, [r7, #0]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8002e34:	2301      	movs	r3, #1
 8002e36:	71bb      	strb	r3, [r7, #6]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	713b      	strb	r3, [r7, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8002e3c:	2308      	movs	r3, #8
 8002e3e:	717b      	strb	r3, [r7, #5]

	EXTI_Init(&EXTI_InitStruct);
 8002e40:	463b      	mov	r3, r7
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fd fad6 	bl	80003f4 <EXTI_Init>

	NVIC_SetPriority(EXTI0_IRQn,2);
 8002e48:	2102      	movs	r1, #2
 8002e4a:	2006      	movs	r0, #6
 8002e4c:	f7ff ff0a 	bl	8002c64 <NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 8002e50:	2006      	movs	r0, #6
 8002e52:	f7ff feed 	bl	8002c30 <NVIC_EnableIRQ>

}
 8002e56:	bf00      	nop
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40020c00 	.word	0x40020c00

08002e64 <GPIO_Input_Config>:
void GPIO_Input_Config(){
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f7fd fc3b 	bl	80006e8 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e72:	463b      	mov	r3, r7
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	605a      	str	r2, [r3, #4]

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8002e82:	2301      	movs	r3, #1
 8002e84:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8002e8e:	463b      	mov	r3, r7
 8002e90:	4619      	mov	r1, r3
 8002e92:	4803      	ldr	r0, [pc, #12]	; (8002ea0 <GPIO_Input_Config+0x3c>)
 8002e94:	f7fd fb30 	bl	80004f8 <GPIO_Init>


}
 8002e98:	bf00      	nop
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40020000 	.word	0x40020000

08002ea4 <EVAL_AUDIO_TransferComplete_CallBack>:

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8002eae:	bf00      	nop
}
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <EVAL_AUDIO_GetSampleCallBack>:


uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8002eba:	b480      	push	{r7}
 8002ebc:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8002ebe:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ecc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f04 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ed0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ed2:	e003      	b.n	8002edc <LoopCopyDataInit>

08002ed4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ed4:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ed6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ed8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002eda:	3104      	adds	r1, #4

08002edc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002edc:	480b      	ldr	r0, [pc, #44]	; (8002f0c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ede:	4b0c      	ldr	r3, [pc, #48]	; (8002f10 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ee0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ee2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ee4:	d3f6      	bcc.n	8002ed4 <CopyDataInit>
  ldr  r2, =_sbss
 8002ee6:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ee8:	e002      	b.n	8002ef0 <LoopFillZerobss>

08002eea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002eea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002eec:	f842 3b04 	str.w	r3, [r2], #4

08002ef0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ef0:	4b09      	ldr	r3, [pc, #36]	; (8002f18 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ef2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ef4:	d3f9      	bcc.n	8002eea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ef6:	f000 f825 	bl	8002f44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002efa:	f000 f951 	bl	80031a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002efe:	f7ff feed 	bl	8002cdc <main>
  bx  lr    
 8002f02:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002f04:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002f08:	08003254 	.word	0x08003254
  ldr  r0, =_sdata
 8002f0c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f10:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 8002f14:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 8002f18:	20012e74 	.word	0x20012e74

08002f1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f1c:	e7fe      	b.n	8002f1c <ADC_IRQHandler>

08002f1e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002f22:	e7fe      	b.n	8002f22 <HardFault_Handler+0x4>

08002f24 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002f28:	e7fe      	b.n	8002f28 <MemManage_Handler+0x4>

08002f2a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002f2e:	e7fe      	b.n	8002f2e <BusFault_Handler+0x4>

08002f30 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002f34:	e7fe      	b.n	8002f34 <UsageFault_Handler+0x4>

08002f36 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002f36:	b480      	push	{r7}
 8002f38:	af00      	add	r7, sp, #0
}
 8002f3a:	bf00      	nop
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f48:	4a16      	ldr	r2, [pc, #88]	; (8002fa4 <SystemInit+0x60>)
 8002f4a:	4b16      	ldr	r3, [pc, #88]	; (8002fa4 <SystemInit+0x60>)
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002f58:	4a13      	ldr	r2, [pc, #76]	; (8002fa8 <SystemInit+0x64>)
 8002f5a:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <SystemInit+0x64>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002f64:	4b10      	ldr	r3, [pc, #64]	; (8002fa8 <SystemInit+0x64>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002f6a:	4a0f      	ldr	r2, [pc, #60]	; (8002fa8 <SystemInit+0x64>)
 8002f6c:	4b0e      	ldr	r3, [pc, #56]	; (8002fa8 <SystemInit+0x64>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002f74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f78:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002f7a:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <SystemInit+0x64>)
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <SystemInit+0x68>)
 8002f7e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002f80:	4a09      	ldr	r2, [pc, #36]	; (8002fa8 <SystemInit+0x64>)
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <SystemInit+0x64>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <SystemInit+0x64>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002f92:	f000 f889 	bl	80030a8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f96:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <SystemInit+0x60>)
 8002f98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f9c:	609a      	str	r2, [r3, #8]
#endif
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	e000ed00 	.word	0xe000ed00
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	24003010 	.word	0x24003010

08002fb0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002fca:	4b32      	ldr	r3, [pc, #200]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 030c 	and.w	r3, r3, #12
 8002fd2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d007      	beq.n	8002fea <SystemCoreClockUpdate+0x3a>
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d009      	beq.n	8002ff2 <SystemCoreClockUpdate+0x42>
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d13d      	bne.n	800305e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002fe2:	4b2d      	ldr	r3, [pc, #180]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 8002fe4:	4a2d      	ldr	r2, [pc, #180]	; (800309c <SystemCoreClockUpdate+0xec>)
 8002fe6:	601a      	str	r2, [r3, #0]
      break;
 8002fe8:	e03d      	b.n	8003066 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002fea:	4b2b      	ldr	r3, [pc, #172]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 8002fec:	4a2c      	ldr	r2, [pc, #176]	; (80030a0 <SystemCoreClockUpdate+0xf0>)
 8002fee:	601a      	str	r2, [r3, #0]
      break;
 8002ff0:	e039      	b.n	8003066 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002ff2:	4b28      	ldr	r3, [pc, #160]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	0d9b      	lsrs	r3, r3, #22
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ffe:	4b25      	ldr	r3, [pc, #148]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003006:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00c      	beq.n	8003028 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800300e:	4a24      	ldr	r2, [pc, #144]	; (80030a0 <SystemCoreClockUpdate+0xf0>)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	4a1f      	ldr	r2, [pc, #124]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8003018:	6852      	ldr	r2, [r2, #4]
 800301a:	0992      	lsrs	r2, r2, #6
 800301c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003020:	fb02 f303 	mul.w	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	e00b      	b.n	8003040 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003028:	4a1c      	ldr	r2, [pc, #112]	; (800309c <SystemCoreClockUpdate+0xec>)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003030:	4a18      	ldr	r2, [pc, #96]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8003032:	6852      	ldr	r2, [r2, #4]
 8003034:	0992      	lsrs	r2, r2, #6
 8003036:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800303a:	fb02 f303 	mul.w	r3, r2, r3
 800303e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003040:	4b14      	ldr	r3, [pc, #80]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	0c1b      	lsrs	r3, r3, #16
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	3301      	adds	r3, #1
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	fbb2 f3f3 	udiv	r3, r2, r3
 8003058:	4a0f      	ldr	r2, [pc, #60]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 800305a:	6013      	str	r3, [r2, #0]
      break;
 800305c:	e003      	b.n	8003066 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800305e:	4b0e      	ldr	r3, [pc, #56]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 8003060:	4a0e      	ldr	r2, [pc, #56]	; (800309c <SystemCoreClockUpdate+0xec>)
 8003062:	601a      	str	r2, [r3, #0]
      break;
 8003064:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003066:	4b0b      	ldr	r3, [pc, #44]	; (8003094 <SystemCoreClockUpdate+0xe4>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	4a0c      	ldr	r2, [pc, #48]	; (80030a4 <SystemCoreClockUpdate+0xf4>)
 8003072:	5cd3      	ldrb	r3, [r2, r3]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003078:	4b07      	ldr	r3, [pc, #28]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	fa22 f303 	lsr.w	r3, r2, r3
 8003082:	4a05      	ldr	r2, [pc, #20]	; (8003098 <SystemCoreClockUpdate+0xe8>)
 8003084:	6013      	str	r3, [r2, #0]
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800
 8003098:	20000018 	.word	0x20000018
 800309c:	00f42400 	.word	0x00f42400
 80030a0:	007a1200 	.word	0x007a1200
 80030a4:	2000001c 	.word	0x2000001c

080030a8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]
 80030b2:	2300      	movs	r3, #0
 80030b4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80030b6:	4a36      	ldr	r2, [pc, #216]	; (8003190 <SetSysClock+0xe8>)
 80030b8:	4b35      	ldr	r3, [pc, #212]	; (8003190 <SetSysClock+0xe8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80030c2:	4b33      	ldr	r3, [pc, #204]	; (8003190 <SetSysClock+0xe8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ca:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	3301      	adds	r3, #1
 80030d0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d103      	bne.n	80030e0 <SetSysClock+0x38>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80030de:	d1f0      	bne.n	80030c2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80030e0:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <SetSysClock+0xe8>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80030ec:	2301      	movs	r3, #1
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	e001      	b.n	80030f6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d142      	bne.n	8003182 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80030fc:	4a24      	ldr	r2, [pc, #144]	; (8003190 <SetSysClock+0xe8>)
 80030fe:	4b24      	ldr	r3, [pc, #144]	; (8003190 <SetSysClock+0xe8>)
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003106:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003108:	4a22      	ldr	r2, [pc, #136]	; (8003194 <SetSysClock+0xec>)
 800310a:	4b22      	ldr	r3, [pc, #136]	; (8003194 <SetSysClock+0xec>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003112:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003114:	4a1e      	ldr	r2, [pc, #120]	; (8003190 <SetSysClock+0xe8>)
 8003116:	4b1e      	ldr	r3, [pc, #120]	; (8003190 <SetSysClock+0xe8>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800311c:	4a1c      	ldr	r2, [pc, #112]	; (8003190 <SetSysClock+0xe8>)
 800311e:	4b1c      	ldr	r3, [pc, #112]	; (8003190 <SetSysClock+0xe8>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003126:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003128:	4a19      	ldr	r2, [pc, #100]	; (8003190 <SetSysClock+0xe8>)
 800312a:	4b19      	ldr	r3, [pc, #100]	; (8003190 <SetSysClock+0xe8>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003132:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003134:	4b16      	ldr	r3, [pc, #88]	; (8003190 <SetSysClock+0xe8>)
 8003136:	4a18      	ldr	r2, [pc, #96]	; (8003198 <SetSysClock+0xf0>)
 8003138:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800313a:	4a15      	ldr	r2, [pc, #84]	; (8003190 <SetSysClock+0xe8>)
 800313c:	4b14      	ldr	r3, [pc, #80]	; (8003190 <SetSysClock+0xe8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003144:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003146:	bf00      	nop
 8003148:	4b11      	ldr	r3, [pc, #68]	; (8003190 <SetSysClock+0xe8>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d0f9      	beq.n	8003148 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <SetSysClock+0xf4>)
 8003156:	f240 6205 	movw	r2, #1541	; 0x605
 800315a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800315c:	4a0c      	ldr	r2, [pc, #48]	; (8003190 <SetSysClock+0xe8>)
 800315e:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <SetSysClock+0xe8>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f023 0303 	bic.w	r3, r3, #3
 8003166:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003168:	4a09      	ldr	r2, [pc, #36]	; (8003190 <SetSysClock+0xe8>)
 800316a:	4b09      	ldr	r3, [pc, #36]	; (8003190 <SetSysClock+0xe8>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f043 0302 	orr.w	r3, r3, #2
 8003172:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003174:	bf00      	nop
 8003176:	4b06      	ldr	r3, [pc, #24]	; (8003190 <SetSysClock+0xe8>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
 800317e:	2b08      	cmp	r3, #8
 8003180:	d1f9      	bne.n	8003176 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800
 8003194:	40007000 	.word	0x40007000
 8003198:	07405408 	.word	0x07405408
 800319c:	40023c00 	.word	0x40023c00

080031a0 <__libc_init_array>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	4e0d      	ldr	r6, [pc, #52]	; (80031d8 <__libc_init_array+0x38>)
 80031a4:	4c0d      	ldr	r4, [pc, #52]	; (80031dc <__libc_init_array+0x3c>)
 80031a6:	1ba4      	subs	r4, r4, r6
 80031a8:	10a4      	asrs	r4, r4, #2
 80031aa:	2500      	movs	r5, #0
 80031ac:	42a5      	cmp	r5, r4
 80031ae:	d109      	bne.n	80031c4 <__libc_init_array+0x24>
 80031b0:	4e0b      	ldr	r6, [pc, #44]	; (80031e0 <__libc_init_array+0x40>)
 80031b2:	4c0c      	ldr	r4, [pc, #48]	; (80031e4 <__libc_init_array+0x44>)
 80031b4:	f000 f82c 	bl	8003210 <_init>
 80031b8:	1ba4      	subs	r4, r4, r6
 80031ba:	10a4      	asrs	r4, r4, #2
 80031bc:	2500      	movs	r5, #0
 80031be:	42a5      	cmp	r5, r4
 80031c0:	d105      	bne.n	80031ce <__libc_init_array+0x2e>
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031c8:	4798      	blx	r3
 80031ca:	3501      	adds	r5, #1
 80031cc:	e7ee      	b.n	80031ac <__libc_init_array+0xc>
 80031ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031d2:	4798      	blx	r3
 80031d4:	3501      	adds	r5, #1
 80031d6:	e7f2      	b.n	80031be <__libc_init_array+0x1e>
 80031d8:	0800324c 	.word	0x0800324c
 80031dc:	0800324c 	.word	0x0800324c
 80031e0:	0800324c 	.word	0x0800324c
 80031e4:	08003250 	.word	0x08003250

080031e8 <memcpy>:
 80031e8:	b510      	push	{r4, lr}
 80031ea:	1e43      	subs	r3, r0, #1
 80031ec:	440a      	add	r2, r1
 80031ee:	4291      	cmp	r1, r2
 80031f0:	d100      	bne.n	80031f4 <memcpy+0xc>
 80031f2:	bd10      	pop	{r4, pc}
 80031f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031fc:	e7f7      	b.n	80031ee <memcpy+0x6>

080031fe <memset>:
 80031fe:	4402      	add	r2, r0
 8003200:	4603      	mov	r3, r0
 8003202:	4293      	cmp	r3, r2
 8003204:	d100      	bne.n	8003208 <memset+0xa>
 8003206:	4770      	bx	lr
 8003208:	f803 1b01 	strb.w	r1, [r3], #1
 800320c:	e7f9      	b.n	8003202 <memset+0x4>
	...

08003210 <_init>:
 8003210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003212:	bf00      	nop
 8003214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003216:	bc08      	pop	{r3}
 8003218:	469e      	mov	lr, r3
 800321a:	4770      	bx	lr

0800321c <_fini>:
 800321c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321e:	bf00      	nop
 8003220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003222:	bc08      	pop	{r3}
 8003224:	469e      	mov	lr, r3
 8003226:	4770      	bx	lr
