// Seed: 3410320928
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  wand id_2,
    output tri0 id_3
);
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input tri id_3
    , id_15,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output logic id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13
    , id_16
);
  assign id_4 = 1 && id_3;
  xor primCall (
      id_4,
      id_0,
      id_9,
      id_1,
      id_17,
      id_18,
      id_15,
      id_2,
      id_20,
      id_19,
      id_16,
      id_12,
      id_10,
      id_5,
      id_3
  );
  id_17(
      .id_0(1)
  );
  function automatic id_18;
    input id_19;
    begin : LABEL_0
      disable id_20;
    end
  endfunction
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  always @(1 or 1 or 1 or 1 ^ 1) begin : LABEL_0
    id_8 <= id_15;
  end
endmodule
