// Seed: 2484921023
module module_0;
  wire id_1;
  wire id_2, id_3 = id_1 | 1, id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output wor id_9,
    output wand id_10,
    input uwire id_11,
    output supply1 id_12,
    output supply0 id_13
);
  assign id_0 = id_1;
  nor primCall (id_0, id_1, id_11, id_15, id_16, id_17, id_2, id_4, id_5);
  wand id_15;
  assign id_3 = id_15;
  genvar id_16;
  wire id_17;
  module_0 modCall_1 ();
endmodule
