

================================================================
== Synthesis Summary Report of 'perform_logic_operation'
================================================================
+ General Information: 
    * Date:           Mon Apr 22 10:04:24 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        logic_op
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |          Modules          | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |          & Loops          | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +---------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ perform_logic_operation  |     -|  5.06|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  95 (~0%)|    -|
    +---------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| A         | ap_none | in        | 1        |
| B         | ap_none | in        | 1        |
| ap_return |         | out       | 1        |
| op        | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| A        | in        | bool          |
| B        | in        | bool          |
| op       | in        | LogicOperator |
| return   | out       | bool          |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| B        | B            | port    |
| op       | op           | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

