WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2660655 heartbeat IPC: 3.758 cumulative IPC: 3.758 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5626990 heartbeat IPC: 3.371 cumulative IPC: 3.554 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6876992 cumulative IPC: 3.635 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6876992 cumulative IPC: 3.635 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13760289 heartbeat IPC: 1.23 cumulative IPC: 0.7264 (Simulation time: 00 hr 01 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 27696710 heartbeat IPC: 0.7175 cumulative IPC: 0.7205 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 34467072 heartbeat IPC: 1.477 cumulative IPC: 0.9061 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 48604567 heartbeat IPC: 0.7073 cumulative IPC: 0.8388 (Simulation time: 00 hr 04 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 62752610 heartbeat IPC: 0.7068 cumulative IPC: 0.8054 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 69719466 heartbeat IPC: 1.435 cumulative IPC: 0.8752 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 83532534 heartbeat IPC: 0.724 cumulative IPC: 0.8479 (Simulation time: 00 hr 06 min 40 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 97394033 heartbeat IPC: 0.7214 cumulative IPC: 0.8286 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 105130980 heartbeat IPC: 1.292 cumulative IPC: 0.8651 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 118414302 heartbeat IPC: 0.7528 cumulative IPC: 0.8517 (Simulation time: 00 hr 09 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 118361998 cumulative IPC: 0.8449 (Simulation time: 00 hr 09 min 45 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 118361998 cumulative IPC: 0.8449 (Simulation time: 00 hr 09 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_11.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8449 instructions: 100000003 cycles: 118361998
CPU 0 Branch Prediction Accuracy: 88.66% MPKI: 24.76 Average ROB Occupancy at Mispredict: 20.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.539
BRANCH_INDIRECT: 13.8
BRANCH_CONDITIONAL: 8.01
BRANCH_DIRECT_CALL: 1.03
BRANCH_INDIRECT_CALL: 0.691
BRANCH_RETURN: 0.725

LLC TOTAL        ACCESS:    1681425 HIT:    1530182 MISS:     151243
LLC LOAD         ACCESS:    1244634 HIT:    1143363 MISS:     101271
LLC RFO          ACCESS:      77711 HIT:      59974 MISS:      17737
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     215877 HIT:     215756 MISS:        121
LLC TRANSLATION  ACCESS:     143203 HIT:     111089 MISS:      32114
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 187.6 cycles
cpu0_DTLB TOTAL        ACCESS:   26707891 HIT:   20023385 MISS:    6684506
cpu0_DTLB LOAD         ACCESS:   26707891 HIT:   20023385 MISS:    6684506
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.73 cycles
cpu0_ITLB TOTAL        ACCESS:    6639759 HIT:    6114857 MISS:     524902
cpu0_ITLB LOAD         ACCESS:    6639759 HIT:    6114857 MISS:     524902
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.761 cycles
cpu0_L1D TOTAL        ACCESS:   32424853 HIT:   25770756 MISS:    6654097
cpu0_L1D LOAD         ACCESS:   23204678 HIT:   17115780 MISS:    6088898
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9025412 HIT:    8632955 MISS:     392457
cpu0_L1D TRANSLATION  ACCESS:     194763 HIT:      22021 MISS:     172742
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 15.28 cycles
cpu0_L1I TOTAL        ACCESS:    7415184 HIT:    5170006 MISS:    2245178
cpu0_L1I LOAD         ACCESS:    7415184 HIT:    5170006 MISS:    2245178
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 16.08 cycles
cpu0_L2C TOTAL        ACCESS:    8305251 HIT:    6838290 MISS:    1466961
cpu0_L2C LOAD         ACCESS:    7522289 HIT:    6277654 MISS:    1244635
cpu0_L2C RFO          ACCESS:     192309 HIT:     114598 MISS:      77711
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     418567 HIT:     417155 MISS:       1412
cpu0_L2C TRANSLATION  ACCESS:     172086 HIT:      28883 MISS:     143203
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 39.43 cycles
cpu0_STLB TOTAL        ACCESS:    4747767 HIT:    4590881 MISS:     156886
cpu0_STLB LOAD         ACCESS:    4747767 HIT:    4590881 MISS:     156886
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 74.05 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30921
  ROW_BUFFER_MISS:     120194
 AVG DBUS CONGESTED CYCLE: 3.919
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      14356
  FULL:      59208
