 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sun Mar 15 22:49:07 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 24.65%

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1282   0.0000   0.3842 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0492   0.1909     0.5750 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3   8.5093     0.0000     0.5750 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5750 r
  core/be/be_calculator/wb_pkt_o[47] (net)              8.5093              0.0000     0.5750 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5750 r
  core/be/wb_pkt[47] (net)                              8.5093              0.0000     0.5750 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0492    0.0000 &   0.5751 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0455    0.0795 @   0.6545 r
  core/be/n124 (net)                            3      28.7647              0.0000     0.6545 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6545 r
  core/be/be_checker/wb_pkt_i[47] (net)                28.7647              0.0000     0.6545 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6545 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.7647              0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6545 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.7647     0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.7647   0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0330  -0.0100 @   0.6445 r d 
  data arrival time                                                                    0.6445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1471


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0478   0.1901     0.5739 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   7.9774     0.0000     0.5739 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5739 r
  core/be/be_calculator/wb_pkt_o[52] (net)              7.9774              0.0000     0.5739 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5739 r
  core/be/wb_pkt[52] (net)                              7.9774              0.0000     0.5739 r
  core/be/icc_place50/INP (NBUFFX16)                              0.0478    0.0001 &   0.5740 r
  core/be/icc_place50/Z (NBUFFX16)                                0.0436    0.0763 @   0.6503 r
  core/be/n129 (net)                            5      37.9022              0.0000     0.6503 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6503 r
  core/be/be_checker/wb_pkt_i[52] (net)                37.9022              0.0000     0.6503 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6503 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.9022              0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6503 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.9022     0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.9022   0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0436  -0.0056 @   0.6447 r d 
  data arrival time                                                                    0.6447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1472


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1282   0.0000   0.3842 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0492   0.1909     0.5750 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3   8.5093     0.0000     0.5750 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5750 r
  core/be/be_calculator/wb_pkt_o[47] (net)              8.5093              0.0000     0.5750 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5750 r
  core/be/wb_pkt[47] (net)                              8.5093              0.0000     0.5750 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0492    0.0000 &   0.5751 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0455    0.0795 @   0.6545 r
  core/be/n124 (net)                            3      28.7647              0.0000     0.6545 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6545 r
  core/be/be_checker/wb_pkt_i[47] (net)                28.7647              0.0000     0.6545 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6545 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.7647              0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6545 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.7647     0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.7647   0.0000     0.6545 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0330  -0.0104 @   0.6441 r d 
  data arrival time                                                                    0.6441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1483


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0478   0.1901     0.5739 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   7.9774     0.0000     0.5739 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5739 r
  core/be/be_calculator/wb_pkt_o[52] (net)              7.9774              0.0000     0.5739 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5739 r
  core/be/wb_pkt[52] (net)                              7.9774              0.0000     0.5739 r
  core/be/icc_place50/INP (NBUFFX16)                              0.0478    0.0001 &   0.5740 r
  core/be/icc_place50/Z (NBUFFX16)                                0.0436    0.0763 @   0.6503 r
  core/be/n129 (net)                            5      37.9022              0.0000     0.6503 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6503 r
  core/be/be_checker/wb_pkt_i[52] (net)                37.9022              0.0000     0.6503 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6503 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.9022              0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6503 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.9022     0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.9022   0.0000     0.6503 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0436  -0.0059 @   0.6444 r d 
  data arrival time                                                                    0.6444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1485


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0516   0.1922     0.5760 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.4391     0.0000     0.5760 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5760 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.4391              0.0000     0.5760 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5760 r
  core/be/wb_pkt[58] (net)                              9.4391              0.0000     0.5760 r
  core/be/icc_place140/INP (NBUFFX8)                              0.0516    0.0001 &   0.5761 r
  core/be/icc_place140/Z (NBUFFX8)                                0.0469    0.0805 @   0.6566 r
  core/be/n254 (net)                            3      31.0343              0.0000     0.6566 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6566 r
  core/be/be_checker/wb_pkt_i[58] (net)                31.0343              0.0000     0.6566 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6566 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      31.0343              0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  31.0343     0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  31.0343   0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0341  -0.0094 @   0.6472 r d 
  data arrival time                                                                    0.6472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1497


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0516   0.1922     0.5760 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.4391     0.0000     0.5760 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5760 r
  core/be/be_calculator/wb_pkt_o[58] (net)              9.4391              0.0000     0.5760 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5760 r
  core/be/wb_pkt[58] (net)                              9.4391              0.0000     0.5760 r
  core/be/icc_place140/INP (NBUFFX8)                              0.0516    0.0001 &   0.5761 r
  core/be/icc_place140/Z (NBUFFX8)                                0.0469    0.0805 @   0.6566 r
  core/be/n254 (net)                            3      31.0343              0.0000     0.6566 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6566 r
  core/be/be_checker/wb_pkt_i[58] (net)                31.0343              0.0000     0.6566 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6566 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      31.0343              0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  31.0343     0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  31.0343   0.0000     0.6566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0342  -0.0105 @   0.6461 r d 
  data arrival time                                                                    0.6461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1503


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0504   0.1916     0.5755 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.9845     0.0000     0.5755 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5755 r
  core/be/be_calculator/wb_pkt_o[59] (net)              8.9845              0.0000     0.5755 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5755 r
  core/be/wb_pkt[59] (net)                              8.9845              0.0000     0.5755 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0504    0.0001 &   0.5756 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0492    0.0816 @   0.6573 r
  core/be/n232 (net)                            3      36.2263              0.0000     0.6573 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6573 r
  core/be/be_checker/wb_pkt_i[59] (net)                36.2263              0.0000     0.6573 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6573 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.2263              0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6573 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.2263     0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.2263   0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0492  -0.0072 @   0.6500 r d 
  data arrival time                                                                    0.6500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1526


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0330    0.2004     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.7798      0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5931 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.7798              0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.7798           0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0330  -0.0009 &   0.5921 f
  data arrival time                                                                    0.5921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0020     0.4237
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.4237 r
  library hold time                                                         0.0158     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.5921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1527


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0489   0.1907     0.5746 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   8.3814     0.0000     0.5746 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5746 r
  core/be/be_calculator/wb_pkt_o[49] (net)              8.3814              0.0000     0.5746 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5746 r
  core/be/wb_pkt[49] (net)                              8.3814              0.0000     0.5746 r
  core/be/icc_place147/INP (NBUFFX8)                              0.0489    0.0000 &   0.5746 r
  core/be/icc_place147/Z (NBUFFX8)                                0.0452    0.0789 @   0.6535 r
  core/be/n262 (net)                            3      27.2794              0.0000     0.6535 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6535 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.2794              0.0000     0.6535 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6535 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.2794              0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6535 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.2794     0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.2794   0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0328  -0.0031 @   0.6504 r d 
  data arrival time                                                                    0.6504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1530


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0504   0.1916     0.5755 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.9845     0.0000     0.5755 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5755 r
  core/be/be_calculator/wb_pkt_o[59] (net)              8.9845              0.0000     0.5755 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5755 r
  core/be/wb_pkt[59] (net)                              8.9845              0.0000     0.5755 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0504    0.0001 &   0.5756 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0492    0.0816 @   0.6573 r
  core/be/n232 (net)                            3      36.2263              0.0000     0.6573 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6573 r
  core/be/be_checker/wb_pkt_i[59] (net)                36.2263              0.0000     0.6573 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6573 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.2263              0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6573 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.2263     0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.2263   0.0000     0.6573 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0492  -0.0081 @   0.6492 r d 
  data arrival time                                                                    0.6492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1533


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1281   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0540   0.1936     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  10.3541     0.0000     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[55] (net)             10.3541              0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5775 r
  core/be/wb_pkt[55] (net)                             10.3541              0.0000     0.5775 r
  core/be/icc_place119/INP (NBUFFX8)                              0.0540   -0.0008 &   0.5767 r
  core/be/icc_place119/Z (NBUFFX8)                                0.0463    0.0809 @   0.6575 r
  core/be/n233 (net)                            3      29.8142              0.0000     0.6575 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6575 r
  core/be/be_checker/wb_pkt_i[55] (net)                29.8142              0.0000     0.6575 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6575 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      29.8142              0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6575 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  29.8142     0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  29.8142   0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0336  -0.0063 @   0.6513 r d 
  data arrival time                                                                    0.6513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1538


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1281   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0540   0.1936     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  10.3541     0.0000     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[55] (net)             10.3541              0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5775 r
  core/be/wb_pkt[55] (net)                             10.3541              0.0000     0.5775 r
  core/be/icc_place119/INP (NBUFFX8)                              0.0540   -0.0008 &   0.5767 r
  core/be/icc_place119/Z (NBUFFX8)                                0.0463    0.0809 @   0.6575 r
  core/be/n233 (net)                            3      29.8142              0.0000     0.6575 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6575 r
  core/be/be_checker/wb_pkt_i[55] (net)                29.8142              0.0000     0.6575 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6575 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      29.8142              0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6575 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  29.8142     0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  29.8142   0.0000     0.6575 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0337  -0.0069 @   0.6506 r d 
  data arrival time                                                                    0.6506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1548


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0489   0.1907     0.5746 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   8.3814     0.0000     0.5746 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5746 r
  core/be/be_calculator/wb_pkt_o[49] (net)              8.3814              0.0000     0.5746 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5746 r
  core/be/wb_pkt[49] (net)                              8.3814              0.0000     0.5746 r
  core/be/icc_place147/INP (NBUFFX8)                              0.0489    0.0000 &   0.5746 r
  core/be/icc_place147/Z (NBUFFX8)                                0.0452    0.0789 @   0.6535 r
  core/be/n262 (net)                            3      27.2794              0.0000     0.6535 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6535 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.2794              0.0000     0.6535 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6535 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.2794              0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6535 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.2794     0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.2794   0.0000     0.6535 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0328  -0.0022 @   0.6513 r d 
  data arrival time                                                                    0.6513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1555


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0553   0.1943     0.5781 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  10.8411     0.0000     0.5781 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5781 r
  core/be/be_calculator/wb_pkt_o[48] (net)             10.8411              0.0000     0.5781 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5781 r
  core/be/wb_pkt[48] (net)                             10.8411              0.0000     0.5781 r
  core/be/icc_place152/INP (NBUFFX8)                              0.0553    0.0001 &   0.5782 r
  core/be/icc_place152/Z (NBUFFX8)                                0.0496    0.0831 @   0.6613 r
  core/be/n268 (net)                            3      37.1428              0.0000     0.6613 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6613 r
  core/be/be_checker/wb_pkt_i[48] (net)                37.1428              0.0000     0.6613 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6613 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      37.1428              0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6613 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  37.1428     0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  37.1428   0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0496  -0.0073 @   0.6539 r d 
  data arrival time                                                                    0.6539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1565


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0601   0.1970     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  12.7150     0.0000     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[50] (net)             12.7150              0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5807 r
  core/be/wb_pkt[50] (net)                             12.7150              0.0000     0.5807 r
  core/be/icc_place151/INP (NBUFFX16)                             0.0601    0.0001 &   0.5808 r
  core/be/icc_place151/Z (NBUFFX16)                               0.0439    0.0794 @   0.6602 r
  core/be/n267 (net)                            3      37.3718              0.0000     0.6602 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6602 r
  core/be/be_checker/wb_pkt_i[50] (net)                37.3718              0.0000     0.6602 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6602 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.3718              0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.3718     0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.3718   0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0439  -0.0060 @   0.6542 r d 
  data arrival time                                                                    0.6542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1568


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0553   0.1943     0.5781 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  10.8411     0.0000     0.5781 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5781 r
  core/be/be_calculator/wb_pkt_o[48] (net)             10.8411              0.0000     0.5781 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5781 r
  core/be/wb_pkt[48] (net)                             10.8411              0.0000     0.5781 r
  core/be/icc_place152/INP (NBUFFX8)                              0.0553    0.0001 &   0.5782 r
  core/be/icc_place152/Z (NBUFFX8)                                0.0496    0.0831 @   0.6613 r
  core/be/n268 (net)                            3      37.1428              0.0000     0.6613 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6613 r
  core/be/be_checker/wb_pkt_i[48] (net)                37.1428              0.0000     0.6613 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6613 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      37.1428              0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6613 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  37.1428     0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  37.1428   0.0000     0.6613 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0496  -0.0082 @   0.6531 r d 
  data arrival time                                                                    0.6531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1573


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0601   0.1970     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  12.7150     0.0000     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[50] (net)             12.7150              0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5807 r
  core/be/wb_pkt[50] (net)                             12.7150              0.0000     0.5807 r
  core/be/icc_place151/INP (NBUFFX16)                             0.0601    0.0001 &   0.5808 r
  core/be/icc_place151/Z (NBUFFX16)                               0.0439    0.0794 @   0.6602 r
  core/be/n267 (net)                            3      37.3718              0.0000     0.6602 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6602 r
  core/be/be_checker/wb_pkt_i[50] (net)                37.3718              0.0000     0.6602 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6602 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.3718              0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.3718     0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.3718   0.0000     0.6602 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0439  -0.0066 @   0.6535 r d 
  data arrival time                                                                    0.6535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1577


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0494   0.1910     0.5747 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3   8.5782     0.0000     0.5747 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5747 r
  core/be/be_calculator/wb_pkt_o[54] (net)              8.5782              0.0000     0.5747 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5747 r
  core/be/wb_pkt[54] (net)                              8.5782              0.0000     0.5747 r
  core/be/icc_place138/INP (NBUFFX8)                              0.0494    0.0001 &   0.5748 r
  core/be/icc_place138/Z (NBUFFX8)                                0.0451    0.0792 @   0.6540 r
  core/be/n252 (net)                            3      27.7838              0.0000     0.6540 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6540 r
  core/be/be_checker/wb_pkt_i[54] (net)                27.7838              0.0000     0.6540 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6540 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      27.7838              0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6540 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  27.7838     0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  27.7838   0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0327   0.0020 @   0.6560 r d 
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1586


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1282   0.0000   0.3842 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0431   0.2074     0.5915 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3   8.0970     0.0000     0.5915 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5915 f
  core/be/be_calculator/wb_pkt_o[47] (net)              8.0970              0.0000     0.5915 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5915 f
  core/be/wb_pkt[47] (net)                              8.0970              0.0000     0.5915 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0431    0.0000 &   0.5915 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0405    0.0736 @   0.6652 f
  core/be/n124 (net)                            3      28.5923              0.0000     0.6652 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6652 f
  core/be/be_checker/wb_pkt_i[47] (net)                28.5923              0.0000     0.6652 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6652 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.5923              0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6652 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.5923     0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.5923   0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0293  -0.0088 @   0.6563 f d 
  data arrival time                                                                    0.6563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1589


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0418   0.2065     0.5903 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   7.5447     0.0000     0.5903 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5903 f
  core/be/be_calculator/wb_pkt_o[52] (net)              7.5447              0.0000     0.5903 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5903 f
  core/be/wb_pkt[52] (net)                              7.5447              0.0000     0.5903 f
  core/be/icc_place50/INP (NBUFFX16)                              0.0418    0.0001 &   0.5904 f
  core/be/icc_place50/Z (NBUFFX16)                                0.0389    0.0714 @   0.6618 f
  core/be/n129 (net)                            5      37.5926              0.0000     0.6618 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6618 f
  core/be/be_checker/wb_pkt_i[52] (net)                37.5926              0.0000     0.6618 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6618 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.5926              0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6618 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.5926     0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.5926   0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0389  -0.0049 @   0.6570 f d 
  data arrival time                                                                    0.6570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1596


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0494   0.1910     0.5747 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3   8.5782     0.0000     0.5747 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5747 r
  core/be/be_calculator/wb_pkt_o[54] (net)              8.5782              0.0000     0.5747 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5747 r
  core/be/wb_pkt[54] (net)                              8.5782              0.0000     0.5747 r
  core/be/icc_place138/INP (NBUFFX8)                              0.0494    0.0001 &   0.5748 r
  core/be/icc_place138/Z (NBUFFX8)                                0.0451    0.0792 @   0.6540 r
  core/be/n252 (net)                            3      27.7838              0.0000     0.6540 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6540 r
  core/be/be_checker/wb_pkt_i[54] (net)                27.7838              0.0000     0.6540 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6540 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      27.7838              0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6540 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  27.7838     0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  27.7838   0.0000     0.6540 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0327   0.0014 @   0.6555 r d 
  data arrival time                                                                    0.6555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1596


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1282   0.0000   0.3842 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0431   0.2074     0.5915 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3   8.0970     0.0000     0.5915 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5915 f
  core/be/be_calculator/wb_pkt_o[47] (net)              8.0970              0.0000     0.5915 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5915 f
  core/be/wb_pkt[47] (net)                              8.0970              0.0000     0.5915 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0431    0.0000 &   0.5915 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0405    0.0736 @   0.6652 f
  core/be/n124 (net)                            3      28.5923              0.0000     0.6652 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6652 f
  core/be/be_checker/wb_pkt_i[47] (net)                28.5923              0.0000     0.6652 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6652 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.5923              0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6652 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.5923     0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.5923   0.0000     0.6652 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0294  -0.0093 @   0.6559 f d 
  data arrival time                                                                    0.6559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1601


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0451   0.2088     0.5925 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.0269     0.0000     0.5925 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5925 f
  core/be/be_calculator/wb_pkt_o[58] (net)              9.0269              0.0000     0.5925 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5925 f
  core/be/wb_pkt[58] (net)                              9.0269              0.0000     0.5925 f
  core/be/icc_place140/INP (NBUFFX8)                              0.0451    0.0001 &   0.5927 f
  core/be/icc_place140/Z (NBUFFX8)                                0.0415    0.0749 @   0.6676 f
  core/be/n254 (net)                            3      30.8619              0.0000     0.6676 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6676 f
  core/be/be_checker/wb_pkt_i[58] (net)                30.8619              0.0000     0.6676 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6676 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      30.8619              0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6676 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  30.8619     0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  30.8619   0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0415  -0.0093 @   0.6583 f d 
  data arrival time                                                                    0.6583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1609


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0418   0.2065     0.5903 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   7.5447     0.0000     0.5903 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5903 f
  core/be/be_calculator/wb_pkt_o[52] (net)              7.5447              0.0000     0.5903 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5903 f
  core/be/wb_pkt[52] (net)                              7.5447              0.0000     0.5903 f
  core/be/icc_place50/INP (NBUFFX16)                              0.0418    0.0001 &   0.5904 f
  core/be/icc_place50/Z (NBUFFX16)                                0.0389    0.0714 @   0.6618 f
  core/be/n129 (net)                            5      37.5926              0.0000     0.6618 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6618 f
  core/be/be_checker/wb_pkt_i[52] (net)                37.5926              0.0000     0.6618 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6618 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      37.5926              0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6618 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  37.5926     0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  37.5926   0.0000     0.6618 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0389  -0.0051 @   0.6567 f d 
  data arrival time                                                                    0.6567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1609


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0451   0.2088     0.5925 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3   9.0269     0.0000     0.5925 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5925 f
  core/be/be_calculator/wb_pkt_o[58] (net)              9.0269              0.0000     0.5925 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5925 f
  core/be/wb_pkt[58] (net)                              9.0269              0.0000     0.5925 f
  core/be/icc_place140/INP (NBUFFX8)                              0.0451    0.0001 &   0.5927 f
  core/be/icc_place140/Z (NBUFFX8)                                0.0415    0.0749 @   0.6676 f
  core/be/n254 (net)                            3      30.8619              0.0000     0.6676 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6676 f
  core/be/be_checker/wb_pkt_i[58] (net)                30.8619              0.0000     0.6676 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6676 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      30.8619              0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6676 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  30.8619     0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  30.8619   0.0000     0.6676 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0415  -0.0103 @   0.6573 f d 
  data arrival time                                                                    0.6573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1614


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0801   0.2075     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  20.3051     0.0000     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (net)             20.3051              0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5906 r
  core/be/wb_pkt[53] (net)                             20.3051              0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (net)                20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  20.3051     0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/icc_place73/INP (NBUFFX8)   0.0801  -0.0089 &   0.5816 r
  core/be/be_checker/scheduler/int_regfile/icc_place73/Z (NBUFFX8)   0.0456   0.0870 @   0.6687 r
  core/be/be_checker/scheduler/int_regfile/n154 (net)     2  26.8757        0.0000     0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.8757   0.0000     0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0330  -0.0096 @   0.6590 r d 
  data arrival time                                                                    0.6590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1616


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0801   0.2075     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  20.3051     0.0000     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (net)             20.3051              0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5906 r
  core/be/wb_pkt[53] (net)                             20.3051              0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (net)                20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  20.3051     0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/icc_place73/INP (NBUFFX8)   0.0801  -0.0089 &   0.5816 r
  core/be/be_checker/scheduler/int_regfile/icc_place73/Z (NBUFFX8)   0.0456   0.0870 @   0.6687 r
  core/be/be_checker/scheduler/int_regfile/n154 (net)     2  26.8757        0.0000     0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.8757   0.0000     0.6687 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0329  -0.0103 @   0.6584 r d 
  data arrival time                                                                    0.6584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1625


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1220   0.0000   0.3965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0371   0.2018     0.5982 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   5.5081     0.0000     0.5982 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5982 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   5.5081             0.0000     0.5982 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5982 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   5.5081           0.0000     0.5982 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0371   0.0000 &   0.5983 f
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.4201 r
  library hold time                                                         0.0150     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1632


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0691   0.2246     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  19.7204     0.0000     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (net)             19.7204              0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.6077 f
  core/be/wb_pkt[53] (net)                             19.7204              0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (net)                19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  19.7204     0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (bsg_dff_width_p68_0)   0.0000   0.6077 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (net)  19.7204   0.0000   0.6077 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/D (DFFX1)   0.0691  -0.0076 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0033     0.4405
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/CLK (DFFX1)   0.0000   0.4405 r
  library hold time                                                        -0.0038     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1633


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0441   0.2081     0.5920 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.5722     0.0000     0.5920 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5920 f
  core/be/be_calculator/wb_pkt_o[59] (net)              8.5722              0.0000     0.5920 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5920 f
  core/be/wb_pkt[59] (net)                              8.5722              0.0000     0.5920 f
  core/be/icc_place118/INP (NBUFFX8)                              0.0441    0.0001 &   0.5922 f
  core/be/icc_place118/Z (NBUFFX8)                                0.0441    0.0758 @   0.6680 f
  core/be/n232 (net)                            3      36.0539              0.0000     0.6680 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6680 f
  core/be/be_checker/wb_pkt_i[59] (net)                36.0539              0.0000     0.6680 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6680 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.0539              0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.0539     0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.0539   0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0441  -0.0065 @   0.6615 f d 
  data arrival time                                                                    0.6615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1641


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0428   0.2072     0.5910 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   7.9692     0.0000     0.5910 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5910 f
  core/be/be_calculator/wb_pkt_o[49] (net)              7.9692              0.0000     0.5910 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5910 f
  core/be/wb_pkt[49] (net)                              7.9692              0.0000     0.5910 f
  core/be/icc_place147/INP (NBUFFX8)                              0.0428    0.0000 &   0.5911 f
  core/be/icc_place147/Z (NBUFFX8)                                0.0401    0.0731 @   0.6642 f
  core/be/n262 (net)                            3      27.1070              0.0000     0.6642 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6642 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.1070              0.0000     0.6642 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6642 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.1070              0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6642 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.1070     0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.1070   0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0291  -0.0026 @   0.6616 f d 
  data arrival time                                                                    0.6616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1642


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0441   0.2081     0.5920 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     3   8.5722     0.0000     0.5920 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5920 f
  core/be/be_calculator/wb_pkt_o[59] (net)              8.5722              0.0000     0.5920 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5920 f
  core/be/wb_pkt[59] (net)                              8.5722              0.0000     0.5920 f
  core/be/icc_place118/INP (NBUFFX8)                              0.0441    0.0001 &   0.5922 f
  core/be/icc_place118/Z (NBUFFX8)                                0.0441    0.0758 @   0.6680 f
  core/be/n232 (net)                            3      36.0539              0.0000     0.6680 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6680 f
  core/be/be_checker/wb_pkt_i[59] (net)                36.0539              0.0000     0.6680 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6680 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      36.0539              0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  36.0539     0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  36.0539   0.0000     0.6680 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0441  -0.0073 @   0.6607 f d 
  data arrival time                                                                    0.6607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1649


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0735   0.2041     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.8085     0.0000     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (net)             17.8085              0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5869 r
  core/be/wb_pkt[57] (net)                             17.8085              0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (net)                17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.8085     0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/icc_place70/INP (NBUFFX8)   0.0735   0.0006 &   0.5875 r
  core/be/be_checker/scheduler/int_regfile/icc_place70/Z (NBUFFX8)   0.0434   0.0842 @   0.6718 r
  core/be/be_checker/scheduler/int_regfile/n151 (net)     2  22.7935        0.0000     0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  22.7935   0.0000     0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0314  -0.0094 @   0.6624 r d 
  data arrival time                                                                    0.6624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1650


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1281   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0472   0.2102     0.5941 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3   9.9418     0.0000     0.5941 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5941 f
  core/be/be_calculator/wb_pkt_o[55] (net)              9.9418              0.0000     0.5941 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5941 f
  core/be/wb_pkt[55] (net)                              9.9418              0.0000     0.5941 f
  core/be/icc_place119/INP (NBUFFX8)                              0.0472   -0.0006 &   0.5935 f
  core/be/icc_place119/Z (NBUFFX8)                                0.0413    0.0749 @   0.6683 f
  core/be/n233 (net)                            3      29.6418              0.0000     0.6683 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6683 f
  core/be/be_checker/wb_pkt_i[55] (net)                29.6418              0.0000     0.6683 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6683 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      29.6418              0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6683 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  29.6418     0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  29.6418   0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0301  -0.0056 @   0.6627 f d 
  data arrival time                                                                    0.6627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1653


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0735   0.2041     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.8085     0.0000     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (net)             17.8085              0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5869 r
  core/be/wb_pkt[57] (net)                             17.8085              0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (net)                17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.8085     0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/icc_place70/INP (NBUFFX8)   0.0735   0.0006 &   0.5875 r
  core/be/be_checker/scheduler/int_regfile/icc_place70/Z (NBUFFX8)   0.0434   0.0842 @   0.6718 r
  core/be/be_checker/scheduler/int_regfile/n151 (net)     2  22.7935        0.0000     0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  22.7935   0.0000     0.6718 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0314  -0.0098 @   0.6620 r d 
  data arrival time                                                                    0.6620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1662


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1281   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0472   0.2102     0.5941 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3   9.9418     0.0000     0.5941 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5941 f
  core/be/be_calculator/wb_pkt_o[55] (net)              9.9418              0.0000     0.5941 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5941 f
  core/be/wb_pkt[55] (net)                              9.9418              0.0000     0.5941 f
  core/be/icc_place119/INP (NBUFFX8)                              0.0472   -0.0006 &   0.5935 f
  core/be/icc_place119/Z (NBUFFX8)                                0.0413    0.0749 @   0.6683 f
  core/be/n233 (net)                            3      29.6418              0.0000     0.6683 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6683 f
  core/be/be_checker/wb_pkt_i[55] (net)                29.6418              0.0000     0.6683 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6683 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      29.6418              0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6683 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  29.6418     0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  29.6418   0.0000     0.6683 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0301  -0.0062 @   0.6621 f d 
  data arrival time                                                                    0.6621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6621
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1663


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0635   0.2210     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.2239     0.0000     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (net)             17.2239              0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.6039 f
  core/be/wb_pkt[57] (net)                             17.2239              0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (net)                17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.2239     0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (bsg_dff_width_p68_0)   0.0000   0.6039 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (net)  17.2239   0.0000   0.6039 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/D (DFFX1)   0.0635   0.0005 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0033     0.4406
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                        -0.0026     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1664


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3839     0.3839
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1282   0.0000   0.3839 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0428   0.2072     0.5910 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3   7.9692     0.0000     0.5910 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5910 f
  core/be/be_calculator/wb_pkt_o[49] (net)              7.9692              0.0000     0.5910 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5910 f
  core/be/wb_pkt[49] (net)                              7.9692              0.0000     0.5910 f
  core/be/icc_place147/INP (NBUFFX8)                              0.0428    0.0000 &   0.5911 f
  core/be/icc_place147/Z (NBUFFX8)                                0.0401    0.0731 @   0.6642 f
  core/be/n262 (net)                            3      27.1070              0.0000     0.6642 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6642 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.1070              0.0000     0.6642 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6642 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.1070              0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6642 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.1070     0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.1070   0.0000     0.6642 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0291  -0.0018 @   0.6623 f d 
  data arrival time                                                                    0.6623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1665


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1243   0.0000   0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0316   0.1977     0.6030 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.1490     0.0000     0.6030 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.6030 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.1490    0.0000     0.6030 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.6030 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.1490           0.0000     0.6030 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0316  -0.0010 &   0.6020 f
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0152     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1674


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1243   0.0000    0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0324    0.1983     0.6037 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.4977      0.0000     0.6037 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.6037 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.4977    0.0000     0.6037 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.6037 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.4977           0.0000     0.6037 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0324  -0.0018 &   0.6019 f
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.4192 r
  library hold time                                                         0.0150     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1677


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0310    0.1971     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.8733      0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.6025 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.8733    0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.8733           0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0310   0.0000 &   0.6025 f
  data arrival time                                                                    0.6025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0154     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.6025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1677


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0483   0.2109     0.5948 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  10.4288     0.0000     0.5948 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5948 f
  core/be/be_calculator/wb_pkt_o[48] (net)             10.4288              0.0000     0.5948 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5948 f
  core/be/wb_pkt[48] (net)                             10.4288              0.0000     0.5948 f
  core/be/icc_place152/INP (NBUFFX8)                              0.0483    0.0001 &   0.5949 f
  core/be/icc_place152/Z (NBUFFX8)                                0.0445    0.0771 @   0.6720 f
  core/be/n268 (net)                            3      36.9704              0.0000     0.6720 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6720 f
  core/be/be_checker/wb_pkt_i[48] (net)                36.9704              0.0000     0.6720 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6720 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      36.9704              0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6720 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  36.9704     0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  36.9704   0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0445  -0.0066 @   0.6653 f d 
  data arrival time                                                                    0.6653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1679


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0521   0.2136     0.5973 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  12.1452     0.0000     0.5973 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5973 f
  core/be/be_calculator/wb_pkt_o[50] (net)             12.1452              0.0000     0.5973 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5973 f
  core/be/wb_pkt[50] (net)                             12.1452              0.0000     0.5973 f
  core/be/icc_place151/INP (NBUFFX16)                             0.0521    0.0001 &   0.5974 f
  core/be/icc_place151/Z (NBUFFX16)                               0.0393    0.0739 @   0.6713 f
  core/be/n267 (net)                            3      37.1994              0.0000     0.6713 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6713 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.1994              0.0000     0.6713 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6713 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.1994              0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6713 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.1994     0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.1994   0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0393  -0.0052 @   0.6661 f d 
  data arrival time                                                                    0.6661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1686


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1281   0.0000   0.3838 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0483   0.2109     0.5948 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     3  10.4288     0.0000     0.5948 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5948 f
  core/be/be_calculator/wb_pkt_o[48] (net)             10.4288              0.0000     0.5948 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5948 f
  core/be/wb_pkt[48] (net)                             10.4288              0.0000     0.5948 f
  core/be/icc_place152/INP (NBUFFX8)                              0.0483    0.0001 &   0.5949 f
  core/be/icc_place152/Z (NBUFFX8)                                0.0445    0.0771 @   0.6720 f
  core/be/n268 (net)                            3      36.9704              0.0000     0.6720 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6720 f
  core/be/be_checker/wb_pkt_i[48] (net)                36.9704              0.0000     0.6720 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6720 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      36.9704              0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6720 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  36.9704     0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  36.9704   0.0000     0.6720 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0445  -0.0075 @   0.6645 f d 
  data arrival time                                                                    0.6645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1687


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0432   0.2075     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3   8.1659     0.0000     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5912 f
  core/be/be_calculator/wb_pkt_o[54] (net)              8.1659              0.0000     0.5912 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5912 f
  core/be/wb_pkt[54] (net)                              8.1659              0.0000     0.5912 f
  core/be/icc_place138/INP (NBUFFX8)                              0.0432    0.0001 &   0.5913 f
  core/be/icc_place138/Z (NBUFFX8)                                0.0401    0.0734 @   0.6646 f
  core/be/n252 (net)                            3      27.6114              0.0000     0.6646 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6646 f
  core/be/be_checker/wb_pkt_i[54] (net)                27.6114              0.0000     0.6646 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6646 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      27.6114              0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  27.6114     0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  27.6114   0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0291   0.0020 @   0.6667 f d 
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1692


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0521   0.2136     0.5973 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  12.1452     0.0000     0.5973 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5973 f
  core/be/be_calculator/wb_pkt_o[50] (net)             12.1452              0.0000     0.5973 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5973 f
  core/be/wb_pkt[50] (net)                             12.1452              0.0000     0.5973 f
  core/be/icc_place151/INP (NBUFFX16)                             0.0521    0.0001 &   0.5974 f
  core/be/icc_place151/Z (NBUFFX16)                               0.0393    0.0739 @   0.6713 f
  core/be/n267 (net)                            3      37.1994              0.0000     0.6713 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6713 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.1994              0.0000     0.6713 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6713 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.1994              0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6713 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.1994     0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.1994   0.0000     0.6713 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0393  -0.0059 @   0.6654 f d 
  data arrival time                                                                    0.6654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1696


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1281   0.0000   0.3837 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0432   0.2075     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     3   8.1659     0.0000     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5912 f
  core/be/be_calculator/wb_pkt_o[54] (net)              8.1659              0.0000     0.5912 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5912 f
  core/be/wb_pkt[54] (net)                              8.1659              0.0000     0.5912 f
  core/be/icc_place138/INP (NBUFFX8)                              0.0432    0.0001 &   0.5913 f
  core/be/icc_place138/Z (NBUFFX8)                                0.0401    0.0734 @   0.6646 f
  core/be/n252 (net)                            3      27.6114              0.0000     0.6646 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6646 f
  core/be/be_checker/wb_pkt_i[54] (net)                27.6114              0.0000     0.6646 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6646 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      27.6114              0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  27.6114     0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  27.6114   0.0000     0.6646 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0291   0.0015 @   0.6661 f d 
  data arrival time                                                                    0.6661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1703


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1241   0.0000    0.3943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0296    0.1960     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.2988      0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5903 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.2988              0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.2988           0.0000     0.5903 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0296   0.0000 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0020     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4038 r
  library hold time                                                         0.0158     0.4196
  data required time                                                                   0.4196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4196
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1707


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0353    0.2006     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.7206      0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.6059 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.7206    0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.7206           0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0353  -0.0008 &   0.6051 f
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4193
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.4193 r
  library hold time                                                         0.0143     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1714


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1243   0.0000    0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0360    0.2012     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   5.0219      0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.6066 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   5.0219    0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   5.0219           0.0000     0.6066 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0360  -0.0023 &   0.6042 f
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                         0.0142     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1723


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0374    0.2024     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   5.6562      0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.6076 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   5.6562    0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   5.6562           0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0374  -0.0015 &   0.6062 f
  data arrival time                                                                    0.6062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                         0.0138     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.6062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1732


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0691   0.2246     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  19.7204     0.0000     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (net)             19.7204              0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.6077 f
  core/be/wb_pkt[53] (net)                             19.7204              0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (net)                19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  19.7204     0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/icc_place73/INP (NBUFFX8)   0.0691  -0.0079 &   0.5997 f
  core/be/be_checker/scheduler/int_regfile/icc_place73/Z (NBUFFX8)   0.0398   0.0798 @   0.6795 f
  core/be/be_checker/scheduler/int_regfile/n154 (net)     2  26.8757        0.0000     0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.8757   0.0000     0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0288  -0.0085 @   0.6710 f d 
  data arrival time                                                                    0.6710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1736


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0691   0.2246     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  19.7204     0.0000     0.6077 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (net)             19.7204              0.0000     0.6077 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.6077 f
  core/be/wb_pkt[53] (net)                             19.7204              0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6077 f
  core/be/be_checker/wb_pkt_i[53] (net)                19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6077 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      19.7204              0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6077 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  19.7204     0.0000     0.6077 f
  core/be/be_checker/scheduler/int_regfile/icc_place73/INP (NBUFFX8)   0.0691  -0.0079 &   0.5997 f
  core/be/be_checker/scheduler/int_regfile/icc_place73/Z (NBUFFX8)   0.0398   0.0798 @   0.6795 f
  core/be/be_checker/scheduler/int_regfile/n154 (net)     2  26.8757        0.0000     0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  26.8757   0.0000     0.6795 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0288  -0.0092 @   0.6703 f d 
  data arrival time                                                                    0.6703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1745


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0411    0.2053     0.6101 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   7.2269       0.0000     0.6101 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.6101 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   7.2269             0.0000     0.6101 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.6101 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   7.2269            0.0000     0.6101 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0411   -0.0010 &   0.6091 f
  data arrival time                                                                    0.6091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.4201 r
  library hold time                                                         0.0140     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1750


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1243   0.0000     0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0407    0.2050     0.6098 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   7.0483       0.0000     0.6098 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.6098 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   7.0483            0.0000     0.6098 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.6098 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   7.0483            0.0000     0.6098 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0407    0.0001 &   0.6099 f
  data arrival time                                                                    0.6099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.4202 r
  library hold time                                                         0.0141     0.4343
  data required time                                                                   0.4343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4343
  data arrival time                                                                   -0.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1756


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0635   0.2210     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.2239     0.0000     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (net)             17.2239              0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.6039 f
  core/be/wb_pkt[57] (net)                             17.2239              0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (net)                17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.2239     0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/icc_place70/INP (NBUFFX8)   0.0635   0.0006 &   0.6045 f
  core/be/be_checker/scheduler/int_regfile/icc_place70/Z (NBUFFX8)   0.0378   0.0774 @   0.6819 f
  core/be/be_checker/scheduler/int_regfile/n151 (net)     2  22.7935        0.0000     0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  22.7935   0.0000     0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0274  -0.0082 @   0.6737 f d 
  data arrival time                                                                    0.6737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1763


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0391    0.2037     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.3772       0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.6084 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.3772          0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.3772            0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0391    0.0001 &   0.6085 f
  data arrival time                                                                    0.6085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.4187 r
  library hold time                                                         0.0134     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1764


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0428    0.2066     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   8.0005       0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.6113 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    8.0005              0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   8.0005            0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0428   -0.0007 &   0.6106 f
  data arrival time                                                                    0.6106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.4202 r
  library hold time                                                         0.0136     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1768


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0635   0.2210     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.2239     0.0000     0.6039 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (net)             17.2239              0.0000     0.6039 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.6039 f
  core/be/wb_pkt[57] (net)                             17.2239              0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6039 f
  core/be/be_checker/wb_pkt_i[57] (net)                17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6039 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.2239              0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6039 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.2239     0.0000     0.6039 f
  core/be/be_checker/scheduler/int_regfile/icc_place70/INP (NBUFFX8)   0.0635   0.0006 &   0.6045 f
  core/be/be_checker/scheduler/int_regfile/icc_place70/Z (NBUFFX8)   0.0378   0.0774 @   0.6819 f
  core/be/be_checker/scheduler/int_regfile/n151 (net)     2  22.7935        0.0000     0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  22.7935   0.0000     0.6819 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0274  -0.0086 @   0.6733 f d 
  data arrival time                                                                    0.6733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1775


  Startpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/CLK (DFFX1)    0.1319    0.0000     0.3789 r
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/QN (DFFX1)     0.0569    0.1612     0.5401 r
  core/fe/pc_gen/bp_fe_bht/n561 (net)           2       6.2859              0.0000     0.5401 r
  core/fe/pc_gen/bp_fe_bht/U12/IN1 (NOR2X0)                       0.0569    0.0000 &   0.5401 r
  core/fe/pc_gen/bp_fe_bht/U12/QN (NOR2X0)                        0.0374    0.0321     0.5722 f
  core/fe/pc_gen/bp_fe_bht/n66036 (net)         1       2.0696              0.0000     0.5722 f
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_/D (DFFX1)      0.0374    0.0000 &   0.5722 f
  data arrival time                                                                    0.5722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0029     0.3817
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_/CLK (DFFX1)              0.0000     0.3817 r
  library hold time                                                         0.0129     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.5722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1777


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0367    0.1838     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.9522      0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5765 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.9522              0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.9522           0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0367  -0.0010 &   0.5755 r
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0020     0.4237
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.4237 r
  library hold time                                                        -0.0261     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1779


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1671   0.0000   0.4315 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0290   0.1995     0.6309 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.0633     0.0000     0.6309 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6309 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.0633          0.0000     0.6309 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6309 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.0633           0.0000     0.6309 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0290   0.0000 &   0.6309 f
  data arrival time                                                                    0.6309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  clock reconvergence pessimism                                            -0.0033     0.4355
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4355 r
  library hold time                                                         0.0174     0.4529
  data required time                                                                   0.4529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4529
  data arrival time                                                                   -0.6309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1780


  Startpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_3_/CLK (DFFX1)    0.1319    0.0000     0.3788 r
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_3_/QN (DFFX1)     0.0566    0.1610     0.5398 r
  core/fe/pc_gen/bp_fe_bht/n560 (net)           2       6.1746              0.0000     0.5398 r
  core/fe/pc_gen/bp_fe_bht/U14/IN1 (NOR2X0)                       0.0566    0.0000 &   0.5398 r
  core/fe/pc_gen/bp_fe_bht/U14/QN (NOR2X0)                        0.0385    0.0329     0.5728 f
  core/fe/pc_gen/bp_fe_bht/n66038 (net)         1       2.2968              0.0000     0.5728 f
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/D (DFFX1)      0.0385    0.0000 &   0.5728 f
  data arrival time                                                                    0.5728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0029     0.3816
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/CLK (DFFX1)              0.0000     0.3816 r
  library hold time                                                         0.0126     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1597   0.0000   0.4165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0299   0.1996   0.6161 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.4602   0.0000   0.6161 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.6161 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.4602      0.0000     0.6161 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.6161 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.4602   0.0000   0.6161 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0299   0.0000 &   0.6161 f
  data arrival time                                                                    0.6161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0035     0.4211
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4211 r
  library hold time                                                         0.0165     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.6161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1446   0.0000   0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0297   0.1981     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.3638     0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.3638   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.3638           0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0297   0.0000 &   0.6126 f
  data arrival time                                                                    0.6126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0157     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1243   0.0000    0.4051 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0291    0.1956     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.0593      0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.6008 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.0593    0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.0593            0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0291    0.0000 &   0.6008 f
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                         0.0141     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0291    0.1956     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.0530      0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.6009 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.0530    0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.0530            0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0291    0.0000 &   0.6009 f
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4080 r
  library hold time                                                         0.0141     0.4221
  data required time                                                                   0.4221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4221
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0291    0.1957     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.0909      0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.6010 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.0909    0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.0909            0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0291    0.0000 &   0.6010 f
  data arrival time                                                                    0.6010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4080 r
  library hold time                                                         0.0141     0.4221
  data required time                                                                   0.4221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4221
  data arrival time                                                                   -0.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0291    0.1976     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.0774      0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.6139 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.0774    0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.0774            0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0291    0.0000 &   0.6139 f
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4191 r
  library hold time                                                         0.0158     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1243   0.0000   0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0290   0.1956     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.0507     0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.6008 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.0507              0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.0507           0.0000     0.6008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0290   0.0000 &   0.6008 f
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                            -0.0035     0.4077
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.4077 r
  library hold time                                                         0.0141     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1446   0.0000   0.4162 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0291   0.1976     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.0918     0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.6139 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.0918    0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.0918           0.0000     0.6139 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0291   0.0000 &   0.6139 f
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                         0.0158     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1470   0.0000    0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0289    0.1977     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.0069      0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5972 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.0069              0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.0069           0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0289   0.0000 &   0.5973 f
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0033     0.4022
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.4022 r
  library hold time                                                         0.0160     0.4182
  data required time                                                                   0.4182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4182
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1243   0.0000     0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0291    0.1957     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.0924       0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.6010 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.0924              0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.0924            0.0000     0.6010 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0291    0.0000 &   0.6010 f
  data arrival time                                                                    0.6010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                         0.0141     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1671   0.0000   0.4070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0288   0.1994     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.0128     0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.6064 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.0128          0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.0128           0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0288   0.0000 &   0.6064 f
  data arrival time                                                                    0.6064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                            -0.0033     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4099 r
  library hold time                                                         0.0174     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.6064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1394   0.0000    0.3926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0290    0.1971     0.5898 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.0631      0.0000     0.5898 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5898 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.0631              0.0000     0.5898 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5898 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.0631           0.0000     0.5898 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0290   0.0000 &   0.5898 f
  data arrival time                                                                    0.5898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                         0.0154     0.4107
  data required time                                                                   0.4107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4107
  data arrival time                                                                   -0.5898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1446   0.0000    0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0296    0.1981     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.3277      0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.6126 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.3277   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.3277           0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0296   0.0000 &   0.6126 f
  data arrival time                                                                    0.6126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                         0.0157     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0290    0.1975     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.0465      0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.6138 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.0465   0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.0465           0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0290   0.0000 &   0.6138 f
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                         0.0158     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1570   0.0000   0.4180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0291   0.1987   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.1012   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.1012      0.0000     0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.1012   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0291   0.0000 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.4209 r
  library hold time                                                         0.0167     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0292    0.1988     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.1615      0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.1615              0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.1615           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0292   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0166     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1446   0.0000    0.4146 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0291    0.1977     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.1083      0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.6123 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.1083   0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.1083           0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0291   0.0000 &   0.6123 f
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                            -0.0035     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.4173 r
  library hold time                                                         0.0158     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1446   0.0000    0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0297    0.1981     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.3519      0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.6136 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.3519   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.3519           0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0297   0.0000 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                         0.0156     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1571   0.0000   0.4192 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0291   0.1987   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.1192   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.1192      0.0000     0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.1192   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0291   0.0000 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0035     0.4221
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.4221 r
  library hold time                                                         0.0167     0.4387
  data required time                                                                   0.4387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4387
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1394   0.0000    0.3926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0290    0.1971     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.0423      0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5897 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.0423              0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.0423           0.0000     0.5897 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0290   0.0000 &   0.5897 f
  data arrival time                                                                    0.5897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3950 r
  library hold time                                                         0.0154     0.4104
  data required time                                                                   0.4104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4104
  data arrival time                                                                   -0.5897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1570   0.0000    0.4176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0293    0.1988     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.1854      0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.6165 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.1854              0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.1854           0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0293   0.0000 &   0.6165 f
  data arrival time                                                                    0.6165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.4206 r
  library hold time                                                         0.0166     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.6165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0292   0.1990   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.1571   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.1571      0.0000     0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.1571   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0292   0.0000 &   0.6159 f
  data arrival time                                                                    0.6159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                         0.0168     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0293    0.1980     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.2013      0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5964 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.2013              0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.2013           0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0293   0.0000 &   0.5964 f
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                            -0.0033     0.4012
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4012 r
  library hold time                                                         0.0159     0.4171
  data required time                                                                   0.4171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4171
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1570   0.0000   0.4178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0292   0.1988   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.1530   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.1530      0.0000     0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.1530   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0292   0.0000 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.4206 r
  library hold time                                                         0.0166     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1348    0.0000     0.4180 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0297    0.1973     0.6153 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.3598        0.0000     0.6153 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.6153 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.3598              0.0000     0.6153 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.6153 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.3598             0.0000     0.6153 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0297    0.0000 &   0.6154 f
  data arrival time                                                                    0.6154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                         0.0149     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1571   0.0000    0.4193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0294    0.1989     0.6182 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.2313      0.0000     0.6182 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.6182 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.2313              0.0000     0.6182 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.6182 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.2313           0.0000     0.6182 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0294   0.0000 &   0.6182 f
  data arrival time                                                                    0.6182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                         0.0166     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1220   0.0000    0.3965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0294    0.1956     0.5921 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.2175      0.0000     0.5921 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5921 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.2175             0.0000     0.5921 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5921 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.2175           0.0000     0.5921 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0294   0.0000 &   0.5921 f
  data arrival time                                                                    0.5921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  clock reconvergence pessimism                                            -0.0035     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3990 r
  library hold time                                                         0.0137     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.5921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0297    0.1983     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.3697      0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5967 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.3697              0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.3697           0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0297   0.0000 &   0.5967 f
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                         0.0158     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1570   0.0000   0.4183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0301   0.1995   0.6178 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.5201   0.0000   0.6178 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.6178 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.5201      0.0000     0.6178 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.6178 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.5201   0.0000   0.6178 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0301   0.0000 &   0.6178 f
  data arrival time                                                                    0.6178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.4218 r
  library hold time                                                         0.0164     0.4383
  data required time                                                                   0.4383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4383
  data arrival time                                                                   -0.6178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1570   0.0000    0.4184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0323    0.2013     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   3.5002      0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.6198 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   3.5002              0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   3.5002           0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0323  -0.0030 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4249     0.4249
  clock reconvergence pessimism                                            -0.0035     0.4214
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4214 r
  library hold time                                                         0.0159     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1602   0.0000   0.4166 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0296   0.1994   0.6160 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.3433   0.0000   0.6160 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.6160 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.3433      0.0000     0.6160 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.6160 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.3433   0.0000   0.6160 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0296   0.0000 &   0.6160 f
  data arrival time                                                                    0.6160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                         0.0167     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1570   0.0000    0.4184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0295    0.1990     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.2636      0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.6174 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.2636              0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.2636           0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0295   0.0000 &   0.6174 f
  data arrival time                                                                    0.6174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4248     0.4248
  clock reconvergence pessimism                                            -0.0035     0.4213
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4213 r
  library hold time                                                         0.0166     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0294    0.1975     0.5901 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.2378      0.0000     0.5901 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5901 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.2378              0.0000     0.5901 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5901 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.2378           0.0000     0.5901 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0294   0.0000 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3985     0.3985
  clock reconvergence pessimism                                            -0.0033     0.3952
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3952 r
  library hold time                                                         0.0153     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1446   0.0000    0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0295    0.1980     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.2670      0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.6137 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.2670    0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.2670           0.0000     0.6137 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0295   0.0000 &   0.6138 f
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0157     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1220   0.0000    0.3993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0298    0.1958     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.3637      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.3637              0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.3637           0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0298   0.0000 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0035     0.4020
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.4020 r
  library hold time                                                         0.0136     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0298    0.1962     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.3888      0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.6016 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.3888    0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.3888           0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0298   0.0000 &   0.6016 f
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.4080 r
  library hold time                                                         0.0139     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1603   0.0000    0.4166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0293    0.1992     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.2134      0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.6158 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.2134   0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.2134           0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0293   0.0000 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.4192 r
  library hold time                                                         0.0168     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0292    0.1969     0.6158 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.1429        0.0000     0.6158 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.6158 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.1429              0.0000     0.6158 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.6158 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.1429             0.0000     0.6158 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0292    0.0000 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                         0.0151     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1446   0.0000    0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0297    0.1982     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.3704      0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.6136 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.3704    0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.3704           0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0297   0.0000 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0156     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0299    0.1985     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.4272      0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5978 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.4272              0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.4272           0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0299   0.0000 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                         0.0158     0.4181
  data required time                                                                   0.4181
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4181
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1220   0.0000    0.3995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0296    0.1957     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.3027      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.3027              0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.3027            0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0296    0.0000 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0035     0.4019
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.4019 r
  library hold time                                                         0.0136     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1465   0.0000    0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0299    0.1984     0.5974 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.4431      0.0000     0.5974 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5974 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.4431              0.0000     0.5974 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5974 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.4431           0.0000     0.5974 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0299   0.0000 &   0.5974 f
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0158     0.4176
  data required time                                                                   0.4176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4176
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0300   0.1979   0.5903 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.4650   0.0000   0.5903 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5903 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.4650      0.0000     0.5903 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5903 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.4650   0.0000   0.5903 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0300   0.0000 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3953 r
  library hold time                                                         0.0152     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1671   0.0000   0.4315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0338   0.2033   0.6348 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   4.1254   0.0000   0.6348 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6348 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   4.1254            0.0000     0.6348 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.6348 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           4.1254              0.0000     0.6348 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.6348 f
  core/be/dispatch_pkt[35] (net)                        4.1254              0.0000     0.6348 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.6348 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        4.1254              0.0000     0.6348 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.6348 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   4.1254           0.0000     0.6348 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0338   0.0000 &   0.6348 f
  data arrival time                                                                    0.6348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4420     0.4420
  clock reconvergence pessimism                                            -0.0033     0.4387
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.4387 r
  library hold time                                                         0.0163     0.4550
  data required time                                                                   0.4550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4550
  data arrival time                                                                   -0.6348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0301    0.1987     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.5277      0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5981 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.5277              0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.5277           0.0000     0.5981 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0301   0.0000 &   0.5981 f
  data arrival time                                                                    0.5981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0033     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4025 r
  library hold time                                                         0.0157     0.4182
  data required time                                                                   0.4182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4182
  data arrival time                                                                   -0.5981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1465   0.0000    0.3986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0298    0.1983     0.5970 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.3843      0.0000     0.5970 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5970 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.3843              0.0000     0.5970 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5970 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.3843           0.0000     0.5970 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0298   0.0000 &   0.5970 f
  data arrival time                                                                    0.5970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  clock reconvergence pessimism                                            -0.0033     0.4014
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.4014 r
  library hold time                                                         0.0158     0.4171
  data required time                                                                   0.4171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4171
  data arrival time                                                                   -0.5970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1446   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0296   0.1981     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.3161     0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.3161   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.3161           0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0296   0.0000 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                            -0.0035     0.4185
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.4185 r
  library hold time                                                         0.0157     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1446   0.0000    0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0303    0.1986     0.6140 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.6122      0.0000     0.6140 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.6140 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.6122   0.0000     0.6140 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.6140 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.6122           0.0000     0.6140 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0303   0.0000 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                            -0.0035     0.4185
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.4185 r
  library hold time                                                         0.0156     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1470   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0297    0.1983     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.3490      0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5977 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.3490              0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.3490           0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0297   0.0000 &   0.5977 f
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                            -0.0033     0.4019
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.4019 r
  library hold time                                                         0.0158     0.4177
  data required time                                                                   0.4177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4177
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0303    0.1977     0.6166 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.5849        0.0000     0.6166 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6166 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.5849              0.0000     0.6166 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6166 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.5849             0.0000     0.6166 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0303    0.0000 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4218 r
  library hold time                                                         0.0148     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1394   0.0000   0.3925 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0302   0.1981   0.5905 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.5601   0.0000   0.5905 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5905 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.5601      0.0000     0.5905 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5905 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.5601   0.0000   0.5905 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0302  -0.0004 &   0.5902 f
  data arrival time                                                                    0.5902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3950 r
  library hold time                                                         0.0152     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1465   0.0000    0.3986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0300    0.1985     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.4965      0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5972 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.4965              0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.4965           0.0000     0.5972 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0300   0.0000 &   0.5972 f
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                         0.0157     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1597   0.0000    0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0298    0.1995     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.4324      0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.6156 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.4324   0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.4324           0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0298   0.0000 &   0.6156 f
  data arrival time                                                                    0.6156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                         0.0167     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4196     0.4196
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1571   0.0000   0.4196 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0300   0.1994   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.4876   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.4876      0.0000     0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.4876   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0300   0.0000 &   0.6191 f
  data arrival time                                                                    0.6191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0035     0.4226
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                         0.0165     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.6191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1446   0.0000    0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0300    0.1984     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.4753      0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.6148 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.4753    0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.4753           0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0300   0.0000 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                         0.0156     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1243   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0303    0.1966     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.5703      0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.6018 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.5703              0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.5703           0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0303   0.0000 &   0.6018 f
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4079 r
  library hold time                                                         0.0138     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0302    0.1996     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.5759      0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.6175 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.5759              0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.5759           0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0302   0.0000 &   0.6175 f
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.4210 r
  library hold time                                                         0.0164     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1577   0.0000    0.4191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0301    0.1995     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.5259      0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.6187 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.5259              0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.5259           0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0301   0.0000 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  clock reconvergence pessimism                                            -0.0035     0.4220
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.4220 r
  library hold time                                                         0.0165     0.4385
  data required time                                                                   0.4385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4385
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0306    0.1991     0.5985 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.7587      0.0000     0.5985 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5985 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.7587              0.0000     0.5985 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5985 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.7587           0.0000     0.5985 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0306  -0.0006 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0033     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.4021 r
  library hold time                                                         0.0156     0.4177
  data required time                                                                   0.4177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4177
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1446   0.0000   0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0290   0.1975     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.0500     0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.6130 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.0500    0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.0500           0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0290   0.0000 &   0.6130 f
  data arrival time                                                                    0.6130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                            -0.0035     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.4170 r
  library hold time                                                         0.0158     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1446   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0292    0.1977     0.6133 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.1418      0.0000     0.6133 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.6133 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.1418   0.0000     0.6133 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.6133 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.1418           0.0000     0.6133 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0292   0.0000 &   0.6133 f
  data arrival time                                                                    0.6133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                            -0.0035     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.4173 r
  library hold time                                                         0.0158     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1452   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0302    0.1986     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.5869      0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.6142 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.5869   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.5869           0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0302   0.0000 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0156     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1597   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0298   0.1995     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.4283     0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.6156 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.4283   0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.4283           0.0000     0.6156 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0298   0.0000 &   0.6156 f
  data arrival time                                                                    0.6156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                         0.0167     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1577   0.0000    0.4192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0302    0.1996     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.5709      0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.6188 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.5709              0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.5709           0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0302   0.0000 &   0.6189 f
  data arrival time                                                                    0.6189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                         0.0164     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3946     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1241   0.0000    0.3946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0299    0.1962     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.4076      0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5908 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.4076              0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.4076           0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0299   0.0000 &   0.5908 f
  data arrival time                                                                    0.5908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  clock reconvergence pessimism                                            -0.0035     0.3967
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3967 r
  library hold time                                                         0.0139     0.4106
  data required time                                                                   0.4106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4106
  data arrival time                                                                   -0.5908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1597   0.0000   0.4168 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0302   0.1998   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.5738   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.5738      0.0000     0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.5738   0.0000   0.6166 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0302   0.0000 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0166     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1465   0.0000    0.4000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0302    0.1987     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.5596      0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5986 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.5596              0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.5596           0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0302   0.0000 &   0.5986 f
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0033     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.4027 r
  library hold time                                                         0.0157     0.4184
  data required time                                                                   0.4184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4184
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1241   0.0000    0.3943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0302    0.1965     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.5521      0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5908 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.5521              0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.5521           0.0000     0.5908 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0302   0.0000 &   0.5908 f
  data arrival time                                                                    0.5908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  clock reconvergence pessimism                                            -0.0035     0.3967
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3967 r
  library hold time                                                         0.0138     0.4105
  data required time                                                                   0.4105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4105
  data arrival time                                                                   -0.5908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1451   0.0000   0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0304   0.1987     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.6348     0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.6348   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.6348           0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0304   0.0000 &   0.6143 f
  data arrival time                                                                    0.6143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0155     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1451   0.0000   0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0303   0.1987     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.6278     0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.6278    0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.6278           0.0000     0.6142 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0303   0.0000 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0155     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1469   0.0000    0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0298    0.1984     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.3839      0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5979 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.3839              0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.3839           0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0298   0.0000 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0158     0.4176
  data required time                                                                   0.4176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4176
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0310   0.1987   0.5911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.9061   0.0000   0.5911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5911 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.9061      0.0000     0.5911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.9061   0.0000   0.5911 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0310  -0.0008 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3950 r
  library hold time                                                         0.0150     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1597   0.0000    0.4172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0301    0.1998     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.5563      0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6169 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.5563   0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.5563           0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0301   0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0035     0.4199
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4199 r
  library hold time                                                         0.0166     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4185     0.4185
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1570   0.0000   0.4185 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0308   0.2000   0.6185 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.8228   0.0000   0.6185 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.6185 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.8228      0.0000     0.6185 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.6185 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.8228   0.0000   0.6185 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0308   0.0000 &   0.6185 f
  data arrival time                                                                    0.6185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4218 r
  library hold time                                                         0.0163     0.4381
  data required time                                                                   0.4381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4381
  data arrival time                                                                   -0.6185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1597   0.0000   0.4165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0303   0.1999   0.6164 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.6263   0.0000   0.6164 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.6164 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.6263      0.0000     0.6164 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.6164 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.6263   0.0000   0.6164 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0303   0.0000 &   0.6164 f
  data arrival time                                                                    0.6164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4194 r
  library hold time                                                         0.0166     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.6164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0307    0.1981     0.6169 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.7896        0.0000     0.6169 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.6169 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.7896              0.0000     0.6169 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.6169 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.7896              0.0000     0.6169 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0307    0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.4218 r
  library hold time                                                         0.0147     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1446   0.0000   0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0292   0.1977     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.1465     0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.1465   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.1465           0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0292   0.0000 &   0.6131 f
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0035     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.4169 r
  library hold time                                                         0.0157     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1452   0.0000   0.4153 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0292   0.1978     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.1445     0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.1445    0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.1445           0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0292   0.0000 &   0.6131 f
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0035     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.4169 r
  library hold time                                                         0.0158     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1279   0.0000   0.3817 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0355   0.2014   0.5831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   4.8472   0.0000   0.5831 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   4.8472            0.0000     0.5831 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5831 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           4.8472              0.0000     0.5831 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5831 f
  core/be/dispatch_pkt[53] (net)                        4.8472              0.0000     0.5831 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5831 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        4.8472              0.0000     0.5831 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5831 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   4.8472           0.0000     0.5831 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0355   0.0000 &   0.5831 f
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                            -0.0033     0.3887
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3887 r
  library hold time                                                         0.0139     0.4026
  data required time                                                                   0.4026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4026
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1348   0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0308    0.1981     0.6170 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.7975       0.0000     0.6170 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.6170 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.7975              0.0000     0.6170 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.6170 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.7975             0.0000     0.6170 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0308    0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.4218 r
  library hold time                                                         0.0147     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1348   0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0307    0.1981     0.6162 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.7924       0.0000     0.6162 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.6162 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.7924              0.0000     0.6162 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.6162 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.7924             0.0000     0.6162 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0307    0.0000 &   0.6163 f
  data arrival time                                                                    0.6163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                         0.0147     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1220   0.0000     0.3980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0291    0.1953     0.5933 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.0695       0.0000     0.5933 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5933 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.0695             0.0000     0.5933 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5933 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.0695            0.0000     0.5933 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0291    0.0000 &   0.5933 f
  data arrival time                                                                    0.5933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  clock reconvergence pessimism                                            -0.0035     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3990 r
  library hold time                                                         0.0137     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.5933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0304   0.2000   0.6169 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.6768   0.0000   0.6169 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.6169 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.6768      0.0000     0.6169 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.6169 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.6768   0.0000   0.6169 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0304   0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                         0.0165     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1571   0.0000   0.4197 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0305   0.1998   0.6195 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.7138   0.0000   0.6195 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.6195 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.7138      0.0000     0.6195 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.6195 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.7138   0.0000   0.6195 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0305   0.0000 &   0.6195 f
  data arrival time                                                                    0.6195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0035     0.4226
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                         0.0163     0.4389
  data required time                                                                   0.4389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4389
  data arrival time                                                                   -0.6195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1446   0.0000   0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0315   0.1995     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.1106     0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.1106   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.1106           0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0315   0.0000 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0153     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0308   0.1985   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.8099   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.8099      0.0000     0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.8099   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0308   0.0000 &   0.5910 f
  data arrival time                                                                    0.5910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3953 r
  library hold time                                                         0.0150     0.4103
  data required time                                                                   0.4103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4103
  data arrival time                                                                   -0.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1603   0.0000   0.4168 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0304   0.2001   0.6168 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.6889   0.0000   0.6168 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.6168 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.6889      0.0000     0.6168 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.6168 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.6889   0.0000   0.6168 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0304   0.0000 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                         0.0166     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1571   0.0000   0.4193 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0306   0.1999   0.6193 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.7622   0.0000   0.6193 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.6193 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.7622      0.0000     0.6193 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.6193 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.7622   0.0000   0.6193 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0306   0.0000 &   0.6193 f
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                         0.0163     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0310    0.1983     0.6171 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.9005        0.0000     0.6171 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.6171 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.9005              0.0000     0.6171 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.6171 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.9005              0.0000     0.6171 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0310    0.0000 &   0.6171 f
  data arrival time                                                                    0.6171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.4218 r
  library hold time                                                         0.0147     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.6171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1577   0.0000    0.4183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0299    0.1994     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.4487      0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.6177 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.4487              0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.4487           0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0299   0.0000 &   0.6177 f
  data arrival time                                                                    0.6177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4240     0.4240
  clock reconvergence pessimism                                            -0.0035     0.4205
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.4205 r
  library hold time                                                         0.0165     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1451   0.0000   0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0304   0.1987     0.6143 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.6603     0.0000     0.6143 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.6143 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.6603   0.0000     0.6143 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.6143 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.6603           0.0000     0.6143 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0304   0.0000 &   0.6143 f
  data arrival time                                                                    0.6143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                            -0.0035     0.4181
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.4181 r
  library hold time                                                         0.0155     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1597   0.0000   0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0307   0.2002     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.8028     0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.8028   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.8028           0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0307   0.0000 &   0.6163 f
  data arrival time                                                                    0.6163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4190
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.4190 r
  library hold time                                                         0.0165     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1243   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0309    0.1971     0.6023 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   2.8680      0.0000     0.6023 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.6023 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   2.8680    0.0000     0.6023 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.6023 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   2.8680            0.0000     0.6023 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0309    0.0000 &   0.6024 f
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                         0.0137     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1671   0.0000   0.4070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0306   0.2008     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.7556     0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.6078 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.7556          0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.7556           0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0306   0.0000 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                            -0.0033     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4099 r
  library hold time                                                         0.0170     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1446   0.0000    0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0309    0.1991     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.8570      0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.6152 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.8570   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.8570           0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0309   0.0000 &   0.6152 f
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                         0.0154     0.4343
  data required time                                                                   0.4343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4343
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1446   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0306   0.1988     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.7321     0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.7321   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.7321           0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0306   0.0000 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0155     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0309    0.2001     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.8640      0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.6181 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.8640              0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.8640           0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0309   0.0000 &   0.6182 f
  data arrival time                                                                    0.6182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0163     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1446   0.0000   0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0306   0.1989     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.7570     0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.6147 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.7570   0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.7570           0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0306   0.0000 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0154     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0309    0.1986     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.8416      0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5913 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.8416              0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.8416           0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0309   0.0000 &   0.5913 f
  data arrival time                                                                    0.5913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                         0.0150     0.4103
  data required time                                                                   0.4103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4103
  data arrival time                                                                   -0.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1446   0.0000    0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0311    0.1992     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.9341      0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.6157 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.9341    0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.9341           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0311   0.0000 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0153     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1287   0.0000   0.3831 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0801   0.2075     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     4  20.3051     0.0000     0.5906 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (net)             20.3051              0.0000     0.5906 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5906 r
  core/be/wb_pkt[53] (net)                             20.3051              0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5906 r
  core/be/be_checker/wb_pkt_i[53] (net)                20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5906 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      20.3051              0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5906 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  20.3051     0.0000     0.5906 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (bsg_dff_width_p68_0)   0.0000   0.5906 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (net)  20.3051   0.0000   0.5906 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/D (DFFX1)   0.0801  -0.0086 &   0.5820 r
  data arrival time                                                                    0.5820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0033     0.4405
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/CLK (DFFX1)   0.0000   0.4405 r
  library hold time                                                        -0.0396     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1570   0.0000   0.4177 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0309   0.2001   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.8803   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.8803      0.0000     0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.8803   0.0000   0.6179 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0309   0.0000 &   0.6179 f
  data arrival time                                                                    0.6179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.4206 r
  library hold time                                                         0.0162     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1446   0.0000   0.4150 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0301   0.1984     0.6134 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.5056     0.0000     0.6134 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.6134 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.5056   0.0000     0.6134 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.6134 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.5056           0.0000     0.6134 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0301   0.0000 &   0.6134 f
  data arrival time                                                                    0.6134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                            -0.0035     0.4168
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.4168 r
  library hold time                                                         0.0156     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1452   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0315    0.1996     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.1271      0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.6152 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.1271   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.1271           0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0315  -0.0005 &   0.6147 f
  data arrival time                                                                    0.6147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0153     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1465   0.0000    0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0306    0.1990     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7251      0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5979 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7251              0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7251           0.0000     0.5979 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0306   0.0000 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  clock reconvergence pessimism                                            -0.0033     0.4012
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4012 r
  library hold time                                                         0.0156     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1446   0.0000    0.4157 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0308    0.1990     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.8282      0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.6147 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.8282   0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.8282           0.0000     0.6147 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0308   0.0000 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0154     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1348    0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0325    0.1996     0.6177 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.5645        0.0000     0.6177 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6177 f
  core/be/be_calculator/exc_stage_r[2] (net)            3.5645              0.0000     0.6177 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6177 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.5645              0.0000     0.6177 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0325   -0.0013 &   0.6164 f
  data arrival time                                                                    0.6164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4209 r
  library hold time                                                         0.0143     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0309   0.2004   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.8793   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.8793      0.0000     0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.8793   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0309   0.0000 &   0.6174 f
  data arrival time                                                                    0.6174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                         0.0164     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1571   0.0000    0.4192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0311    0.2004     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.9860      0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.6196 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.9860              0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.9860           0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0311   0.0000 &   0.6196 f
  data arrival time                                                                    0.6196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                         0.0162     0.4384
  data required time                                                                   0.4384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4384
  data arrival time                                                                   -0.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1570   0.0000   0.4180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0311   0.2003   0.6183 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.9506   0.0000   0.6183 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.6183 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.9506      0.0000     0.6183 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.6183 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.9506   0.0000   0.6183 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0311   0.0000 &   0.6183 f
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4208
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.4208 r
  library hold time                                                         0.0162     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1452   0.0000   0.4157 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0309   0.1992     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.8818     0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.8818   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.8818           0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0309   0.0000 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0154     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1571   0.0000   0.4193 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0312   0.2004   0.6197 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.0239   0.0000   0.6197 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.6197 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.0239      0.0000     0.6197 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.6197 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.0239   0.0000   0.6197 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0312   0.0000 &   0.6198 f
  data arrival time                                                                    0.6198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                         0.0162     0.4385
  data required time                                                                   0.4385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4385
  data arrival time                                                                   -0.6198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0309   0.2004   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.9067   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.9067      0.0000     0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.9067   0.0000   0.6174 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0309   0.0000 &   0.6174 f
  data arrival time                                                                    0.6174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                         0.0164     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1603   0.0000   0.4164 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0308   0.2004     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.8616     0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.8616   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.8616           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0308   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                         0.0164     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0307   0.2002   0.6171 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.7820   0.0000   0.6171 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.6171 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.7820      0.0000     0.6171 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.6171 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.7820   0.0000   0.6171 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0307   0.0000 &   0.6171 f
  data arrival time                                                                    0.6171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.4192 r
  library hold time                                                         0.0165     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1602   0.0000   0.4169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0312   0.2006     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.0029     0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.6175 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.0029   0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.0029           0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0312   0.0000 &   0.6175 f
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.4196 r
  library hold time                                                         0.0164     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1446   0.0000    0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0312    0.1993     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.9832      0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.6151 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.9832    0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.9832           0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0312   0.0000 &   0.6151 f
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0154     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1446   0.0000   0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0313   0.1994     0.6159 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.0480     0.0000     0.6159 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.6159 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.0480    0.0000     0.6159 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.6159 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.0480           0.0000     0.6159 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0313   0.0000 &   0.6160 f
  data arrival time                                                                    0.6160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                         0.0153     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1571   0.0000   0.4194 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0320   0.2011   0.6205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.3759   0.0000   0.6205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.6205 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.3759      0.0000     0.6205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.6205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.3759   0.0000   0.6205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0320  -0.0006 &   0.6199 f
  data arrival time                                                                    0.6199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                         0.0160     0.4383
  data required time                                                                   0.4383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4383
  data arrival time                                                                   -0.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1602   0.0000    0.4169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0321    0.2014     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.3905      0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.6183 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.3905   0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.3905           0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0321  -0.0006 &   0.6177 f
  data arrival time                                                                    0.6177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.4197 r
  library hold time                                                         0.0162     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0321    0.2002     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.3794      0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5986 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.3794              0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.3794           0.0000     0.5986 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0321   0.0000 &   0.5986 f
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                         0.0152     0.4167
  data required time                                                                   0.4167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4167
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1465   0.0000    0.4000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0317    0.1999     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.2361      0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.6000 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.2361              0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.2361           0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0317   0.0000 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0033     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.4027 r
  library hold time                                                         0.0153     0.4180
  data required time                                                                   0.4180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4180
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1603   0.0000   0.4170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0315   0.2009     0.6179 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.1484     0.0000     0.6179 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.6179 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.1484   0.0000     0.6179 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.6179 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.1484           0.0000     0.6179 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0315   0.0000 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.4197 r
  library hold time                                                         0.0163     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1597   0.0000    0.4172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0313    0.2007     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.0423      0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.6178 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.0423   0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.0423           0.0000     0.6178 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0313  -0.0005 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                         0.0163     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1348   0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0322    0.1993     0.6174 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.4260       0.0000     0.6174 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.6174 f
  core/be/be_calculator/exc_stage_r[12] (net)           3.4260              0.0000     0.6174 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.6174 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.4260             0.0000     0.6174 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0322    0.0000 &   0.6175 f
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.4209 r
  library hold time                                                         0.0144     0.4353
  data required time                                                                   0.4353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4353
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0308    0.1990     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.8254      0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.6153 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.8254    0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.8254           0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0308   0.0000 &   0.6153 f
  data arrival time                                                                    0.6153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                         0.0154     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1571   0.0000    0.4189 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0306    0.1999     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.7575      0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.6189 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.7575              0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.7575           0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0306   0.0000 &   0.6189 f
  data arrival time                                                                    0.6189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4238     0.4238
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.4202 r
  library hold time                                                         0.0163     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1570   0.0000    0.4177 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0322    0.2012     0.6190 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   3.4549      0.0000     0.6190 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.6190 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   3.4549              0.0000     0.6190 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.6190 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   3.4549           0.0000     0.6190 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0322   0.0000 &   0.6190 f
  data arrival time                                                                    0.6190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4240     0.4240
  clock reconvergence pessimism                                            -0.0035     0.4205
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.4205 r
  library hold time                                                         0.0159     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1692   0.0000   0.4339 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0337   0.2035   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   4.1091   0.0000   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   4.1091            0.0000     0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           4.1091              0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.6374 f
  core/be/dispatch_pkt[55] (net)                        4.1091              0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        4.1091              0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   4.1091           0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0337   0.0000 &   0.6374 f
  data arrival time                                                                    0.6374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0033     0.4383
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.4383 r
  library hold time                                                         0.0164     0.4547
  data required time                                                                   0.4547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4547
  data arrival time                                                                   -0.6374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1692   0.0000   0.4339 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0337   0.2035   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   4.1248   0.0000   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   4.1248            0.0000     0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           4.1248              0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.6374 f
  core/be/dispatch_pkt[61] (net)                        4.1248              0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        4.1248              0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   4.1248           0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0337   0.0000 &   0.6374 f
  data arrival time                                                                    0.6374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0033     0.4382
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.4382 r
  library hold time                                                         0.0164     0.4547
  data required time                                                                   0.4547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4547
  data arrival time                                                                   -0.6374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1671   0.0000   0.4350 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0332   0.2029   0.6379 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   3.8985   0.0000   0.6379 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6379 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   3.8985            0.0000     0.6379 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.6379 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           3.8985              0.0000     0.6379 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.6379 f
  core/be/dispatch_pkt[36] (net)                        3.8985              0.0000     0.6379 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.6379 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        3.8985              0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   3.8985           0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0332   0.0000 &   0.6379 f
  data arrival time                                                                    0.6379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0033     0.4386
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.4386 r
  library hold time                                                         0.0164     0.4550
  data required time                                                                   0.4550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4550
  data arrival time                                                                   -0.6379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4341     0.4341
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1692   0.0000   0.4341 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0336   0.2034   0.6376 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.0673   0.0000   0.6376 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6376 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.0673            0.0000     0.6376 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.6376 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.0673              0.0000     0.6376 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.6376 f
  core/be/dispatch_pkt[48] (net)                        4.0673              0.0000     0.6376 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.6376 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.0673              0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.0673           0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0336   0.0000 &   0.6376 f
  data arrival time                                                                    0.6376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4414     0.4414
  clock reconvergence pessimism                                            -0.0033     0.4381
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.4381 r
  library hold time                                                         0.0165     0.4546
  data required time                                                                   0.4546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4546
  data arrival time                                                                   -0.6376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0333    0.2013     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   3.9133      0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.6007 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   3.9133              0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   3.9133           0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0333   0.0001 &   0.6007 f
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0033     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.4027 r
  library hold time                                                         0.0149     0.4176
  data required time                                                                   0.4176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4176
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1691   0.0000   0.4325 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0350   0.2045   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   4.6483   0.0000   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   4.6483            0.0000     0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           4.6483              0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.6370 f
  core/be/dispatch_pkt[41] (net)                        4.6483              0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        4.6483              0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   4.6483           0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0350   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4411     0.4411
  clock reconvergence pessimism                                            -0.0033     0.4377
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.4377 r
  library hold time                                                         0.0162     0.4539
  data required time                                                                   0.4539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4539
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1671   0.0000   0.4322 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0345   0.2039   0.6361 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.4279   0.0000   0.6361 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6361 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.4279            0.0000     0.6361 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.6361 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.4279              0.0000     0.6361 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.6361 f
  core/be/dispatch_pkt[39] (net)                        4.4279              0.0000     0.6361 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.6361 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.4279              0.0000     0.6361 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.6361 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.4279           0.0000     0.6361 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0345   0.0000 &   0.6361 f
  data arrival time                                                                    0.6361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4400     0.4400
  clock reconvergence pessimism                                            -0.0033     0.4367
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.4367 r
  library hold time                                                         0.0163     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1692   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0346   0.2042   0.6376 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   4.4960   0.0000   0.6376 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6376 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   4.4960            0.0000     0.6376 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.6376 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           4.4960              0.0000     0.6376 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.6376 f
  core/be/dispatch_pkt[62] (net)                        4.4960              0.0000     0.6376 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.6376 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        4.4960              0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   4.4960           0.0000     0.6376 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0346   0.0000 &   0.6376 f
  data arrival time                                                                    0.6376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  clock reconvergence pessimism                                            -0.0033     0.4381
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.4381 r
  library hold time                                                         0.0163     0.4544
  data required time                                                                   0.4544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4544
  data arrival time                                                                   -0.6376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4348     0.4348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1671   0.0000   0.4348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0338   0.2033   0.6382 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   4.1261   0.0000   0.6382 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6382 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   4.1261            0.0000     0.6382 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.6382 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           4.1261              0.0000     0.6382 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.6382 f
  core/be/dispatch_pkt[33] (net)                        4.1261              0.0000     0.6382 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.6382 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        4.1261              0.0000     0.6382 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.6382 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   4.1261           0.0000     0.6382 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0338   0.0000 &   0.6382 f
  data arrival time                                                                    0.6382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0033     0.4386
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.4386 r
  library hold time                                                         0.0163     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4357     0.4357
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1671   0.0000   0.4357 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0334   0.2030   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   3.9614   0.0000   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   3.9614            0.0000     0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           3.9614              0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.6387 f
  core/be/dispatch_pkt[34] (net)                        3.9614              0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        3.9614              0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   3.9614           0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0334   0.0000 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4423     0.4423
  clock reconvergence pessimism                                            -0.0033     0.4390
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.4390 r
  library hold time                                                         0.0164     0.4554
  data required time                                                                   0.4554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4554
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1691   0.0000   0.4325 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0349   0.2044   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   4.6199   0.0000   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   4.6199            0.0000     0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           4.6199              0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.6370 f
  core/be/dispatch_pkt[43] (net)                        4.6199              0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        4.6199              0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   4.6199           0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0349   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4407     0.4407
  clock reconvergence pessimism                                            -0.0033     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0162     0.4536
  data required time                                                                   0.4536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4536
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1391   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0332   0.2005   0.5871 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   3.8602   0.0000   0.5871 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5871 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   3.8602            0.0000     0.5871 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5871 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           3.8602              0.0000     0.5871 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5871 f
  core/be/dispatch_pkt[58] (net)                        3.8602              0.0000     0.5871 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5871 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        3.8602              0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   3.8602           0.0000     0.5871 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0332   0.0000 &   0.5871 f
  data arrival time                                                                    0.5871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  clock reconvergence pessimism                                            -0.0033     0.3889
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                         0.0144     0.4033
  data required time                                                                   0.4033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4033
  data arrival time                                                                   -0.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1570   0.0000    0.4176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0343    0.2029     0.6205 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   4.3432      0.0000     0.6205 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.6205 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    4.3432              0.0000     0.6205 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.6205 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   4.3432           0.0000     0.6205 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0343  -0.0006 &   0.6199 f
  data arrival time                                                                    0.6199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4240     0.4240
  clock reconvergence pessimism                                            -0.0035     0.4205
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.4205 r
  library hold time                                                         0.0154     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1691   0.0000   0.4332 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0341   0.2038   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   4.2559   0.0000   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   4.2559            0.0000     0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           4.2559              0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.6370 f
  core/be/dispatch_pkt[45] (net)                        4.2559              0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        4.2559              0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   4.2559           0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0341   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4400     0.4400
  clock reconvergence pessimism                                            -0.0033     0.4367
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.4367 r
  library hold time                                                         0.0164     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4348     0.4348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1671   0.0000   0.4348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0350   0.2043   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   4.6593   0.0000   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   4.6593            0.0000     0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           4.6593              0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.6392 f
  core/be/dispatch_pkt[38] (net)                        4.6593              0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        4.6593              0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   4.6593           0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0350   0.0000 &   0.6392 f
  data arrival time                                                                    0.6392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4425     0.4425
  clock reconvergence pessimism                                            -0.0033     0.4392
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.4392 r
  library hold time                                                         0.0160     0.4551
  data required time                                                                   0.4551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4551
  data arrival time                                                                   -0.6392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1391   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0335   0.2007   0.5873 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   3.9607   0.0000   0.5873 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5873 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   3.9607            0.0000     0.5873 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5873 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           3.9607              0.0000     0.5873 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5873 f
  core/be/dispatch_pkt[57] (net)                        3.9607              0.0000     0.5873 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5873 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        3.9607              0.0000     0.5873 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5873 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   3.9607           0.0000     0.5873 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0335   0.0000 &   0.5873 f
  data arrival time                                                                    0.5873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                            -0.0033     0.3888
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3888 r
  library hold time                                                         0.0144     0.4031
  data required time                                                                   0.4031
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4031
  data arrival time                                                                   -0.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1691   0.0000   0.4332 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0341   0.2038   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   4.2966   0.0000   0.6370 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   4.2966            0.0000     0.6370 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[63] (net)           4.2966              0.0000     0.6370 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.6370 f
  core/be/dispatch_pkt[63] (net)                        4.2966              0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.6370 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)        4.2966              0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)   4.2966           0.0000     0.6370 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0341   0.0000 &   0.6371 f
  data arrival time                                                                    0.6371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4398     0.4398
  clock reconvergence pessimism                                            -0.0033     0.4365
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.4365 r
  library hold time                                                         0.0163     0.4529
  data required time                                                                   0.4529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4529
  data arrival time                                                                   -0.6371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4351     0.4351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1671   0.0000   0.4351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0346   0.2040   0.6391 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   4.4796   0.0000   0.6391 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6391 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   4.4796            0.0000     0.6391 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.6391 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           4.4796              0.0000     0.6391 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.6391 f
  core/be/dispatch_pkt[37] (net)                        4.4796              0.0000     0.6391 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.6391 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        4.4796              0.0000     0.6391 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.6391 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   4.4796           0.0000     0.6391 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0346   0.0000 &   0.6391 f
  data arrival time                                                                    0.6391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4420     0.4420
  clock reconvergence pessimism                                            -0.0033     0.4387
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.4387 r
  library hold time                                                         0.0161     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.6391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1597   0.0000   0.4173 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0341   0.2030     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   4.2557     0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.6202 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   4.2557            0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   4.2557           0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0341   0.0000 &   0.6203 f
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.4201 r
  library hold time                                                         0.0157     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1691   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0356   0.2050   0.6383 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   4.9301   0.0000   0.6383 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6383 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   4.9301            0.0000     0.6383 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.6383 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           4.9301              0.0000     0.6383 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.6383 f
  core/be/dispatch_pkt[42] (net)                        4.9301              0.0000     0.6383 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.6383 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        4.9301              0.0000     0.6383 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.6383 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   4.9301           0.0000     0.6383 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0356   0.0000 &   0.6383 f
  data arrival time                                                                    0.6383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4412     0.4412
  clock reconvergence pessimism                                            -0.0033     0.4379
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.4379 r
  library hold time                                                         0.0160     0.4539
  data required time                                                                   0.4539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4539
  data arrival time                                                                   -0.6383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1391   0.0000   0.3862 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0343   0.2013   0.5875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   4.3031   0.0000   0.5875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   4.3031            0.0000     0.5875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5875 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           4.3031              0.0000     0.5875 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5875 f
  core/be/dispatch_pkt[52] (net)                        4.3031              0.0000     0.5875 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5875 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        4.3031              0.0000     0.5875 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5875 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   4.3031           0.0000     0.5875 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0343   0.0000 &   0.5876 f
  data arrival time                                                                    0.5876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  clock reconvergence pessimism                                            -0.0033     0.3887
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3887 r
  library hold time                                                         0.0142     0.4029
  data required time                                                                   0.4029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4029
  data arrival time                                                                   -0.5876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1446   0.0000   0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0330   0.2008     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   3.7550     0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.6173 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   3.7550    0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   3.7550           0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0330   0.0001 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                         0.0149     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4331     0.4331
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1691   0.0000   0.4331 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0351   0.2046   0.6377 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.7168   0.0000   0.6377 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6377 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.7168            0.0000     0.6377 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.6377 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.7168              0.0000     0.6377 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.6377 f
  core/be/dispatch_pkt[46] (net)                        4.7168              0.0000     0.6377 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.6377 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.7168              0.0000     0.6377 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.6377 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.7168           0.0000     0.6377 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0351   0.0000 &   0.6377 f
  data arrival time                                                                    0.6377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4402     0.4402
  clock reconvergence pessimism                                            -0.0033     0.4369
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.4369 r
  library hold time                                                         0.0161     0.4530
  data required time                                                                   0.4530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4530
  data arrival time                                                                   -0.6377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4342     0.4342
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1699   0.0000   0.4342 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0348   0.2044   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   4.5863   0.0000   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   4.5863            0.0000     0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           4.5863              0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.6387 f
  core/be/dispatch_pkt[47] (net)                        4.5863              0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        4.5863              0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   4.5863           0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0348   0.0000 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4410     0.4410
  clock reconvergence pessimism                                            -0.0033     0.4376
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.4376 r
  library hold time                                                         0.0162     0.4539
  data required time                                                                   0.4539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4539
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4347     0.4347
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1671   0.0000   0.4347 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0361   0.2052   0.6400 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   5.1358   0.0000   0.6400 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6400 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   5.1358             0.0000     0.6400 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.6400 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            5.1358              0.0000     0.6400 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.6400 f
  core/be/dispatch_pkt[9] (net)                         5.1358              0.0000     0.6400 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.6400 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         5.1358              0.0000     0.6400 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.6400 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   5.1358            0.0000     0.6400 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0361    0.0000 &   0.6400 f
  data arrival time                                                                    0.6400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4428     0.4428
  clock reconvergence pessimism                                            -0.0033     0.4395
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.4395 r
  library hold time                                                         0.0157     0.4552
  data required time                                                                   0.4552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4552
  data arrival time                                                                   -0.6400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1692   0.0000   0.4338 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0354   0.2048   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   4.8231   0.0000   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   4.8231            0.0000     0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           4.8231              0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.6387 f
  core/be/dispatch_pkt[50] (net)                        4.8231              0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        4.8231              0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   4.8231           0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0354   0.0000 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4411     0.4411
  clock reconvergence pessimism                                            -0.0033     0.4378
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.4378 r
  library hold time                                                         0.0161     0.4539
  data required time                                                                   0.4539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4539
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1692   0.0000   0.4338 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0355   0.2049   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   4.8609   0.0000   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   4.8609            0.0000     0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           4.8609              0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.6387 f
  core/be/dispatch_pkt[54] (net)                        4.8609              0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        4.8609              0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   4.8609           0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0355   0.0000 &   0.6388 f
  data arrival time                                                                    0.6388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4411     0.4411
  clock reconvergence pessimism                                            -0.0033     0.4378
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.4378 r
  library hold time                                                         0.0160     0.4539
  data required time                                                                   0.4539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4539
  data arrival time                                                                   -0.6388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1597   0.0000   0.4173 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0345   0.2033     0.6206 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   4.4565     0.0000     0.6206 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.6206 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   4.4565             0.0000     0.6206 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.6206 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   4.4565           0.0000     0.6206 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0345   0.0000 &   0.6206 f
  data arrival time                                                                    0.6206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.4201 r
  library hold time                                                         0.0156     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1692   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0367   0.2059   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   5.3941   0.0000   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   5.3941            0.0000     0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           5.3941              0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.6392 f
  core/be/dispatch_pkt[56] (net)                        5.3941              0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        5.3941              0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   5.3941           0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0367   0.0000 &   0.6393 f
  data arrival time                                                                    0.6393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0033     0.4385
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.4385 r
  library hold time                                                         0.0157     0.4542
  data required time                                                                   0.4542
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4542
  data arrival time                                                                   -0.6393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.1281   0.0000   0.3829 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0735   0.2041     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     4  17.8085     0.0000     0.5869 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (net)             17.8085              0.0000     0.5869 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5869 r
  core/be/wb_pkt[57] (net)                             17.8085              0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5869 r
  core/be/be_checker/wb_pkt_i[57] (net)                17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5869 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      17.8085              0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5869 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  17.8085     0.0000     0.5869 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (bsg_dff_width_p68_0)   0.0000   0.5869 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (net)  17.8085   0.0000   0.5869 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/D (DFFX1)   0.0735   0.0005 &   0.5874 r
  data arrival time                                                                    0.5874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4439     0.4439
  clock reconvergence pessimism                                            -0.0033     0.4406
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/CLK (DFFX1)   0.0000   0.4406 r
  library hold time                                                        -0.0384     0.4022
  data required time                                                                   0.4022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4022
  data arrival time                                                                   -0.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1692   0.0000   0.4339 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0353   0.2047   0.6386 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   4.7724   0.0000   0.6386 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6386 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   4.7724            0.0000     0.6386 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.6386 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           4.7724              0.0000     0.6386 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.6386 f
  core/be/dispatch_pkt[51] (net)                        4.7724              0.0000     0.6386 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.6386 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        4.7724              0.0000     0.6386 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.6386 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   4.7724           0.0000     0.6386 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0353   0.0000 &   0.6386 f
  data arrival time                                                                    0.6386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4407     0.4407
  clock reconvergence pessimism                                            -0.0033     0.4374
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.4374 r
  library hold time                                                         0.0161     0.4534
  data required time                                                                   0.4534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4534
  data arrival time                                                                   -0.6386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1597   0.0000   0.4172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0349   0.2036     0.6208 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.5895     0.0000     0.6208 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.6208 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.5895             0.0000     0.6208 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.6208 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.5895           0.0000     0.6208 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0349   0.0000 &   0.6209 f
  data arrival time                                                                    0.6209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.4201 r
  library hold time                                                         0.0155     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.6209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1597   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0350   0.2037   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   4.6636   0.0000   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   4.6636            0.0000     0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           4.6636              0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.6201 f
  core/be/dispatch_pkt[27] (net)                        4.6636              0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        4.6636              0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   4.6636           0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0350   0.0000 &   0.6202 f
  data arrival time                                                                    0.6202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0155     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.6202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1597   0.0000    0.4173 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0351    0.2038     0.6211 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   4.6894      0.0000     0.6211 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.6211 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   4.6894            0.0000     0.6211 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.6211 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   4.6894           0.0000     0.6211 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0351   0.0000 &   0.6211 f
  data arrival time                                                                    0.6211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.4202 r
  library hold time                                                         0.0154     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.6211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1691   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0357   0.2051   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   4.9580   0.0000   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   4.9580            0.0000     0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           4.9580              0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.6384 f
  core/be/dispatch_pkt[40] (net)                        4.9580              0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        4.9580              0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   4.9580           0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0357   0.0000 &   0.6384 f
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4402     0.4402
  clock reconvergence pessimism                                            -0.0033     0.4369
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.4369 r
  library hold time                                                         0.0160     0.4529
  data required time                                                                   0.4529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4529
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1220   0.0000   0.3965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0353   0.2003     0.5969 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2   4.7459     0.0000     0.5969 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5969 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)    4.7459              0.0000     0.5969 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5969 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)   4.7459           0.0000     0.5969 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0353   0.0000 &   0.5969 f
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                            -0.0035     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3990 r
  library hold time                                                         0.0123     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1391   0.0000   0.3866 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0349   0.2019   0.5884 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   4.5790   0.0000   0.5884 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5884 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   4.5790            0.0000     0.5884 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5884 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           4.5790              0.0000     0.5884 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5884 f
  core/be/dispatch_pkt[59] (net)                        4.5790              0.0000     0.5884 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5884 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        4.5790              0.0000     0.5884 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5884 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   4.5790           0.0000     0.5884 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0349   0.0000 &   0.5884 f
  data arrival time                                                                    0.5884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                            -0.0033     0.3888
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3888 r
  library hold time                                                         0.0140     0.4028
  data required time                                                                   0.4028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4028
  data arrival time                                                                   -0.5884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1671   0.0000   0.4322 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0357   0.2049   0.6371 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   4.9478   0.0000   0.6371 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6371 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   4.9478            0.0000     0.6371 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.6371 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           4.9478              0.0000     0.6371 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.6371 f
  core/be/dispatch_pkt[32] (net)                        4.9478              0.0000     0.6371 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.6371 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        4.9478              0.0000     0.6371 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.6371 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   4.9478           0.0000     0.6371 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0357   0.0000 &   0.6371 f
  data arrival time                                                                    0.6371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  clock reconvergence pessimism                                            -0.0033     0.4356
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.4356 r
  library hold time                                                         0.0158     0.4515
  data required time                                                                   0.4515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4515
  data arrival time                                                                   -0.6371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1597   0.0000    0.4172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0353    0.2040     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   4.7972      0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.6212 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   4.7972             0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   4.7972           0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0353   0.0000 &   0.6213 f
  data arrival time                                                                    0.6213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.4202 r
  library hold time                                                         0.0154     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.6213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1597   0.0000   0.4162 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0355   0.2041   0.6204 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   4.8756   0.0000   0.6204 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6204 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   4.8756            0.0000     0.6204 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.6204 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           4.8756              0.0000     0.6204 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.6204 f
  core/be/dispatch_pkt[25] (net)                        4.8756              0.0000     0.6204 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.6204 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        4.8756              0.0000     0.6204 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.6204 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   4.8756           0.0000     0.6204 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0355   0.0000 &   0.6204 f
  data arrival time                                                                    0.6204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0035     0.4193
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.4193 r
  library hold time                                                         0.0153     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.6204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1692   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0374   0.2064   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   5.6752   0.0000   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   5.6752            0.0000     0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           5.6752              0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.6398 f
  core/be/dispatch_pkt[60] (net)                        5.6752              0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        5.6752              0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   5.6752           0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0374  -0.0005 &   0.6393 f
  data arrival time                                                                    0.6393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4412     0.4412
  clock reconvergence pessimism                                            -0.0033     0.4379
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.4379 r
  library hold time                                                         0.0156     0.4535
  data required time                                                                   0.4535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4535
  data arrival time                                                                   -0.6393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1597   0.0000   0.4160 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0365   0.2050   0.6209 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   5.3177   0.0000   0.6209 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6209 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   5.3177            0.0000     0.6209 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.6209 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           5.3177              0.0000     0.6209 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.6209 f
  core/be/dispatch_pkt[31] (net)                        5.3177              0.0000     0.6209 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.6209 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        5.3177              0.0000     0.6209 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.6209 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   5.3177           0.0000     0.6209 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0365   0.0000 &   0.6210 f
  data arrival time                                                                    0.6210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                            -0.0035     0.4195
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.4195 r
  library hold time                                                         0.0151     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1597   0.0000   0.4165 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0361   0.2046   0.6211 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   5.1344   0.0000   0.6211 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6211 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   5.1344            0.0000     0.6211 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.6211 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           5.1344              0.0000     0.6211 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.6211 f
  core/be/dispatch_pkt[29] (net)                        5.1344              0.0000     0.6211 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.6211 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        5.1344              0.0000     0.6211 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.6211 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   5.1344           0.0000     0.6211 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0361   0.0000 &   0.6211 f
  data arrival time                                                                    0.6211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0152     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.6211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/Q (DFFX1)   0.0747   0.2289     0.6213 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (net)     3  22.2055     0.0000     0.6213 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (bsg_dff_width_p415_0)   0.0000     0.6213 f
  core/be/be_calculator/commit_pkt_o[47] (net)         22.2055              0.0000     0.6213 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (bsg_dff_width_p415_0)   0.0000     0.6213 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (net)  22.2055           0.0000     0.6213 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/D (DFFX1)   0.0747  -0.0065 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0020     0.4214
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)          0.0000     0.4214 r
  library hold time                                                         0.0069     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1597   0.0000   0.4161 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0366   0.2050   0.6212 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   5.3609   0.0000   0.6212 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6212 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   5.3609            0.0000     0.6212 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.6212 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           5.3609              0.0000     0.6212 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.6212 f
  core/be/dispatch_pkt[24] (net)                        5.3609              0.0000     0.6212 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.6212 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        5.3609              0.0000     0.6212 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.6212 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   5.3609           0.0000     0.6212 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0366   0.0000 &   0.6212 f
  data arrival time                                                                    0.6212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4186
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.4186 r
  library hold time                                                         0.0151     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.6212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1691   0.0000   0.4332 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0375   0.2066   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   5.7599   0.0000   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   5.7599            0.0000     0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           5.7599              0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.6398 f
  core/be/dispatch_pkt[44] (net)                        5.7599              0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        5.7599              0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   5.7599           0.0000     0.6398 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0375   0.0000 &   0.6399 f
  data arrival time                                                                    0.6399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4399     0.4399
  clock reconvergence pessimism                                            -0.0033     0.4365
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.4365 r
  library hold time                                                         0.0155     0.4521
  data required time                                                                   0.4521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4521
  data arrival time                                                                   -0.6399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1243   0.0000   0.4051 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0383   0.2031   0.6081 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3   6.0212   0.0000   0.6081 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6081 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)   6.0212           0.0000     0.6081 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.6081 f
  core/be/be_checker/dispatch_pkt_o[223] (net)          6.0212              0.0000     0.6081 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.6081 f
  core/be/dispatch_pkt[219] (net)                       6.0212              0.0000     0.6081 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.6081 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)       6.0212              0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)   6.0212            0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0383    0.0000 &   0.6082 f
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4078
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.4078 r
  library hold time                                                         0.0119     0.4198
  data required time                                                                   0.4198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4198
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3992     0.3992
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1220   0.0000    0.3992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0380    0.2025     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   5.9166      0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.6017 f
  core/be/be_calculator/calc_status_o[13] (net)         5.9166              0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   5.9166            0.0000     0.6017 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0380    0.0000 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0035     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.4015 r
  library hold time                                                         0.0117     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0525   0.0000   0.4391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0439   0.1757     0.6148 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   6.5306     0.0000     0.6148 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.6148 r
  core/be/be_calculator/wb_pkt_o[42] (net)              6.5306              0.0000     0.6148 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.6148 r
  core/be/wb_pkt[42] (net)                              6.5306              0.0000     0.6148 r
  core/be/icc_place70/INP (NBUFFX16)                              0.0439    0.0000 &   0.6149 r
  core/be/icc_place70/Z (NBUFFX16)                                0.0445    0.0758 @   0.6907 r
  core/be/n149 (net)                            5      42.0015              0.0000     0.6907 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6907 r
  core/be/be_checker/wb_pkt_i[42] (net)                42.0015              0.0000     0.6907 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6907 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      42.0015              0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  42.0015     0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  42.0015   0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0445  -0.0044 @   0.6863 r d 
  data arrival time                                                                    0.6863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1394   0.0000   0.3926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0737   0.2283     0.6209 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3  21.7708     0.0000     0.6209 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.6209 f
  core/be/be_calculator/commit_pkt_o[45] (net)         21.7708              0.0000     0.6209 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.6209 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)  21.7708           0.0000     0.6209 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.0737  -0.0038 &   0.6171 f
  data arrival time                                                                    0.6171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                            -0.0020     0.4211
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.4211 r
  library hold time                                                         0.0071     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.6171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1603   0.0000   0.4167 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0904   0.2402 @   0.6569 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2  29.4905   0.0000   0.6569 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6569 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)  29.4905             0.0000     0.6569 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.6569 f
  core/be/be_checker/dispatch_pkt_o[6] (net)           29.4905              0.0000     0.6569 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.6569 f
  core/be/dispatch_pkt[6] (net)                        29.4905              0.0000     0.6569 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.6569 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)        29.4905              0.0000     0.6569 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.6569 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)  29.4905            0.0000     0.6569 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0904   -0.0205 @   0.6365 f
  data arrival time                                                                    0.6365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4401     0.4401
  clock reconvergence pessimism                                            -0.0020     0.4381
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.4381 r
  library hold time                                                         0.0091     0.4473
  data required time                                                                   0.4473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4473
  data arrival time                                                                   -0.6365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1243   0.0000   0.4050 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0391   0.2037   0.6088 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3   6.3765   0.0000   0.6088 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6088 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)   6.3765           0.0000     0.6088 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.6088 f
  core/be/be_checker/dispatch_pkt_o[222] (net)          6.3765              0.0000     0.6088 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.6088 f
  core/be/dispatch_pkt[218] (net)                       6.3765              0.0000     0.6088 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.6088 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)       6.3765              0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)   6.3765            0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0391    0.0000 &   0.6088 f
  data arrival time                                                                    0.6088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                            -0.0035     0.4078
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.4078 r
  library hold time                                                         0.0117     0.4195
  data required time                                                                   0.4195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4195
  data arrival time                                                                   -0.6088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1597   0.0000   0.4162 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0398   0.2076   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   6.7106   0.0000   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   6.7106            0.0000     0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           6.7106              0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.6238 f
  core/be/dispatch_pkt[28] (net)                        6.7106              0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        6.7106              0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   6.7106           0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0398  -0.0007 &   0.6231 f
  data arrival time                                                                    0.6231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                         0.0144     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.6231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1220   0.0000   0.3965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0417   0.1853     0.5818 r
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   5.7491     0.0000     0.5818 r
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5818 r
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   5.7491             0.0000     0.5818 r
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5818 r
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   5.7491           0.0000     0.5818 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0417   0.0000 &   0.5818 r
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.4201 r
  library hold time                                                        -0.0277     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1394   0.0000   0.3932 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0395   0.2056   0.5988 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   6.5452   0.0000   0.5988 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5988 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   6.5452      0.0000     0.5988 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5988 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   6.5452   0.0000   0.5988 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0395  -0.0013 &   0.5974 f
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3950 r
  library hold time                                                         0.0129     0.4079
  data required time                                                                   0.4079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4079
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0525   0.0000   0.4391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0439   0.1757     0.6148 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   6.5306     0.0000     0.6148 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.6148 r
  core/be/be_calculator/wb_pkt_o[42] (net)              6.5306              0.0000     0.6148 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.6148 r
  core/be/wb_pkt[42] (net)                              6.5306              0.0000     0.6148 r
  core/be/icc_place70/INP (NBUFFX16)                              0.0439    0.0000 &   0.6149 r
  core/be/icc_place70/Z (NBUFFX16)                                0.0445    0.0758 @   0.6907 r
  core/be/n149 (net)                            5      42.0015              0.0000     0.6907 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6907 r
  core/be/be_checker/wb_pkt_i[42] (net)                42.0015              0.0000     0.6907 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6907 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      42.0015              0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6907 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  42.0015     0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  42.0015   0.0000     0.6907 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0445  -0.0051 @   0.6855 r d 
  data arrival time                                                                    0.6855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1897


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1597   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0396   0.2075   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   6.6447   0.0000   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   6.6447            0.0000     0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           6.6447              0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.6238 f
  core/be/dispatch_pkt[26] (net)                        6.6447              0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        6.6447              0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   6.6447           0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0396   0.0001 &   0.6239 f
  data arrival time                                                                    0.6239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.4196 r
  library hold time                                                         0.0144     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1465   0.0000    0.4000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0318    0.2000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.2545      0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.6000 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.2545              0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.2545           0.0000     0.6000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0318   0.0000 &   0.6000 f
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                         0.0148     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1394   0.0000   0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0713   0.2268     0.6195 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3  20.6880     0.0000     0.6195 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.6195 f
  core/be/be_calculator/commit_pkt_o[38] (net)         20.6880              0.0000     0.6195 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.6195 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)  20.6880           0.0000     0.6195 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0713  -0.0008 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0020     0.4214
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.4214 r
  library hold time                                                         0.0074     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1220   0.0000    0.3990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0370    0.2017     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   5.4584      0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.6007 f
  core/be/be_calculator/calc_status_o[26] (net)         5.4584              0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   5.4584           0.0000     0.6007 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0370   0.0000 &   0.6007 f
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  clock reconvergence pessimism                                            -0.0035     0.3987
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3987 r
  library hold time                                                         0.0119     0.4107
  data required time                                                                   0.4107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4107
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1901


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1635   0.0000   0.3903 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0512   0.2159   0.6063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1  11.7536   0.0000   0.6063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.6063 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)  11.7536       0.0000     0.6063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.6063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)  11.7536   0.0000   0.6063 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0512  -0.0110 &   0.5953 f
  data arrival time                                                                    0.5953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0033     0.3947
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3947 r
  library hold time                                                         0.0101     0.4048
  data required time                                                                   0.4048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4048
  data arrival time                                                                   -0.5953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0483   0.1785     0.6160 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   8.1525     0.0000     0.6160 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.6160 r
  core/be/be_calculator/wb_pkt_o[62] (net)              8.1525              0.0000     0.6160 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.6160 r
  core/be/wb_pkt[62] (net)                              8.1525              0.0000     0.6160 r
  core/be/icc_place137/INP (NBUFFX8)                              0.0483    0.0000 &   0.6161 r
  core/be/icc_place137/Z (NBUFFX8)                                0.0444    0.0788 @   0.6948 r
  core/be/n251 (net)                            3      26.8346              0.0000     0.6948 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6948 r
  core/be/be_checker/wb_pkt_i[62] (net)                26.8346              0.0000     0.6948 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6948 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      26.8346              0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6948 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  26.8346     0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  26.8346   0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0321  -0.0068 @   0.6880 r d 
  data arrival time                                                                    0.6880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1243   0.0000   0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0349   0.1812     0.5866 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.3215     0.0000     0.5866 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5866 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.3215    0.0000     0.5866 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5866 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.3215           0.0000     0.5866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0349  -0.0012 &   0.5854 r
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                        -0.0254     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0483   0.1785     0.6160 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   8.1525     0.0000     0.6160 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.6160 r
  core/be/be_calculator/wb_pkt_o[62] (net)              8.1525              0.0000     0.6160 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.6160 r
  core/be/wb_pkt[62] (net)                              8.1525              0.0000     0.6160 r
  core/be/icc_place137/INP (NBUFFX8)                              0.0483    0.0000 &   0.6161 r
  core/be/icc_place137/Z (NBUFFX8)                                0.0444    0.0788 @   0.6948 r
  core/be/n251 (net)                            3      26.8346              0.0000     0.6948 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6948 r
  core/be/be_checker/wb_pkt_i[62] (net)                26.8346              0.0000     0.6948 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6948 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      26.8346              0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6948 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  26.8346     0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  26.8346   0.0000     0.6948 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0321  -0.0073 @   0.6876 r d 
  data arrival time                                                                    0.6876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)   0.1465   0.0000   0.3987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)   0.0456   0.2107     0.6094 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)     3   9.2718     0.0000     0.6094 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (bsg_dff_width_p415_0)   0.0000     0.6094 f
  core/be/be_calculator/commit_pkt_o[61] (net)          9.2718              0.0000     0.6094 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (bsg_dff_width_p415_0)   0.0000     0.6094 f
  core/be/be_calculator/calc_stage_reg/data_i[239] (net)   9.2718           0.0000     0.6094 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)   0.0456  -0.0040 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0033     0.4016
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)          0.0000     0.4016 r
  library hold time                                                         0.0120     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1243   0.0000   0.4043 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0414   0.2056   0.6099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3   7.3581   0.0000   0.6099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)   7.3581           0.0000     0.6099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.6099 f
  core/be/be_checker/dispatch_pkt_o[231] (net)          7.3581              0.0000     0.6099 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.6099 f
  core/be/dispatch_pkt[227] (net)                       7.3581              0.0000     0.6099 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.6099 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)       7.3581              0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)   7.3581            0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0414    0.0000 &   0.6099 f
  data arrival time                                                                    0.6099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0035     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.4070 r
  library hold time                                                         0.0112     0.4182
  data required time                                                                   0.4182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4182
  data arrival time                                                                   -0.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1243   0.0000   0.4046 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0415   0.2057   0.6103 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3   7.4089   0.0000   0.6103 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6103 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)   7.4089           0.0000     0.6103 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.6103 f
  core/be/be_checker/dispatch_pkt_o[232] (net)          7.4089              0.0000     0.6103 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.6103 f
  core/be/dispatch_pkt[228] (net)                       7.4089              0.0000     0.6103 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.6103 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)       7.4089              0.0000     0.6103 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.6103 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)   7.4089            0.0000     0.6103 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0415    0.0000 &   0.6103 f
  data arrival time                                                                    0.6103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0035     0.4074
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.4074 r
  library hold time                                                         0.0111     0.4185
  data required time                                                                   0.4185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4185
  data arrival time                                                                   -0.6103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0342    0.1807     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.0457      0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5860 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.0457    0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.0457           0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0342   0.0000 &   0.5860 r
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                        -0.0252     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1243   0.0000    0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0359    0.1818     0.5872 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.6701      0.0000     0.5872 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5872 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.6701    0.0000     0.5872 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5872 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.6701           0.0000     0.5872 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0359  -0.0019 &   0.5853 r
  data arrival time                                                                    0.5853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.4192 r
  library hold time                                                        -0.0257     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.5853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1243   0.0000   0.4044 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0415   0.2057   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3   7.4051   0.0000   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)   7.4051           0.0000     0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[229] (net)          7.4051              0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.6100 f
  core/be/dispatch_pkt[225] (net)                       7.4051              0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)       7.4051              0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)   7.4051            0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0415    0.0000 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0035     0.4071
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.4071 r
  library hold time                                                         0.0111     0.4182
  data required time                                                                   0.4182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4182
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1597   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0427   0.2098   0.6262 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   7.9675   0.0000   0.6262 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6262 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   7.9675            0.0000     0.6262 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.6262 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           7.9675              0.0000     0.6262 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.6262 f
  core/be/dispatch_pkt[22] (net)                        7.9675              0.0000     0.6262 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.6262 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        7.9675              0.0000     0.6262 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.6262 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   7.9675           0.0000     0.6262 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0427  -0.0016 &   0.6246 f
  data arrival time                                                                    0.6246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4188
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.4188 r
  library hold time                                                         0.0136     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1597   0.0000   0.4163 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0418   0.2092   0.6256 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   7.5950   0.0000   0.6256 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6256 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   7.5950            0.0000     0.6256 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.6256 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           7.5950              0.0000     0.6256 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.6256 f
  core/be/dispatch_pkt[30] (net)                        7.5950              0.0000     0.6256 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.6256 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        7.5950              0.0000     0.6256 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.6256 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   7.5950           0.0000     0.6256 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0418   0.0001 &   0.6256 f
  data arrival time                                                                    0.6256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.4196 r
  library hold time                                                         0.0139     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1220   0.0000   0.3963 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0419   0.2056     0.6019 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3   7.5668     0.0000     0.6019 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.6019 f
  core/be/be_calculator/calc_status_o[39] (net)         7.5668              0.0000     0.6019 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.6019 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)   7.5668           0.0000     0.6019 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0419   0.0000 &   0.6019 f
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  clock reconvergence pessimism                                            -0.0035     0.3988
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3988 r
  library hold time                                                         0.0108     0.4096
  data required time                                                                   0.4096
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4096
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)   0.1469   0.0000   0.3991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/Q (DFFX1)   0.0470   0.2117     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (net)     3   9.8902     0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_o[155] (bsg_dff_width_p415_0)   0.0000     0.6108 f
  core/be/be_calculator/commit_pkt_o[60] (net)          9.8902              0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (bsg_dff_width_p415_0)   0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_i[238] (net)   9.8902           0.0000     0.6108 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/D (DFFX1)   0.0470  -0.0040 &   0.6068 f
  data arrival time                                                                    0.6068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0033     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)          0.0000     0.4021 r
  library hold time                                                         0.0117     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.6068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1930


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1597   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0878   0.2387 @   0.6551 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2  28.3960   0.0000   0.6551 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6551 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)  28.3960             0.0000     0.6551 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.6551 f
  core/be/be_checker/dispatch_pkt_o[7] (net)           28.3960              0.0000     0.6551 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.6551 f
  core/be/dispatch_pkt[7] (net)                        28.3960              0.0000     0.6551 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.6551 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)        28.3960              0.0000     0.6551 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.6551 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)  28.3960            0.0000     0.6551 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0879   -0.0144 @   0.6407 f
  data arrival time                                                                    0.6407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4399     0.4399
  clock reconvergence pessimism                                            -0.0020     0.4379
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.4379 r
  library hold time                                                         0.0096     0.4475
  data required time                                                                   0.4475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4475
  data arrival time                                                                   -0.6407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1243   0.0000   0.4046 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0444   0.2077   0.6123 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3   8.6974   0.0000   0.6123 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6123 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)   8.6974           0.0000     0.6123 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.6123 f
  core/be/be_checker/dispatch_pkt_o[230] (net)          8.6974              0.0000     0.6123 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.6123 f
  core/be/dispatch_pkt[226] (net)                       8.6974              0.0000     0.6123 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.6123 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)       8.6974              0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)   8.6974            0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0444    0.0000 &   0.6124 f
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0035     0.4074
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.4074 r
  library hold time                                                         0.0104     0.4178
  data required time                                                                   0.4178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4178
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1241   0.0000    0.3943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0326    0.1796     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.4712      0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5739 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.4712              0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.4712           0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0326   0.0000 &   0.5739 r
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0020     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4038 r
  library hold time                                                        -0.0247     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1243   0.0000   0.4041 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0452   0.2082   0.6123 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3   9.0347   0.0000   0.6123 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6123 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)   9.0347           0.0000     0.6123 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.6123 f
  core/be/be_checker/dispatch_pkt_o[233] (net)          9.0347              0.0000     0.6123 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.6123 f
  core/be/dispatch_pkt[229] (net)                       9.0347              0.0000     0.6123 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.6123 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)       9.0347              0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)   9.0347            0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0452    0.0002 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                            -0.0035     0.4074
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.4074 r
  library hold time                                                         0.0103     0.4177
  data required time                                                                   0.4177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4177
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0485   0.1786     0.6162 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3   8.2510     0.0000     0.6162 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.6162 r
  core/be/be_calculator/wb_pkt_o[56] (net)              8.2510              0.0000     0.6162 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.6162 r
  core/be/wb_pkt[56] (net)                              8.2510              0.0000     0.6162 r
  core/be/icc_place143/INP (NBUFFX8)                              0.0485    0.0001 &   0.6163 r
  core/be/icc_place143/Z (NBUFFX8)                                0.0447    0.0789 @   0.6951 r
  core/be/n257 (net)                            3      27.0597              0.0000     0.6951 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6951 r
  core/be/be_checker/wb_pkt_i[56] (net)                27.0597              0.0000     0.6951 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6951 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      27.0597              0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  27.0597     0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  27.0597   0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0324  -0.0022 @   0.6930 r d 
  data arrival time                                                                    0.6930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1501   0.0000   0.4258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0934   0.2160     0.6417 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     4  25.3266     0.0000     0.6417 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)   0.0000     0.6417 r
  core/be/be_calculator/wb_pkt_o[6] (net)              25.3266              0.0000     0.6417 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)             0.0000     0.6417 r
  core/be/wb_pkt[6] (net)                              25.3266              0.0000     0.6417 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)                   0.0000     0.6417 r
  core/be/be_checker/wb_pkt_i[6] (net)                 25.3266              0.0000     0.6417 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)           0.0000     0.6417 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)       25.3266              0.0000     0.6417 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)   0.0000   0.6417 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)  25.3266      0.0000     0.6417 r
  core/be/be_checker/scheduler/int_regfile/icc_place55/INP (NBUFFX2)   0.0934  -0.0146 &   0.6271 r
  core/be/be_checker/scheduler/int_regfile/icc_place55/Z (NBUFFX2)   0.0466   0.0750   0.7020 r
  core/be/be_checker/scheduler/int_regfile/n136 (net)     2  17.1121        0.0000     0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)  17.1121    0.0000     0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[6] (saed90_64x32_2P)   0.0466  -0.0090 &   0.6930 r d 
  data arrival time                                                                    0.6930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1470   0.0000   0.3997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0466   0.2114     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4   9.6913     0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.6110 f
  core/be/be_calculator/commit_pkt_o[102] (net)         9.6913              0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)   9.6913           0.0000     0.6110 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0466  -0.0009 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0033     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.4025 r
  library hold time                                                         0.0118     0.4143
  data required time                                                                   0.4143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4143
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0453   0.2116     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4   9.1216     0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.6285 f
  core/be/be_calculator/commit_pkt_o[77] (net)          9.1216              0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)   9.1216           0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0453   0.0001 &   0.6286 f
  data arrival time                                                                    0.6286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.4197 r
  library hold time                                                         0.0130     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.6286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0393    0.1841     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.8931      0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5894 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.8931    0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.8931           0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0393  -0.0009 &   0.5884 r
  data arrival time                                                                    0.5884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4193
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.4193 r
  library hold time                                                        -0.0268     0.3926
  data required time                                                                   0.3926
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3926
  data arrival time                                                                   -0.5884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0464   0.2123     0.6292 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4   9.6175     0.0000     0.6292 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.6292 f
  core/be/be_calculator/commit_pkt_o[75] (net)          9.6175              0.0000     0.6292 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.6292 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)   9.6175           0.0000     0.6292 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0464  -0.0008 &   0.6284 f
  data arrival time                                                                    0.6284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.4196 r
  library hold time                                                         0.0128     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.6284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0445   0.2111     0.6280 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4   8.7946     0.0000     0.6280 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.6280 f
  core/be/be_calculator/commit_pkt_o[82] (net)          8.7946              0.0000     0.6280 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.6280 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)   8.7946           0.0000     0.6280 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0445   0.0001 &   0.6281 f
  data arrival time                                                                    0.6281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                            -0.0035     0.4188
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.4188 r
  library hold time                                                         0.0132     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.6281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1469   0.0000   0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0460   0.2110     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4   9.4423     0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.6106 f
  core/be/be_calculator/commit_pkt_o[104] (net)         9.4423              0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)   9.4423           0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0460   0.0001 &   0.6107 f
  data arrival time                                                                    0.6107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0033     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.4025 r
  library hold time                                                         0.0119     0.4144
  data required time                                                                   0.4144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4144
  data arrival time                                                                   -0.6107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3985     0.3985
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)   0.1465   0.0000   0.3985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/Q (DFFX1)   0.0513   0.2146     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (net)     3  11.8090     0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[159] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/commit_pkt_o[64] (net)         11.8090              0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[242] (net)  11.8090           0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/D (DFFX1)   0.0513  -0.0049 &   0.6083 f
  data arrival time                                                                    0.6083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  clock reconvergence pessimism                                            -0.0033     0.4013
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)          0.0000     0.4013 r
  library hold time                                                         0.0106     0.4119
  data required time                                                                   0.4119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4119
  data arrival time                                                                   -0.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3929     0.3929
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1394   0.0000   0.3929 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0447   0.2095     0.6024 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4   8.8650     0.0000     0.6024 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.6024 f
  core/be/be_calculator/commit_pkt_o[88] (net)          8.8650              0.0000     0.6024 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.6024 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)   8.8650           0.0000     0.6024 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0447   0.0000 &   0.6024 f
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0033     0.3944
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.3944 r
  library hold time                                                         0.0117     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)   0.1465   0.0000   0.3988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/Q (DFFX1)   0.0462   0.2111     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (net)     3   9.5323     0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_o[157] (bsg_dff_width_p415_0)   0.0000     0.6099 f
  core/be/be_calculator/commit_pkt_o[62] (net)          9.5323              0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (bsg_dff_width_p415_0)   0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[240] (net)   9.5323           0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/D (DFFX1)   0.0462   0.0001 &   0.6099 f
  data arrival time                                                                    0.6099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  clock reconvergence pessimism                                            -0.0033     0.4016
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)          0.0000     0.4016 r
  library hold time                                                         0.0119     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1394   0.0000   0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0461   0.2104     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4   9.4637     0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/commit_pkt_o[79] (net)          9.4637              0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)   9.4637           0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0461   0.0000 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  clock reconvergence pessimism                                            -0.0033     0.3949
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.3949 r
  library hold time                                                         0.0113     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3992     0.3992
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)   0.1470   0.0000   0.3992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/Q (DFFX1)   0.0479   0.2123     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (net)     3  10.2871     0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (bsg_dff_width_p415_0)   0.0000     0.6115 f
  core/be/be_calculator/commit_pkt_o[59] (net)         10.2871              0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (bsg_dff_width_p415_0)   0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (net)  10.2871           0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/D (DFFX1)   0.0479  -0.0013 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0033     0.4022
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)          0.0000     0.4022 r
  library hold time                                                         0.0115     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0485   0.1786     0.6162 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3   8.2510     0.0000     0.6162 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.6162 r
  core/be/be_calculator/wb_pkt_o[56] (net)              8.2510              0.0000     0.6162 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.6162 r
  core/be/wb_pkt[56] (net)                              8.2510              0.0000     0.6162 r
  core/be/icc_place143/INP (NBUFFX8)                              0.0485    0.0001 &   0.6163 r
  core/be/icc_place143/Z (NBUFFX8)                                0.0447    0.0789 @   0.6951 r
  core/be/n257 (net)                            3      27.0597              0.0000     0.6951 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6951 r
  core/be/be_checker/wb_pkt_i[56] (net)                27.0597              0.0000     0.6951 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6951 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      27.0597              0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6951 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  27.0597     0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  27.0597   0.0000     0.6951 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0325  -0.0028 @   0.6924 r d 
  data arrival time                                                                    0.6924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0461   0.2104     0.6029 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4   9.4874     0.0000     0.6029 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.6029 f
  core/be/be_calculator/commit_pkt_o[87] (net)          9.4874              0.0000     0.6029 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.6029 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)   9.4874           0.0000     0.6029 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0461   0.0000 &   0.6029 f
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.3950 r
  library hold time                                                         0.0113     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1241   0.0000   0.3943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0555   0.2153     0.6095 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  13.6450     0.0000     0.6095 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.6095 f
  core/be/be_calculator/commit_pkt_o[65] (net)         13.6450              0.0000     0.6095 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.6095 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  13.6450           0.0000     0.6095 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0555   0.0004 &   0.6100 f
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0020     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.4037 r
  library hold time                                                         0.0096     0.4133
  data required time                                                                   0.4133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4133
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)   0.1470   0.0000   0.3998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/Q (DFFX1)   0.0496   0.2135     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (net)     3  11.0400     0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_o[150] (bsg_dff_width_p415_0)   0.0000     0.6132 f
  core/be/be_calculator/commit_pkt_o[55] (net)         11.0400              0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (bsg_dff_width_p415_0)   0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_i[233] (net)  11.0400           0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/D (DFFX1)   0.0496  -0.0031 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0111     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1243   0.0000    0.4054 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0401    0.1846     0.5900 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   5.1943      0.0000     0.5900 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5900 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   5.1943    0.0000     0.5900 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5900 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   5.1943           0.0000     0.5900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0401  -0.0026 &   0.5874 r
  data arrival time                                                                    0.5874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                        -0.0271     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1501   0.0000   0.4258 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0934   0.2160     0.6417 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     4  25.3266     0.0000     0.6417 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)   0.0000     0.6417 r
  core/be/be_calculator/wb_pkt_o[6] (net)              25.3266              0.0000     0.6417 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)             0.0000     0.6417 r
  core/be/wb_pkt[6] (net)                              25.3266              0.0000     0.6417 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)                   0.0000     0.6417 r
  core/be/be_checker/wb_pkt_i[6] (net)                 25.3266              0.0000     0.6417 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)           0.0000     0.6417 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)       25.3266              0.0000     0.6417 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)   0.0000   0.6417 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)  25.3266      0.0000     0.6417 r
  core/be/be_checker/scheduler/int_regfile/icc_place55/INP (NBUFFX2)   0.0934  -0.0146 &   0.6271 r
  core/be/be_checker/scheduler/int_regfile/icc_place55/Z (NBUFFX2)   0.0466   0.0750   0.7020 r
  core/be/be_checker/scheduler/int_regfile/n136 (net)     2  17.1121        0.0000     0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)  17.1121    0.0000     0.7020 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[6] (saed90_64x32_2P)   0.0466  -0.0095 &   0.6926 r d 
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1394   0.0000   0.3919 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0471   0.2111     0.6031 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4   9.9301     0.0000     0.6031 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.6031 f
  core/be/be_calculator/commit_pkt_o[90] (net)          9.9301              0.0000     0.6031 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.6031 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)   9.9301           0.0000     0.6031 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0471   0.0000 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                         0.0111     0.4064
  data required time                                                                   0.4064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4064
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1394   0.0000   0.3922 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0463   0.2106     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4   9.5654     0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/commit_pkt_o[89] (net)          9.5654              0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)   9.5654           0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0463   0.0000 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0033     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                         0.0113     0.4060
  data required time                                                                   0.4060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4060
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1394   0.0000   0.3920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0465   0.2107     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4   9.6322     0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/commit_pkt_o[91] (net)          9.6322              0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)   9.6322           0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0465   0.0001 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0033     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0112     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1465   0.0000   0.3991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0473   0.2118     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  10.0232     0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.6109 f
  core/be/be_calculator/commit_pkt_o[106] (net)        10.0232              0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  10.0232           0.0000     0.6109 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0473   0.0001 &   0.6110 f
  data arrival time                                                                    0.6110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0033     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                         0.0116     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.6110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0469   0.2127     0.6296 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4   9.8495     0.0000     0.6296 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.6296 f
  core/be/be_calculator/commit_pkt_o[85] (net)          9.8495              0.0000     0.6296 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.6296 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)   9.8495           0.0000     0.6296 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0469   0.0001 &   0.6297 f
  data arrival time                                                                    0.6297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.4198 r
  library hold time                                                         0.0126     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.6297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.1394   0.0000   0.3925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0469   0.2110     0.6034 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (net)     4   9.8300     0.0000     0.6034 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (bsg_dff_width_p415_0)   0.0000     0.6034 f
  core/be/be_calculator/commit_pkt_o[78] (net)          9.8300              0.0000     0.6034 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (bsg_dff_width_p415_0)   0.0000     0.6034 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (net)   9.8300           0.0000     0.6034 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/D (DFFX1)   0.0469   0.0000 &   0.6035 f
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)          0.0000     0.3950 r
  library hold time                                                         0.0111     0.4062
  data required time                                                                   0.4062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4062
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1602   0.0000   0.4167 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0455   0.2118     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4   9.2463     0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.6285 f
  core/be/be_calculator/commit_pkt_o[84] (net)          9.2463              0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)   9.2463           0.0000     0.6285 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0455   0.0000 &   0.6285 f
  data arrival time                                                                    0.6285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0130     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.6285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1399   0.0000   0.3921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0471   0.2111     0.6032 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4   9.9024     0.0000     0.6032 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.6032 f
  core/be/be_calculator/commit_pkt_o[93] (net)          9.9024              0.0000     0.6032 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.6032 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)   9.9024           0.0000     0.6032 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0471   0.0000 &   0.6032 f
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0033     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0111     0.4058
  data required time                                                                   0.4058
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4058
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0489   0.1788     0.6164 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     3   8.4037     0.0000     0.6164 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.6164 r
  core/be/be_calculator/wb_pkt_o[60] (net)              8.4037              0.0000     0.6164 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.6164 r
  core/be/wb_pkt[60] (net)                              8.4037              0.0000     0.6164 r
  core/be/icc_place136/INP (NBUFFX8)                              0.0489    0.0000 &   0.6164 r
  core/be/icc_place136/Z (NBUFFX8)                                0.0449    0.0792 @   0.6956 r
  core/be/n250 (net)                            3      27.7120              0.0000     0.6956 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6956 r
  core/be/be_checker/wb_pkt_i[60] (net)                27.7120              0.0000     0.6956 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6956 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      27.7120              0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6956 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  27.7120     0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  27.7120   0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0325  -0.0007 @   0.6949 r d 
  data arrival time                                                                    0.6949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1471   0.0000   0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0493   0.2132     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  10.8980     0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/commit_pkt_o[63] (net)         10.8980              0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  10.8980           0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0493  -0.0016 &   0.6110 f
  data arrival time                                                                    0.6110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0111     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.6110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1469   0.0000   0.3993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0475   0.2120     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  10.0978     0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.6113 f
  core/be/be_calculator/commit_pkt_o[99] (net)         10.0978              0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  10.0978           0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0475   0.0000 &   0.6114 f
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0033     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                         0.0116     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)   0.1451   0.0000   0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)   0.0494   0.2132     0.6287 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)     3  10.9652     0.0000     0.6287 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (bsg_dff_width_p415_0)   0.0000     0.6287 f
  core/be/be_calculator/commit_pkt_o[5] (net)          10.9652              0.0000     0.6287 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (bsg_dff_width_p415_0)   0.0000     0.6287 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (net)  10.9652           0.0000     0.6287 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)   0.0494  -0.0021 &   0.6266 f
  data arrival time                                                                    0.6266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                            -0.0035     0.4181
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)          0.0000     0.4181 r
  library hold time                                                         0.0110     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.6266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1469   0.0000   0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0475   0.2120     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  10.1101     0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.6116 f
  core/be/be_calculator/commit_pkt_o[97] (net)         10.1101              0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  10.1101           0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0475   0.0000 &   0.6117 f
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0033     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.4025 r
  library hold time                                                         0.0116     0.4140
  data required time                                                                   0.4140
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4140
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1471   0.0000   0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0494   0.2133     0.6127 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  10.9394     0.0000     0.6127 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.6127 f
  core/be/be_calculator/commit_pkt_o[96] (net)         10.9394              0.0000     0.6127 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.6127 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  10.9394           0.0000     0.6127 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0494  -0.0014 &   0.6113 f
  data arrival time                                                                    0.6113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0111     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.6113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1596   0.0000   0.4147 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0484   0.2137     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  10.5197     0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.6284 f
  core/be/be_calculator/commit_pkt_o[83] (net)         10.5197              0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  10.5197           0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0484   0.0001 &   0.6284 f
  data arrival time                                                                    0.6284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0123     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.6284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0419    0.1858     0.5910 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   5.8286      0.0000     0.5910 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5910 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   5.8286    0.0000     0.5910 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5910 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   5.8286           0.0000     0.5910 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0419  -0.0017 &   0.5894 r
  data arrival time                                                                    0.5894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                        -0.0276     0.3915
  data required time                                                                   0.3915
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3915
  data arrival time                                                                   -0.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3919     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1399   0.0000   0.3919 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0475   0.2114     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  10.0852     0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.6033 f
  core/be/be_calculator/commit_pkt_o[92] (net)         10.0852              0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  10.0852           0.0000     0.6033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0475   0.0001 &   0.6034 f
  data arrival time                                                                    0.6034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                            -0.0033     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.3943 r
  library hold time                                                         0.0110     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.6034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)   0.1470   0.0000   0.3995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/Q (DFFX1)   0.0498   0.2136     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (net)     3  11.1219     0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[153] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/commit_pkt_o[58] (net)         11.1219              0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[236] (net)  11.1219           0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/D (DFFX1)   0.0498  -0.0016 &   0.6114 f
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0110     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0525   0.0000   0.4389 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0573   0.1835     0.6224 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  11.5826     0.0000     0.6224 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.6224 r
  core/be/be_calculator/wb_pkt_o[63] (net)             11.5826              0.0000     0.6224 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.6224 r
  core/be/wb_pkt[63] (net)                             11.5826              0.0000     0.6224 r
  core/be/icc_place142/INP (NBUFFX8)                              0.0573    0.0002 &   0.6225 r
  core/be/icc_place142/Z (NBUFFX8)                                0.0442    0.0811 @   0.7036 r
  core/be/n256 (net)                            3      26.6774              0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[63] (net)                26.6774              0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      26.6774              0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  26.6774     0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  26.6774   0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0320  -0.0079 @   0.6957 r d 
  data arrival time                                                                    0.6957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1394   0.0000   0.3922 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0481   0.2117     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  10.3366     0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/commit_pkt_o[95] (net)         10.3366              0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  10.3366           0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0481   0.0001 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3981     0.3981
  clock reconvergence pessimism                                            -0.0033     0.3948
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3948 r
  library hold time                                                         0.0109     0.4057
  data required time                                                                   0.4057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4057
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0489   0.1788     0.6164 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     3   8.4037     0.0000     0.6164 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.6164 r
  core/be/be_calculator/wb_pkt_o[60] (net)              8.4037              0.0000     0.6164 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.6164 r
  core/be/wb_pkt[60] (net)                              8.4037              0.0000     0.6164 r
  core/be/icc_place136/INP (NBUFFX8)                              0.0489    0.0000 &   0.6164 r
  core/be/icc_place136/Z (NBUFFX8)                                0.0449    0.0792 @   0.6956 r
  core/be/n250 (net)                            3      27.7120              0.0000     0.6956 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6956 r
  core/be/be_checker/wb_pkt_i[60] (net)                27.7120              0.0000     0.6956 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6956 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      27.7120              0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6956 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  27.7120     0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  27.7120   0.0000     0.6956 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0325  -0.0014 @   0.6942 r d 
  data arrival time                                                                    0.6942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1469   0.0000   0.3995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0484   0.2126     0.6121 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  10.5017     0.0000     0.6121 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.6121 f
  core/be/be_calculator/commit_pkt_o[98] (net)         10.5017              0.0000     0.6121 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.6121 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  10.5017           0.0000     0.6121 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0484   0.0001 &   0.6122 f
  data arrival time                                                                    0.6122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0113     0.4138
  data required time                                                                   0.4138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4138
  data arrival time                                                                   -0.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1471   0.0000   0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0485   0.2127     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  10.5474     0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.6116 f
  core/be/be_calculator/commit_pkt_o[101] (net)        10.5474              0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  10.5474           0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0485   0.0001 &   0.6116 f
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0113     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1597   0.0000   0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0480   0.2135     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  10.3525     0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.6293 f
  core/be/be_calculator/commit_pkt_o[74] (net)         10.3525              0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  10.3525           0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0480   0.0001 &   0.6294 f
  data arrival time                                                                    0.6294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0124     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.6294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_331_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.1465   0.0000   0.3990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0494   0.2132     0.6122 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (net)     4  10.9273     0.0000     0.6122 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (bsg_dff_width_p415_0)   0.0000     0.6122 f
  core/be/be_calculator/commit_pkt_o[109] (net)        10.9273              0.0000     0.6122 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (bsg_dff_width_p415_0)   0.0000     0.6122 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (net)  10.9273           0.0000     0.6122 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/D (DFFX1)   0.0494   0.0001 &   0.6123 f
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0033     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                         0.0111     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4385     0.4385
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0525   0.0000   0.4385 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0582   0.1840     0.6225 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  11.9235     0.0000     0.6225 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.6225 r
  core/be/be_calculator/wb_pkt_o[43] (net)             11.9235              0.0000     0.6225 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.6225 r
  core/be/wb_pkt[43] (net)                             11.9235              0.0000     0.6225 r
  core/be/icc_place141/INP (NBUFFX8)                              0.0582   -0.0014 &   0.6211 r
  core/be/icc_place141/Z (NBUFFX8)                                0.0472    0.0825 @   0.7036 r
  core/be/n255 (net)                            3      32.2337              0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.2337              0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2337              0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2337     0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2337   0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0342  -0.0071 @   0.6965 r d 
  data arrival time                                                                    0.6965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0525   0.0000   0.4389 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0573   0.1835     0.6224 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  11.5826     0.0000     0.6224 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.6224 r
  core/be/be_calculator/wb_pkt_o[63] (net)             11.5826              0.0000     0.6224 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.6224 r
  core/be/wb_pkt[63] (net)                             11.5826              0.0000     0.6224 r
  core/be/icc_place142/INP (NBUFFX8)                              0.0573    0.0002 &   0.6225 r
  core/be/icc_place142/Z (NBUFFX8)                                0.0442    0.0811 @   0.7036 r
  core/be/n256 (net)                            3      26.6774              0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[63] (net)                26.6774              0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      26.6774              0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  26.6774     0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  26.6774   0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0320  -0.0086 @   0.6950 r d 
  data arrival time                                                                    0.6950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0491   0.2142     0.6312 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  10.8402     0.0000     0.6312 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.6312 f
  core/be/be_calculator/commit_pkt_o[86] (net)         10.8402              0.0000     0.6312 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.6312 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  10.8402           0.0000     0.6312 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0491   0.0000 &   0.6312 f
  data arrival time                                                                    0.6312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.4198 r
  library hold time                                                         0.0121     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.6312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0525   0.0000   0.4371 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0538   0.2024     0.6395 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     4  12.9326     0.0000     0.6395 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.6395 f
  core/be/be_calculator/wb_pkt_o[51] (net)             12.9326              0.0000     0.6395 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.6395 f
  core/be/wb_pkt[51] (net)                             12.9326              0.0000     0.6395 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6395 f
  core/be/be_checker/wb_pkt_i[51] (net)                12.9326              0.0000     0.6395 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6395 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      12.9326              0.0000     0.6395 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6395 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  12.9326     0.0000     0.6395 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[51] (bsg_dff_width_p68_0)   0.0000   0.6395 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[51] (net)  12.9326   0.0000   0.6395 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_/D (DFFX1)   0.0538   0.0001 &   0.6396 f
  data arrival time                                                                    0.6396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4442     0.4442
  clock reconvergence pessimism                                            -0.0033     0.4409
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_/CLK (DFFX1)   0.0000   0.4409 r
  library hold time                                                        -0.0009     0.4400
  data required time                                                                   0.4400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4400
  data arrival time                                                                   -0.6396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1470   0.0000   0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0505   0.2141     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  11.4494     0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.6130 f
  core/be/be_calculator/commit_pkt_o[100] (net)        11.4494              0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  11.4494           0.0000     0.6130 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0505  -0.0008 &   0.6122 f
  data arrival time                                                                    0.6122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4017
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0108     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1470   0.0000   0.3991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0496   0.2134     0.6125 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  11.0142     0.0000     0.6125 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.6125 f
  core/be/be_calculator/commit_pkt_o[108] (net)        11.0142              0.0000     0.6125 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.6125 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  11.0142           0.0000     0.6125 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0496   0.0001 &   0.6125 f
  data arrival time                                                                    0.6125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0111     0.4128
  data required time                                                                   0.4128
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4128
  data arrival time                                                                   -0.6125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1465   0.0000   0.3986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0501   0.2138     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  11.2706     0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.6123 f
  core/be/be_calculator/commit_pkt_o[103] (net)        11.2706              0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  11.2706           0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0501   0.0000 &   0.6124 f
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0033     0.4017
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0109     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)   0.1470   0.0000   0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/Q (DFFX1)   0.0544   0.2167     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (net)     3  13.1865     0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[152] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/commit_pkt_o[57] (net)         13.1865              0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[235] (net)  13.1865           0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/D (DFFX1)   0.0544  -0.0045 &   0.6119 f
  data arrival time                                                                    0.6119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0033     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)          0.0000     0.4021 r
  library hold time                                                         0.0099     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.6119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1465   0.0000   0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0509   0.2143     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  11.6112     0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.6132 f
  core/be/be_calculator/commit_pkt_o[107] (net)        11.6112              0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  11.6112           0.0000     0.6132 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0509  -0.0008 &   0.6124 f
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0107     0.4125
  data required time                                                                   0.4125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4125
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3985     0.3985
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)   0.1465   0.0000   0.3985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)   0.0540   0.2164     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)     3  13.0114     0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/commit_pkt_o[67] (net)         13.0114              0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (bsg_dff_width_p415_0)   0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (net)  13.0114           0.0000     0.6149 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)   0.0540  -0.0032 &   0.6117 f
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0099     0.4118
  data required time                                                                   0.4118
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4118
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.1603   0.0000   0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0488   0.2140     0.6303 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)     4  10.6959     0.0000     0.6303 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (bsg_dff_width_p415_0)   0.0000     0.6303 f
  core/be/be_calculator/commit_pkt_o[76] (net)         10.6959              0.0000     0.6303 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (bsg_dff_width_p415_0)   0.0000     0.6303 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (net)  10.6959           0.0000     0.6303 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)   0.0488   0.0001 &   0.6304 f
  data arrival time                                                                    0.6304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                         0.0122     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.6304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4385     0.4385
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0525   0.0000   0.4385 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0582   0.1840     0.6225 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  11.9235     0.0000     0.6225 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.6225 r
  core/be/be_calculator/wb_pkt_o[43] (net)             11.9235              0.0000     0.6225 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.6225 r
  core/be/wb_pkt[43] (net)                             11.9235              0.0000     0.6225 r
  core/be/icc_place141/INP (NBUFFX8)                              0.0582   -0.0014 &   0.6211 r
  core/be/icc_place141/Z (NBUFFX8)                                0.0472    0.0825 @   0.7036 r
  core/be/n255 (net)                            3      32.2337              0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.7036 r
  core/be/be_checker/wb_pkt_i[43] (net)                32.2337              0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.7036 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      32.2337              0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  32.2337     0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  32.2337   0.0000     0.7036 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0343  -0.0077 @   0.6960 r d 
  data arrival time                                                                    0.6960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3920     0.3920
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1399   0.0000   0.3920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0499   0.2130     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  11.1563     0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.6051 f
  core/be/be_calculator/commit_pkt_o[81] (net)         11.1563              0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  11.1563           0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0499   0.0001 &   0.6052 f
  data arrival time                                                                    0.6052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0033     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0105     0.4050
  data required time                                                                   0.4050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4050
  data arrival time                                                                   -0.6052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0525   0.0000   0.4391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0384   0.1914     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   6.0979     0.0000     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.6305 f
  core/be/be_calculator/wb_pkt_o[42] (net)              6.0979              0.0000     0.6305 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.6305 f
  core/be/wb_pkt[42] (net)                              6.0979              0.0000     0.6305 f
  core/be/icc_place70/INP (NBUFFX16)                              0.0384    0.0000 &   0.6305 f
  core/be/icc_place70/Z (NBUFFX16)                                0.0397    0.0711 @   0.7016 f
  core/be/n149 (net)                            5      41.5788              0.0000     0.7016 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.7016 f
  core/be/be_checker/wb_pkt_i[42] (net)                41.5788              0.0000     0.7016 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.7016 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      41.5788              0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.7016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  41.5788     0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  41.5788   0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0397  -0.0037 @   0.6979 f d 
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)   0.1243   0.0000    0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/Q (DFFX1)   0.0687    0.2237     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[22] (net)     5  19.5220      0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[22] (bsg_dff_width_p415_0)    0.0000     0.6284 f
  core/be/be_calculator/calc_status_o[4] (net)         19.5220              0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[105] (bsg_dff_width_p415_0)   0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[105] (net)  19.5220           0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/D (DFFX1)   0.0687   0.0003 &   0.6288 f
  data arrival time                                                                    0.6288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4238     0.4238
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/CLK (DFFX1)          0.0000     0.4202 r
  library hold time                                                         0.0078     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.6288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1243   0.0000    0.4051 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0319    0.1792     0.5843 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.2317      0.0000     0.5843 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5843 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.2317    0.0000     0.5843 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5843 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.2317            0.0000     0.5843 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0319    0.0000 &   0.5843 r
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                        -0.0244     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1465   0.0000   0.3990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0521   0.2151     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  12.1333     0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/commit_pkt_o[105] (net)        12.1333              0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  12.1333           0.0000     0.6141 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0521  -0.0011 &   0.6130 f
  data arrival time                                                                    0.6130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0033     0.4017
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0104     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0319    0.1792     0.5845 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.2255      0.0000     0.5845 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5845 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.2255    0.0000     0.5845 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5845 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.2255            0.0000     0.5845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0319    0.0000 &   0.5845 r
  data arrival time                                                                    0.5845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4080 r
  library hold time                                                        -0.0244     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0525   0.0000   0.4371 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0624   0.1863     0.6234 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     4  13.5173     0.0000     0.6234 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.6234 r
  core/be/be_calculator/wb_pkt_o[51] (net)             13.5173              0.0000     0.6234 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.6234 r
  core/be/wb_pkt[51] (net)                             13.5173              0.0000     0.6234 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6234 r
  core/be/be_checker/wb_pkt_i[51] (net)                13.5173              0.0000     0.6234 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6234 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      13.5173              0.0000     0.6234 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6234 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  13.5173     0.0000     0.6234 r
  core/be/be_checker/scheduler/int_regfile/icc_place75/INP (NBUFFX8)   0.0624   0.0001 &   0.6236 r
  core/be/be_checker/scheduler/int_regfile/icc_place75/Z (NBUFFX8)   0.0435   0.0817 @   0.7052 r
  core/be/be_checker/scheduler/int_regfile/n156 (net)     2  24.1763        0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.1763   0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0315  -0.0070 @   0.6983 r d 
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0320    0.1792     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.2633      0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5846 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.2633    0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.2633            0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0320    0.0000 &   0.5846 r
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4080 r
  library hold time                                                        -0.0244     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1243   0.0000   0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0319   0.1792     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.2232     0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5844 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.2232              0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.2232           0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0319   0.0000 &   0.5844 r
  data arrival time                                                                    0.5844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                            -0.0035     0.4077
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.4077 r
  library hold time                                                        -0.0244     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.5844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1243   0.0000     0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0320    0.1792     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.2648       0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5846 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.2648              0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.2648            0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0320    0.0000 &   0.5846 r
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                        -0.0244     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.1596   0.0000   0.4153 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0510   0.2155     0.6308 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (net)     4  11.6885     0.0000     0.6308 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (bsg_dff_width_p415_0)   0.0000     0.6308 f
  core/be/be_calculator/commit_pkt_o[80] (net)         11.6885              0.0000     0.6308 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (bsg_dff_width_p415_0)   0.0000     0.6308 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (net)  11.6885           0.0000     0.6308 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/D (DFFX1)   0.0510  -0.0007 &   0.6301 f
  data arrival time                                                                    0.6301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                            -0.0035     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)          0.0000     0.4173 r
  library hold time                                                         0.0117     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.6301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1220   0.0000    0.3965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0323    0.1791     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.3899      0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5756 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.3899             0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.3899           0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0323   0.0000 &   0.5757 r
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  clock reconvergence pessimism                                            -0.0035     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3990 r
  library hold time                                                        -0.0246     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0525   0.0000   0.4391 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0384   0.1914     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   6.0979     0.0000     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.6305 f
  core/be/be_calculator/wb_pkt_o[42] (net)              6.0979              0.0000     0.6305 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.6305 f
  core/be/wb_pkt[42] (net)                              6.0979              0.0000     0.6305 f
  core/be/icc_place70/INP (NBUFFX16)                              0.0384    0.0000 &   0.6305 f
  core/be/icc_place70/Z (NBUFFX16)                                0.0397    0.0711 @   0.7016 f
  core/be/n149 (net)                            5      41.5788              0.0000     0.7016 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.7016 f
  core/be/be_checker/wb_pkt_i[42] (net)                41.5788              0.0000     0.7016 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.7016 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      41.5788              0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.7016 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  41.5788     0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  41.5788   0.0000     0.7016 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0397  -0.0044 @   0.6972 f d 
  data arrival time                                                                    0.6972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0439    0.1871     0.5918 r
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.5544       0.0000     0.5918 r
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5918 r
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.5544          0.0000     0.5918 r
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5918 r
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.5544            0.0000     0.5918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0439    0.0001 &   0.5919 r
  data arrival time                                                                    0.5919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.4187 r
  library hold time                                                        -0.0283     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.5919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)   0.1471   0.0000   0.3991 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/Q (DFFX1)   0.0514   0.2147     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (net)     3  11.8317     0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_o[164] (bsg_dff_width_p415_0)   0.0000     0.6138 f
  core/be/be_calculator/commit_pkt_o[69] (net)         11.8317              0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (bsg_dff_width_p415_0)   0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_i[247] (net)  11.8317           0.0000     0.6138 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/D (DFFX1)   0.0514   0.0002 &   0.6139 f
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0106     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0465    0.1888     0.5936 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   7.4712       0.0000     0.5936 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5936 r
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   7.4712             0.0000     0.5936 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5936 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   7.4712            0.0000     0.5936 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0465   -0.0011 &   0.5925 r
  data arrival time                                                                    0.5925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                            -0.0035     0.4201
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.4201 r
  library hold time                                                        -0.0292     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.5925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0422   0.1944     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   7.7402     0.0000     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.6320 f
  core/be/be_calculator/wb_pkt_o[62] (net)              7.7402              0.0000     0.6320 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.6320 f
  core/be/wb_pkt[62] (net)                              7.7402              0.0000     0.6320 f
  core/be/icc_place137/INP (NBUFFX8)                              0.0422    0.0000 &   0.6320 f
  core/be/icc_place137/Z (NBUFFX8)                                0.0393    0.0730 @   0.7050 f
  core/be/n251 (net)                            3      26.6622              0.0000     0.7050 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.7050 f
  core/be/be_checker/wb_pkt_i[62] (net)                26.6622              0.0000     0.7050 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.7050 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      26.6622              0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.7050 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  26.6622     0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  26.6622   0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0284  -0.0060 @   0.6990 f d 
  data arrival time                                                                    0.6990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1220   0.0000    0.3993 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0327    0.1794     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.5361      0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5787 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.5361              0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.5361           0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0327   0.0000 &   0.5788 r
  data arrival time                                                                    0.5788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0035     0.4020
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.4020 r
  library hold time                                                        -0.0248     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0525   0.0000   0.4371 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0624   0.1863     0.6234 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     4  13.5173     0.0000     0.6234 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.6234 r
  core/be/be_calculator/wb_pkt_o[51] (net)             13.5173              0.0000     0.6234 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.6234 r
  core/be/wb_pkt[51] (net)                             13.5173              0.0000     0.6234 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6234 r
  core/be/be_checker/wb_pkt_i[51] (net)                13.5173              0.0000     0.6234 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6234 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      13.5173              0.0000     0.6234 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6234 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  13.5173     0.0000     0.6234 r
  core/be/be_checker/scheduler/int_regfile/icc_place75/INP (NBUFFX8)   0.0624   0.0001 &   0.6236 r
  core/be/be_checker/scheduler/int_regfile/icc_place75/Z (NBUFFX8)   0.0435   0.0817 @   0.7052 r
  core/be/be_checker/scheduler/int_regfile/n156 (net)     2  24.1763        0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.1763   0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0315  -0.0078 @   0.6974 r d 
  data arrival time                                                                    0.6974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1220   0.0000    0.3995 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0326    0.1793     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.4751      0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5788 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.4751              0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.4751            0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0326    0.0000 &   0.5788 r
  data arrival time                                                                    0.5788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0035     0.4019
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.4019 r
  library hold time                                                        -0.0247     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1596   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0532   0.2170     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  12.6641     0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.6330 f
  core/be/be_calculator/commit_pkt_o[73] (net)         12.6641              0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  12.6641           0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0532  -0.0005 &   0.6326 f
  data arrival time                                                                    0.6326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.4197 r
  library hold time                                                         0.0111     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.6326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1243   0.0000    0.4053 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0328    0.1798     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.5612      0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5851 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.5612    0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.5612           0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0328   0.0000 &   0.5851 r
  data arrival time                                                                    0.5851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                            -0.0035     0.4080
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.4080 r
  library hold time                                                        -0.0247     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.5851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)   0.1465   0.0000   0.3988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/Q (DFFX1)   0.0538   0.2163     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (net)     3  12.9142     0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[161] (bsg_dff_width_p415_0)   0.0000     0.6151 f
  core/be/be_calculator/commit_pkt_o[66] (net)         12.9142              0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (bsg_dff_width_p415_0)   0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[244] (net)  12.9142           0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/D (DFFX1)   0.0538  -0.0012 &   0.6138 f
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0033     0.4017
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0100     0.4117
  data required time                                                                   0.4117
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4117
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1243   0.0000     0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0460    0.1885     0.5933 r
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   7.2926       0.0000     0.5933 r
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5933 r
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   7.2926            0.0000     0.5933 r
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5933 r
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   7.2926            0.0000     0.5933 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0460    0.0001 &   0.5934 r
  data arrival time                                                                    0.5934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.4202 r
  library hold time                                                        -0.0290     0.3911
  data required time                                                                   0.3911
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3911
  data arrival time                                                                   -0.5934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1243   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0333    0.1801     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.7427      0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5854 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.7427              0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.7427           0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0333   0.0000 &   0.5854 r
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4079 r
  library hold time                                                        -0.0248     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1394   0.0000    0.3926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0319    0.1807     0.5733 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.2355      0.0000     0.5733 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5733 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.2355              0.0000     0.5733 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5733 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.2355           0.0000     0.5733 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0319   0.0000 &   0.5733 r
  data arrival time                                                                    0.5733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                        -0.0244     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3946     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1241   0.0000    0.3946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0329    0.1798     0.5744 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.5800      0.0000     0.5744 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5744 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.5800              0.0000     0.5744 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5744 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.5800           0.0000     0.5744 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0329   0.0000 &   0.5744 r
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  clock reconvergence pessimism                                            -0.0035     0.3967
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3967 r
  library hold time                                                        -0.0247     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1220   0.0000     0.3980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0319    0.1789     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.2419       0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5769 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.2419             0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.2419            0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0319    0.0000 &   0.5769 r
  data arrival time                                                                    0.5769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  clock reconvergence pessimism                                            -0.0035     0.3990
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3990 r
  library hold time                                                        -0.0245     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.5769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1348    0.0000     0.4180 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0327    0.1808     0.5989 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.5322        0.0000     0.5989 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5989 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.5322              0.0000     0.5989 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5989 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.5322             0.0000     0.5989 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0327    0.0000 &   0.5989 r
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                        -0.0246     0.3964
  data required time                                                                   0.3964
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3964
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3943     0.3943
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1241   0.0000    0.3943 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0333    0.1801     0.5743 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.7245      0.0000     0.5743 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5743 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.7245              0.0000     0.5743 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5743 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.7245           0.0000     0.5743 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0333   0.0000 &   0.5743 r
  data arrival time                                                                    0.5743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  clock reconvergence pessimism                                            -0.0035     0.3967
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3967 r
  library hold time                                                        -0.0248     0.3719
  data required time                                                                   0.3719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3719
  data arrival time                                                                   -0.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1394   0.0000    0.3926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0318    0.1806     0.5732 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.2147      0.0000     0.5732 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5732 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.2147              0.0000     0.5732 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5732 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.2147           0.0000     0.5732 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0318   0.0000 &   0.5732 r
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3950 r
  library hold time                                                        -0.0244     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1446   0.0000   0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0327   0.1816     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.5362     0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5961 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.5362   0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.5362           0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0327   0.0000 &   0.5961 r
  data arrival time                                                                    0.5961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                        -0.0247     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.5961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0525   0.0000   0.4396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0881   0.1995     0.6391 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     4  23.2493     0.0000     0.6391 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.6391 r
  core/be/be_calculator/wb_pkt_o[9] (net)              23.2493              0.0000     0.6391 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)             0.0000     0.6391 r
  core/be/wb_pkt[9] (net)                              23.2493              0.0000     0.6391 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)                   0.0000     0.6391 r
  core/be/be_checker/wb_pkt_i[9] (net)                 23.2493              0.0000     0.6391 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)           0.0000     0.6391 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       23.2493              0.0000     0.6391 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)   0.0000   0.6391 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  23.2493      0.0000     0.6391 r
  core/be/be_checker/scheduler/int_regfile/icc_place79/INP (NBUFFX2)   0.0881  -0.0052 &   0.6339 r
  core/be/be_checker/scheduler/int_regfile/icc_place79/Z (NBUFFX2)   0.0444   0.0728   0.7067 r
  core/be/be_checker/scheduler/int_regfile/n160 (net)     2  15.7372        0.0000     0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  15.7372    0.0000     0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[9] (saed90_64x32_2P)   0.0444  -0.0067 &   0.7000 r d 
  data arrival time                                                                    0.7000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  core/be/be_calculator/comp_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1494   0.0000   0.4254 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0770   0.2076     0.6329 r
  core/be/be_calculator/comp_stage_reg/data_o[211] (net)     3  19.1184     0.0000     0.6329 r
  core/be/be_calculator/comp_stage_reg/data_o[211] (bsg_dff_width_p320_0)   0.0000     0.6329 r
  core/be/be_calculator/wb_pkt_o[19] (net)             19.1184              0.0000     0.6329 r
  core/be/be_calculator/wb_pkt_o[19] (bp_be_calculator_top_02_0)            0.0000     0.6329 r
  core/be/wb_pkt[19] (net)                             19.1184              0.0000     0.6329 r
  core/be/icc_place146/INP (NBUFFX8)                              0.0770   -0.0098 &   0.6231 r
  core/be/icc_place146/Z (NBUFFX8)                                0.0445    0.0859 @   0.7090 r
  core/be/n261 (net)                            3      25.3475              0.0000     0.7090 r
  core/be/be_checker/wb_pkt_i[19] (bp_be_checker_top_02_0)                  0.0000     0.7090 r
  core/be/be_checker/wb_pkt_i[19] (net)                25.3475              0.0000     0.7090 r
  core/be/be_checker/scheduler/wb_pkt_i[19] (bp_be_scheduler_02_0)          0.0000     0.7090 r
  core/be/be_checker/scheduler/wb_pkt_i[19] (net)      25.3475              0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[19] (bp_be_regfile_02_0)   0.0000   0.7090 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[19] (net)  25.3475     0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[19] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[19] (net)  25.3475   0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[19] (saed90_64x32_2P)   0.0321  -0.0090 @   0.7001 r d 
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0321    0.1804     0.5993 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.3153        0.0000     0.5993 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5993 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.3153              0.0000     0.5993 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5993 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.3153             0.0000     0.5993 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0321    0.0000 &   0.5993 r
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                        -0.0244     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0422   0.1944     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3   7.7402     0.0000     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.6320 f
  core/be/be_calculator/wb_pkt_o[62] (net)              7.7402              0.0000     0.6320 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.6320 f
  core/be/wb_pkt[62] (net)                              7.7402              0.0000     0.6320 f
  core/be/icc_place137/INP (NBUFFX8)                              0.0422    0.0000 &   0.6320 f
  core/be/icc_place137/Z (NBUFFX8)                                0.0393    0.0730 @   0.7050 f
  core/be/n251 (net)                            3      26.6622              0.0000     0.7050 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.7050 f
  core/be/be_checker/wb_pkt_i[62] (net)                26.6622              0.0000     0.7050 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.7050 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      26.6622              0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.7050 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  26.6622     0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  26.6622   0.0000     0.7050 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0285  -0.0064 @   0.6986 f d 
  data arrival time                                                                    0.6986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0319    0.1811     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.2498      0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5974 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.2498    0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.2498            0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0319    0.0000 &   0.5974 r
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4191 r
  library hold time                                                        -0.0245     0.3947
  data required time                                                                   0.3947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3947
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1446   0.0000   0.4162 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0320   0.1811     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.2642     0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5974 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.2642    0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.2642           0.0000     0.5974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0320   0.0000 &   0.5974 r
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                        -0.0245     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1495   0.0000   0.4265 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0817   0.2100     0.6364 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     4  20.9074     0.0000     0.6364 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.6364 r
  core/be/be_calculator/wb_pkt_o[5] (net)              20.9074              0.0000     0.6364 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.6364 r
  core/be/wb_pkt[5] (net)                              20.9074              0.0000     0.6364 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6364 r
  core/be/be_checker/wb_pkt_i[5] (net)                 20.9074              0.0000     0.6364 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6364 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       20.9074              0.0000     0.6364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  20.9074      0.0000     0.6364 r
  core/be/be_checker/scheduler/int_regfile/icc_place56/INP (NBUFFX2)   0.0817  -0.0033 &   0.6332 r
  core/be/be_checker/scheduler/int_regfile/icc_place56/Z (NBUFFX2)   0.0452   0.0723   0.7054 r
  core/be/be_checker/scheduler/int_regfile/n137 (net)     2  16.7551        0.0000     0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  16.7551    0.0000     0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)   0.0452  -0.0052 &   0.7002 r d 
  data arrival time                                                                    0.7002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0319    0.1810     0.5973 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.2189      0.0000     0.5973 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5973 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.2189   0.0000     0.5973 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5973 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.2189           0.0000     0.5973 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0319   0.0000 &   0.5973 r
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                        -0.0244     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1446   0.0000    0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0326    0.1816     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.5001      0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5961 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.5001   0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.5001           0.0000     0.5961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0326   0.0000 &   0.5961 r
  data arrival time                                                                    0.5961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                        -0.0247     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.5961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0324    0.1810     0.5736 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.4102      0.0000     0.5736 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5736 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.4102              0.0000     0.5736 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5736 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.4102           0.0000     0.5736 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0324   0.0000 &   0.5737 r
  data arrival time                                                                    0.5737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3985     0.3985
  clock reconvergence pessimism                                            -0.0033     0.3952
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3952 r
  library hold time                                                        -0.0245     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1446   0.0000    0.4146 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0320    0.1812     0.5958 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.2807      0.0000     0.5958 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5958 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.2807   0.0000     0.5958 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5958 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.2807           0.0000     0.5958 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0320   0.0000 &   0.5958 r
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                            -0.0035     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.4173 r
  library hold time                                                        -0.0245     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1470   0.0000    0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0318    0.1812     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.1793      0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5807 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.1793              0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.1793           0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0318   0.0000 &   0.5808 r
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0033     0.4022
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.4022 r
  library hold time                                                        -0.0245     0.3778
  data required time                                                                   0.3778
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3778
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1446   0.0000    0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0327    0.1816     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.5243      0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5971 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.5243   0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.5243           0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0327   0.0000 &   0.5971 r
  data arrival time                                                                    0.5971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                        -0.0247     0.3940
  data required time                                                                   0.3940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3940
  data arrival time                                                                   -0.5971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1243   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0341    0.1807     0.5859 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.0404      0.0000     0.5859 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5859 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.0404    0.0000     0.5859 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5859 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.0404            0.0000     0.5859 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0341    0.0000 &   0.5859 r
  data arrival time                                                                    0.5859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                            -0.0035     0.4079
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4079 r
  library hold time                                                        -0.0251     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0333    0.1812     0.6001 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.7573        0.0000     0.6001 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6001 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.7573              0.0000     0.6001 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6001 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.7573             0.0000     0.6001 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0333    0.0000 &   0.6001 r
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4218 r
  library hold time                                                        -0.0248     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0330   0.1814   0.5738 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.6374   0.0000   0.5738 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5738 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.6374      0.0000     0.5738 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5738 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.6374   0.0000   0.5738 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0330   0.0000 &   0.5738 r
  data arrival time                                                                    0.5738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3953 r
  library hold time                                                        -0.0247     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1602   0.0000   0.4167 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0521   0.2163     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  12.1500     0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.6330 f
  core/be/be_calculator/commit_pkt_o[72] (net)         12.1500              0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  12.1500           0.0000     0.6330 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0521   0.0001 &   0.6331 f
  data arrival time                                                                    0.6331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0114     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.6331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0323    0.1815     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.3737      0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5799 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.3737              0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.3737           0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0323   0.0000 &   0.5799 r
  data arrival time                                                                    0.5799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                            -0.0033     0.4012
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4012 r
  library hold time                                                        -0.0246     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)   0.1445   0.0000   0.4140 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/Q (DFFX1)   0.0560   0.2176     0.6317 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (net)     3  13.9003     0.0000     0.6317 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (bsg_dff_width_p415_0)   0.0000     0.6317 f
  core/be/be_calculator/commit_pkt_o[15] (net)         13.9003              0.0000     0.6317 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (bsg_dff_width_p415_0)   0.0000     0.6317 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (net)  13.9003           0.0000     0.6317 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/D (DFFX1)   0.0560  -0.0019 &   0.6297 f
  data arrival time                                                                    0.6297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                            -0.0035     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)          0.0000     0.4170 r
  library hold time                                                         0.0093     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.6297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1394   0.0000   0.3925 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0333   0.1816   0.5740 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.7325   0.0000   0.5740 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5740 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.7325      0.0000     0.5740 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5740 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.7325   0.0000   0.5740 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0333  -0.0004 &   0.5736 r
  data arrival time                                                                    0.5736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3950 r
  library hold time                                                        -0.0248     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1243   0.0000     0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0485    0.1899     0.5946 r
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   8.2447       0.0000     0.5946 r
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5946 r
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    8.2447              0.0000     0.5946 r
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5946 r
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   8.2447            0.0000     0.5946 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0485   -0.0009 &   0.5938 r
  data arrival time                                                                    0.5938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                            -0.0035     0.4202
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.4202 r
  library hold time                                                        -0.0298     0.3904
  data required time                                                                   0.3904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3904
  data arrival time                                                                   -0.5938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1597   0.0000   0.4165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0330   0.1830   0.5996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.6326   0.0000   0.5996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5996 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.6326      0.0000     0.5996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.6326   0.0000   0.5996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0330   0.0000 &   0.5996 r
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                            -0.0035     0.4211
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4211 r
  library hold time                                                        -0.0250     0.3961
  data required time                                                                   0.3961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3961
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0328    0.1818     0.5802 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.5421      0.0000     0.5802 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5802 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.5421              0.0000     0.5802 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5802 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.5421           0.0000     0.5802 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0328   0.0000 &   0.5802 r
  data arrival time                                                                    0.5802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                        -0.0248     0.3767
  data required time                                                                   0.3767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3767
  data arrival time                                                                   -0.5802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1446   0.0000    0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0325    0.1815     0.5972 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.4394      0.0000     0.5972 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5972 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.4394    0.0000     0.5972 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5972 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.4394           0.0000     0.5972 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0325   0.0000 &   0.5972 r
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0246     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1602   0.0000   0.4166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0524   0.2165     0.6331 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  12.2886     0.0000     0.6331 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.6331 f
  core/be/be_calculator/commit_pkt_o[71] (net)         12.2886              0.0000     0.6331 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.6331 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  12.2886           0.0000     0.6331 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0524   0.0001 &   0.6332 f
  data arrival time                                                                    0.6332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0113     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.6332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1446   0.0000    0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0328    0.1816     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.5428      0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5971 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.5428    0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.5428           0.0000     0.5971 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0328   0.0000 &   0.5971 r
  data arrival time                                                                    0.5971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                        -0.0247     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.5971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0339    0.1816     0.6004 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.9620        0.0000     0.6004 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.6004 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.9620              0.0000     0.6004 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.6004 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.9620              0.0000     0.6004 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0339    0.0000 &   0.6004 r
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.4218 r
  library hold time                                                        -0.0249     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1348   0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0339    0.1816     0.6005 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.9699       0.0000     0.6005 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.6005 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.9699              0.0000     0.6005 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.6005 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.9699             0.0000     0.6005 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0339    0.0000 &   0.6005 r
  data arrival time                                                                    0.6005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.4218 r
  library hold time                                                        -0.0249     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1671   0.0000   0.4315 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0319   0.1829     0.6144 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.2357     0.0000     0.6144 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6144 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.2357          0.0000     0.6144 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6144 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.2357           0.0000     0.6144 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0319   0.0000 &   0.6144 r
  data arrival time                                                                    0.6144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4388     0.4388
  clock reconvergence pessimism                                            -0.0033     0.4355
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4355 r
  library hold time                                                        -0.0248     0.4107
  data required time                                                                   0.4107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4107
  data arrival time                                                                   -0.6144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1348   0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0339    0.1816     0.5997 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.9648       0.0000     0.5997 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5997 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.9648              0.0000     0.5997 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5997 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.9648             0.0000     0.5997 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0339    0.0000 &   0.5998 r
  data arrival time                                                                    0.5998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.4210 r
  library hold time                                                        -0.0249     0.3960
  data required time                                                                   0.3960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3960
  data arrival time                                                                   -0.5998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1446   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0326   0.1815     0.5976 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.4885     0.0000     0.5976 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5976 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.4885   0.0000     0.5976 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5976 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.4885           0.0000     0.5976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0326   0.0000 &   0.5976 r
  data arrival time                                                                    0.5976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                            -0.0035     0.4185
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.4185 r
  library hold time                                                        -0.0247     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.5976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0342   0.1822   0.5746 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.0785   0.0000   0.5746 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5746 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.0785      0.0000     0.5746 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5746 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.0785   0.0000   0.5746 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0342  -0.0010 &   0.5736 r
  data arrival time                                                                    0.5736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0033     0.3950
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3950 r
  library hold time                                                        -0.0251     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4396     0.4396
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0525   0.0000   0.4396 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0881   0.1995     0.6391 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     4  23.2493     0.0000     0.6391 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.6391 r
  core/be/be_calculator/wb_pkt_o[9] (net)              23.2493              0.0000     0.6391 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)             0.0000     0.6391 r
  core/be/wb_pkt[9] (net)                              23.2493              0.0000     0.6391 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)                   0.0000     0.6391 r
  core/be/be_checker/wb_pkt_i[9] (net)                 23.2493              0.0000     0.6391 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)           0.0000     0.6391 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       23.2493              0.0000     0.6391 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)   0.0000   0.6391 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  23.2493      0.0000     0.6391 r
  core/be/be_checker/scheduler/int_regfile/icc_place79/INP (NBUFFX2)   0.0881  -0.0052 &   0.6339 r
  core/be/be_checker/scheduler/int_regfile/icc_place79/Z (NBUFFX2)   0.0444   0.0728   0.7067 r
  core/be/be_checker/scheduler/int_regfile/n160 (net)     2  15.7372        0.0000     0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  15.7372    0.0000     0.7067 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[9] (saed90_64x32_2P)   0.0444  -0.0071 &   0.6996 r d 
  data arrival time                                                                    0.6996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  core/be/be_calculator/comp_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1494   0.0000   0.4254 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0770   0.2076     0.6329 r
  core/be/be_calculator/comp_stage_reg/data_o[211] (net)     3  19.1184     0.0000     0.6329 r
  core/be/be_calculator/comp_stage_reg/data_o[211] (bsg_dff_width_p320_0)   0.0000     0.6329 r
  core/be/be_calculator/wb_pkt_o[19] (net)             19.1184              0.0000     0.6329 r
  core/be/be_calculator/wb_pkt_o[19] (bp_be_calculator_top_02_0)            0.0000     0.6329 r
  core/be/wb_pkt[19] (net)                             19.1184              0.0000     0.6329 r
  core/be/icc_place146/INP (NBUFFX8)                              0.0770   -0.0098 &   0.6231 r
  core/be/icc_place146/Z (NBUFFX8)                                0.0445    0.0859 @   0.7090 r
  core/be/n261 (net)                            3      25.3475              0.0000     0.7090 r
  core/be/be_checker/wb_pkt_i[19] (bp_be_checker_top_02_0)                  0.0000     0.7090 r
  core/be/be_checker/wb_pkt_i[19] (net)                25.3475              0.0000     0.7090 r
  core/be/be_checker/scheduler/wb_pkt_i[19] (bp_be_scheduler_02_0)          0.0000     0.7090 r
  core/be/be_checker/scheduler/wb_pkt_i[19] (net)      25.3475              0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[19] (bp_be_regfile_02_0)   0.0000   0.7090 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[19] (net)  25.3475     0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[19] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[19] (net)  25.3475   0.0000     0.7090 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[19] (saed90_64x32_2P)   0.0322  -0.0094 @   0.6996 r d 
  data arrival time                                                                    0.6996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0329    0.1819     0.5813 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.5996      0.0000     0.5813 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5813 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.5996              0.0000     0.5813 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5813 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.5996           0.0000     0.5813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0329   0.0000 &   0.5813 r
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0033     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                        -0.0248     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1465   0.0000    0.3986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0328    0.1818     0.5804 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.5567      0.0000     0.5804 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5804 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.5567              0.0000     0.5804 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5804 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.5567           0.0000     0.5804 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0328   0.0000 &   0.5805 r
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  clock reconvergence pessimism                                            -0.0033     0.4014
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.4014 r
  library hold time                                                        -0.0248     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1465   0.0000    0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0330    0.1819     0.5808 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.6155      0.0000     0.5808 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5808 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.6155              0.0000     0.5808 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5808 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.6155           0.0000     0.5808 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0330   0.0000 &   0.5808 r
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                        -0.0248     0.3770
  data required time                                                                   0.3770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3770
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1348    0.0000     0.4188 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0342    0.1818     0.6006 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.0729        0.0000     0.6006 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.6006 r
  core/be/be_calculator/exc_stage_r[3] (net)            3.0729              0.0000     0.6006 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.6006 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.0729              0.0000     0.6006 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0342    0.0000 &   0.6006 r
  data arrival time                                                                    0.6006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.4218 r
  library hold time                                                        -0.0250     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1446   0.0000    0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0334    0.1821     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.7846      0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5975 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.7846   0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.7846           0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0334   0.0000 &   0.5975 r
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                            -0.0035     0.4185
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.4185 r
  library hold time                                                        -0.0249     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0332    0.1821     0.5815 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.7001      0.0000     0.5815 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5815 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.7001              0.0000     0.5815 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5815 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.7001           0.0000     0.5815 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0332   0.0000 &   0.5815 r
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0033     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4025 r
  library hold time                                                        -0.0249     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1570   0.0000   0.4180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0320   0.1821   0.6002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.2736   0.0000   0.6002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.6002 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.2736      0.0000     0.6002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.6002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.2736   0.0000   0.6002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0320   0.0000 &   0.6002 r
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.4209 r
  library hold time                                                        -0.0247     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1495   0.0000   0.4265 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0817   0.2100     0.6364 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     4  20.9074     0.0000     0.6364 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.6364 r
  core/be/be_calculator/wb_pkt_o[5] (net)              20.9074              0.0000     0.6364 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.6364 r
  core/be/wb_pkt[5] (net)                              20.9074              0.0000     0.6364 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6364 r
  core/be/be_checker/wb_pkt_i[5] (net)                 20.9074              0.0000     0.6364 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6364 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       20.9074              0.0000     0.6364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  20.9074      0.0000     0.6364 r
  core/be/be_checker/scheduler/int_regfile/icc_place56/INP (NBUFFX2)   0.0817  -0.0033 &   0.6332 r
  core/be/be_checker/scheduler/int_regfile/icc_place56/Z (NBUFFX2)   0.0452   0.0723   0.7054 r
  core/be/be_checker/scheduler/int_regfile/n137 (net)     2  16.7551        0.0000     0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  16.7551    0.0000     0.7054 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)   0.0452  -0.0057 &   0.6998 r d 
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1446   0.0000   0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0319   0.1811     0.5965 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.2224     0.0000     0.5965 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5965 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.2224    0.0000     0.5965 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5965 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.2224           0.0000     0.5965 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0319   0.0000 &   0.5965 r
  data arrival time                                                                    0.5965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                            -0.0035     0.4170
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.4170 r
  library hold time                                                        -0.0244     0.3925
  data required time                                                                   0.3925
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3925
  data arrival time                                                                   -0.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1446   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0321    0.1812     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.3142      0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5968 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.3142   0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.3142           0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0321   0.0000 &   0.5968 r
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                            -0.0035     0.4173
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.4173 r
  library hold time                                                        -0.0245     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1470   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0327    0.1818     0.5812 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.5214      0.0000     0.5812 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5812 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.5214              0.0000     0.5812 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5812 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.5214           0.0000     0.5812 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0327   0.0000 &   0.5812 r
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                            -0.0033     0.4019
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.4019 r
  library hold time                                                        -0.0247     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1446   0.0000    0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0331    0.1818     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.6477      0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5983 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.6477    0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.6477           0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0331   0.0000 &   0.5983 r
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                        -0.0248     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0322    0.1823     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.3339      0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.6002 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.3339              0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.3339           0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0322   0.0000 &   0.6002 r
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0247     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1465   0.0000    0.3986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0331    0.1820     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.6689      0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5807 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.6689              0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.6689           0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0331   0.0000 &   0.5807 r
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                        -0.0249     0.3766
  data required time                                                                   0.3766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3766
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1571   0.0000   0.4192 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0321   0.1822   0.6014 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.2916   0.0000   0.6014 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.6014 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.2916      0.0000     0.6014 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.6014 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.2916   0.0000   0.6014 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0321   0.0000 &   0.6014 r
  data arrival time                                                                    0.6014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                            -0.0035     0.4221
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.4221 r
  library hold time                                                        -0.0247     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1570   0.0000    0.4176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0323    0.1823     0.5999 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.3578      0.0000     0.5999 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5999 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.3578              0.0000     0.5999 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5999 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.3578           0.0000     0.5999 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0323   0.0000 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.4206 r
  library hold time                                                        -0.0248     0.3958
  data required time                                                                   0.3958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3958
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4149     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)   0.1446   0.0000   0.4149 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/Q (DFFX1)   0.0544   0.2165     0.6314 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (net)     3  13.1501     0.0000     0.6314 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (bsg_dff_width_p415_0)   0.0000     0.6314 f
  core/be/be_calculator/commit_pkt_o[3] (net)          13.1501              0.0000     0.6314 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (bsg_dff_width_p415_0)   0.0000     0.6314 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (net)  13.1501           0.0000     0.6314 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/D (DFFX1)   0.0544   0.0001 &   0.6315 f
  data arrival time                                                                    0.6315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                            -0.0035     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)          0.0000     0.4176 r
  library hold time                                                         0.0097     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.6315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1570   0.0000   0.4178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0322   0.1822   0.6001 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.3255   0.0000   0.6001 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.6001 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.3255      0.0000     0.6001 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.6001 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.3255   0.0000   0.6001 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0322   0.0000 &   0.6001 r
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4241     0.4241
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.4206 r
  library hold time                                                        -0.0247     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1394   0.0000   0.3924 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0340   0.1820   0.5744 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.9824   0.0000   0.5744 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5744 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.9824      0.0000     0.5744 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5744 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.9824   0.0000   0.5744 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0340   0.0000 &   0.5744 r
  data arrival time                                                                    0.5744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3953 r
  library hold time                                                        -0.0250     0.3703
  data required time                                                                   0.3703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3703
  data arrival time                                                                   -0.5744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1452   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0334    0.1821     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.7593      0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5977 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.7593   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.7593           0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0334   0.0000 &   0.5977 r
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0249     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1446   0.0000   0.4154 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0321   0.1812     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.3189     0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5966 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.3189   0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.3189           0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0321   0.0000 &   0.5966 r
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0035     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.4169 r
  library hold time                                                        -0.0245     0.3924
  data required time                                                                   0.3924
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3924
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1451   0.0000   0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0335   0.1822     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.8073     0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.8073   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.8073           0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0335   0.0000 &   0.5977 r
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0250     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1471   0.0000    0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0338    0.1826     0.5819 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.9311      0.0000     0.5819 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5819 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.9311              0.0000     0.5819 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5819 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.9311           0.0000     0.5819 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0338  -0.0006 &   0.5813 r
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0033     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.4021 r
  library hold time                                                        -0.0251     0.3770
  data required time                                                                   0.3770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3770
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1451   0.0000   0.4155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0335   0.1822     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.8002     0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.8002    0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.8002           0.0000     0.5977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0335   0.0000 &   0.5977 r
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0250     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1452   0.0000   0.4153 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0321   0.1813     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.3169     0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5966 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.3169    0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.3169           0.0000     0.5966 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0321   0.0000 &   0.5966 r
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0035     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.4169 r
  library hold time                                                        -0.0245     0.3923
  data required time                                                                   0.3923
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3923
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1571   0.0000    0.4193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0324    0.1824     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.4037      0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.6016 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.4037              0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.4037           0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0324   0.0000 &   0.6017 r
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                        -0.0248     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1465   0.0000    0.4000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0333    0.1821     0.5821 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.7321      0.0000     0.5821 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5821 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.7321              0.0000     0.5821 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5821 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.7321           0.0000     0.5821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0333   0.0000 &   0.5821 r
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0033     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.4027 r
  library hold time                                                        -0.0249     0.3778
  data required time                                                                   0.3778
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3778
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0322   0.1825   0.5993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.3295   0.0000   0.5993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5993 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.3295      0.0000     0.5993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.3295   0.0000   0.5993 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0322   0.0000 &   0.5993 r
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                        -0.0248     0.3950
  data required time                                                                   0.3950
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3950
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1469   0.0000    0.3996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0328    0.1818     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.5563      0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5814 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.5563              0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.5563           0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0328   0.0000 &   0.5814 r
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0033     0.4018
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                        -0.0248     0.3770
  data required time                                                                   0.3770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3770
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1570   0.0000    0.4184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0325    0.1824     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.4360      0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.6009 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.4360              0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.4360           0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0325   0.0000 &   0.6009 r
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4248     0.4248
  clock reconvergence pessimism                                            -0.0035     0.4213
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4213 r
  library hold time                                                        -0.0248     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1570   0.0000   0.4183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0332   0.1829   0.6012 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.6925   0.0000   0.6012 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.6012 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.6925      0.0000     0.6012 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.6012 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.6925   0.0000   0.6012 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0332   0.0000 &   0.6012 r
  data arrival time                                                                    0.6012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.4218 r
  library hold time                                                        -0.0250     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_103_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)   0.1243   0.0000    0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/Q (DFFX1)   0.0701    0.2245     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_o[20] (net)     5  20.1447      0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_o[20] (bsg_dff_width_p415_0)    0.0000     0.6293 f
  core/be/be_calculator/calc_status_o[2] (net)         20.1447              0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_i[103] (bsg_dff_width_p415_0)   0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_i[103] (net)  20.1447           0.0000     0.6293 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/D (DFFX1)   0.0701   0.0004 &   0.6296 f
  data arrival time                                                                    0.6296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                         0.0065     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.6296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1348    0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0361    0.1830     0.6011 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.7369        0.0000     0.6011 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6011 r
  core/be/be_calculator/exc_stage_r[2] (net)            3.7369              0.0000     0.6011 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6011 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.7369              0.0000     0.6011 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0361   -0.0014 &   0.5997 r
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4209 r
  library hold time                                                        -0.0256     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1570   0.0000    0.4184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0359    0.1847     0.6032 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   3.6726      0.0000     0.6032 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.6032 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   3.6726              0.0000     0.6032 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.6032 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   3.6726           0.0000     0.6032 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0359  -0.0031 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4249     0.4249
  clock reconvergence pessimism                                            -0.0035     0.4214
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4214 r
  library hold time                                                        -0.0259     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1394   0.0000    0.3927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0341    0.1821     0.5748 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.0140      0.0000     0.5748 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5748 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.0140              0.0000     0.5748 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5748 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.0140           0.0000     0.5748 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0341   0.0000 &   0.5748 r
  data arrival time                                                                    0.5748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0033     0.3953
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3953 r
  library hold time                                                        -0.0251     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.5748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0525   0.0000   0.4371 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0603   0.1852     0.6223 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  12.7297     0.0000     0.6223 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.6223 r
  core/be/be_calculator/wb_pkt_o[61] (net)             12.7297              0.0000     0.6223 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.6223 r
  core/be/wb_pkt[61] (net)                             12.7297              0.0000     0.6223 r
  core/be/icc_place135/INP (NBUFFX8)                              0.0603    0.0002 &   0.6225 r
  core/be/icc_place135/Z (NBUFFX8)                                0.0465    0.0828 @   0.7052 r
  core/be/n249 (net)                            3      30.7812              0.0000     0.7052 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.7052 r
  core/be/be_checker/wb_pkt_i[61] (net)                30.7812              0.0000     0.7052 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.7052 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.7812              0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.7812     0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.7812   0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0337  -0.0032 @   0.7020 r d 
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1602   0.0000   0.4166 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0327   0.1829   0.5994 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.5157   0.0000   0.5994 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5994 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.5157      0.0000     0.5994 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5994 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.5157   0.0000   0.5994 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0327   0.0000 &   0.5994 r
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                        -0.0249     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1635   0.0000   0.4096 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0388   0.2071   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   6.2757   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   6.2757      0.0000     0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   6.2757   0.0000   0.6167 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0388  -0.0032 &   0.6135 f
  data arrival time                                                                    0.6135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0033     0.3956
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3956 r
  library hold time                                                         0.0132     0.4088
  data required time                                                                   0.4088
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4088
  data arrival time                                                                   -0.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1671   0.0000   0.4070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0318   0.1828     0.5898 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.1852     0.0000     0.5898 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5898 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.1852          0.0000     0.5898 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5898 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.1852           0.0000     0.5898 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0318   0.0000 &   0.5898 r
  data arrival time                                                                    0.5898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                            -0.0033     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4099 r
  library hold time                                                        -0.0248     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.5898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1451   0.0000   0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0336   0.1822     0.5978 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.8327     0.0000     0.5978 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5978 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.8327   0.0000     0.5978 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5978 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.8327           0.0000     0.5978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0336   0.0000 &   0.5978 r
  data arrival time                                                                    0.5978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                            -0.0035     0.4181
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.4181 r
  library hold time                                                        -0.0250     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.5978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1279   0.0000   0.3817 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0397   0.1849   0.5666 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   5.0493   0.0000   0.5666 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p179_0)   0.0000   0.5666 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   5.0493            0.0000     0.5666 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5666 r
  core/be/be_checker/dispatch_pkt_o[53] (net)           5.0493              0.0000     0.5666 r
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5666 r
  core/be/dispatch_pkt[53] (net)                        5.0493              0.0000     0.5666 r
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5666 r
  core/be/be_calculator/dispatch_pkt_i[53] (net)        5.0493              0.0000     0.5666 r
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5666 r
  core/be/be_calculator/reservation_reg/data_i[53] (net)   5.0493           0.0000     0.5666 r
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0397   0.0000 &   0.5666 r
  data arrival time                                                                    0.5666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                            -0.0033     0.3887
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3887 r
  library hold time                                                        -0.0269     0.3619
  data required time                                                                   0.3619
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3619
  data arrival time                                                                   -0.5666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4145     0.4145
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1446   0.0000   0.4145 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0348   0.1830     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.2830     0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5975 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.2830   0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.2830           0.0000     0.5975 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0348   0.0000 &   0.5975 r
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                        -0.0254     0.3928
  data required time                                                                   0.3928
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3928
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1603   0.0000    0.4166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0323    0.1826     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.3858      0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5992 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.3858   0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.3858           0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0323   0.0000 &   0.5992 r
  data arrival time                                                                    0.5992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.4192 r
  library hold time                                                        -0.0248     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.5992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1446   0.0000    0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0341    0.1825     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.0294      0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5986 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.0294   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.0294           0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0341   0.0000 &   0.5987 r
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                        -0.0251     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1446   0.0000   0.4150 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0331   0.1819     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.6780     0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.6780   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.6780           0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0331   0.0000 &   0.5969 r
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                            -0.0035     0.4168
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.4168 r
  library hold time                                                        -0.0248     0.3919
  data required time                                                                   0.3919
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3919
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4196     0.4196
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1571   0.0000   0.4196 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0331   0.1829   0.6025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6600   0.0000   0.6025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.6025 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6600      0.0000     0.6025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.6025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6600   0.0000   0.6025 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0331   0.0000 &   0.6025 r
  data arrival time                                                                    0.6025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0035     0.4226
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                        -0.0250     0.3975
  data required time                                                                   0.3975
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3975
  data arrival time                                                                   -0.6025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1446   0.0000   0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0338   0.1824     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.9294     0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5982 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.9294   0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.9294           0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0338   0.0000 &   0.5982 r
  data arrival time                                                                    0.5982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                        -0.0251     0.3932
  data required time                                                                   0.3932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3932
  data arrival time                                                                   -0.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_247_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/CLK (DFFX1)   0.1243   0.0000   0.4047 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/Q (DFFX1)   0.0710   0.2251   0.6298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (net)     7  20.5617   0.0000   0.6298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (net)  20.5617           0.0000     0.6298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (bp_be_scheduler_02_0)   0.0000     0.6298 f
  core/be/be_checker/dispatch_pkt_o[247] (net)         20.5617              0.0000     0.6298 f
  core/be/be_checker/dispatch_pkt_o[247] (bp_be_checker_top_02_0)           0.0000     0.6298 f
  core/be/dispatch_pkt[243] (net)                      20.5617              0.0000     0.6298 f
  core/be/be_calculator/dispatch_pkt_i[247] (bp_be_calculator_top_02_0)     0.0000     0.6298 f
  core/be/be_calculator/dispatch_pkt_i[247] (net)      20.5617              0.0000     0.6298 f
  core/be/be_calculator/reservation_reg/data_i[247] (bsg_dff_width_p295_0)   0.0000    0.6298 f
  core/be/be_calculator/reservation_reg/data_i[247] (net)  20.5617          0.0000     0.6298 f
  core/be/be_calculator/reservation_reg/data_r_reg_247_/D (DFFX1)   0.0710   0.0006 &   0.6304 f
  data arrival time                                                                    0.6304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/reservation_reg/data_r_reg_247_/CLK (DFFX1)         0.0000     0.4191 r
  library hold time                                                         0.0063     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.6304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1446   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0338   0.1823     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.9045     0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.9045   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.9045           0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0338   0.0000 &   0.5984 r
  data arrival time                                                                    0.5984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0250     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1494   0.0000   0.4255 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0693   0.2037     0.6292 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     3  16.2211     0.0000     0.6292 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.6292 r
  core/be/be_calculator/wb_pkt_o[26] (net)             16.2211              0.0000     0.6292 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.6292 r
  core/be/wb_pkt[26] (net)                             16.2211              0.0000     0.6292 r
  core/be/icc_place144/INP (NBUFFX8)                              0.0693   -0.0064 &   0.6228 r
  core/be/icc_place144/Z (NBUFFX8)                                0.0486    0.0864 @   0.7092 r
  core/be/n258 (net)                            3      35.3809              0.0000     0.7092 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.7092 r
  core/be/be_checker/wb_pkt_i[26] (net)                35.3809              0.0000     0.7092 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.7092 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      35.3809              0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.7092 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  35.3809     0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  35.3809   0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0486  -0.0067 @   0.7025 r d 
  data arrival time                                                                    0.7025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1446   0.0000    0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0343    0.1827     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.1065      0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5992 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.1065    0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.1065           0.0000     0.5992 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0343   0.0000 &   0.5992 r
  data arrival time                                                                    0.5992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.4194 r
  library hold time                                                        -0.0252     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0333    0.1830     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.7483      0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.6010 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.7483              0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.7483           0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0333   0.0000 &   0.6010 r
  data arrival time                                                                    0.6010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4210
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.4210 r
  library hold time                                                        -0.0251     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4394     0.4394
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0525   0.0000   0.4394 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0729   0.2145     0.6539 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     4  21.4321     0.0000     0.6539 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.6539 f
  core/be/be_calculator/wb_pkt_o[40] (net)             21.4321              0.0000     0.6539 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.6539 f
  core/be/wb_pkt[40] (net)                             21.4321              0.0000     0.6539 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.6539 f
  core/be/be_checker/wb_pkt_i[40] (net)                21.4321              0.0000     0.6539 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.6539 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      21.4321              0.0000     0.6539 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.6539 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  21.4321     0.0000     0.6539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (bsg_dff_width_p68_0)   0.0000   0.6539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (net)  21.4321   0.0000   0.6539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/D (DFFX1)   0.0729  -0.0114 &   0.6425 f
  data arrival time                                                                    0.6425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4453     0.4453
  clock reconvergence pessimism                                            -0.0033     0.4420
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/CLK (DFFX1)   0.0000   0.4420 r
  library hold time                                                        -0.0046     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.6425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1446   0.0000    0.4157 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0340    0.1825     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   3.0006      0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5982 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   3.0006   0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   3.0006           0.0000     0.5982 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0340   0.0000 &   0.5982 r
  data arrival time                                                                    0.5982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                        -0.0251     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1597   0.0000    0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0330    0.1830     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.6048      0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5990 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.6048   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.6048           0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0330   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                        -0.0250     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1577   0.0000    0.4191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0332    0.1830     0.6021 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.6983      0.0000     0.6021 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.6021 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.6983              0.0000     0.6021 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.6021 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.6983           0.0000     0.6021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0332   0.0000 &   0.6021 r
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  clock reconvergence pessimism                                            -0.0035     0.4220
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.4220 r
  library hold time                                                        -0.0251     0.3969
  data required time                                                                   0.3969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3969
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1465   0.0000    0.3989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0337    0.1824     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.8975      0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5814 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.8975              0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.8975           0.0000     0.5814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0337   0.0000 &   0.5814 r
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  clock reconvergence pessimism                                            -0.0033     0.4012
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4012 r
  library hold time                                                        -0.0251     0.3762
  data required time                                                                   0.3762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3762
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1577   0.0000    0.4192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0333    0.1831     0.6023 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.7433      0.0000     0.6023 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.6023 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.7433              0.0000     0.6023 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.6023 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.7433           0.0000     0.6023 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0333   0.0000 &   0.6023 r
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                        -0.0251     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1452   0.0000   0.4157 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0342   0.1826     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   3.0542     0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   3.0542   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   3.0542           0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0342   0.0000 &   0.5983 r
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                            -0.0035     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                        -0.0252     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3994     0.3994
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)   0.1220   0.0000   0.3994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/Q (DFFX1)   0.0542   0.2140     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (net)     4  13.0595     0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (bsg_dff_width_p415_0)   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_r_2__v_ (net)       13.0595              0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (bsg_dff_width_p415_0)   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (net)  13.0595           0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/D (DFFX1)   0.0542   0.0002 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                            -0.0035     0.4005
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)          0.0000     0.4005 r
  library hold time                                                         0.0078     0.4083
  data required time                                                                   0.4083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4083
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)   0.1465   0.0000   0.3997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/Q (DFFX1)   0.0618   0.2215     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (net)     3  16.4563     0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_o[163] (bsg_dff_width_p415_0)   0.0000     0.6212 f
  core/be/be_calculator/commit_pkt_o[68] (net)         16.4563              0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (bsg_dff_width_p415_0)   0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_i[246] (net)  16.4563           0.0000     0.6212 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/D (DFFX1)   0.0618  -0.0061 &   0.6151 f
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                            -0.0033     0.4017
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0081     0.4097
  data required time                                                                   0.4097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4097
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)   0.1446   0.0000   0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/Q (DFFX1)   0.0558   0.2175     0.6339 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (net)     3  13.7861     0.0000     0.6339 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (bsg_dff_width_p415_0)   0.0000     0.6339 f
  core/be/be_calculator/commit_pkt_o[0] (net)          13.7861              0.0000     0.6339 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (bsg_dff_width_p415_0)   0.0000     0.6339 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (net)  13.7861           0.0000     0.6339 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/D (DFFX1)   0.0558   0.0001 &   0.6341 f
  data arrival time                                                                    0.6341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0035     0.4193
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)          0.0000     0.4193 r
  library hold time                                                         0.0094     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.6341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1597   0.0000   0.4160 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0329   0.1830     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.6007     0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.6007   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.6007           0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0329   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                        -0.0250     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4185     0.4185
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1570   0.0000   0.4185 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0340   0.1835   0.6020 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.9952   0.0000   0.6020 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.6020 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.9952      0.0000     0.6020 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.6020 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.9952   0.0000   0.6020 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0340   0.0000 &   0.6020 r
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  clock reconvergence pessimism                                            -0.0035     0.4218
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4218 r
  library hold time                                                        -0.0253     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1597   0.0000   0.4168 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0333   0.1832   0.6000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.7462   0.0000   0.6000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.6000 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.7462      0.0000     0.6000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.6000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.7462   0.0000   0.6000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0333   0.0000 &   0.6001 r
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                        -0.0251     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1494   0.0000   0.4254 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0666   0.2023     0.6277 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     3  15.2027     0.0000     0.6277 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)   0.0000     0.6277 r
  core/be/be_calculator/wb_pkt_o[18] (net)             15.2027              0.0000     0.6277 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)            0.0000     0.6277 r
  core/be/wb_pkt[18] (net)                             15.2027              0.0000     0.6277 r
  core/be/icc_place155/INP (NBUFFX8)                              0.0666   -0.0013 &   0.6264 r
  core/be/icc_place155/Z (NBUFFX8)                                0.0474    0.0849 @   0.7113 r
  core/be/n271 (net)                            3      33.0164              0.0000     0.7113 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)                  0.0000     0.7113 r
  core/be/be_checker/wb_pkt_i[18] (net)                33.0164              0.0000     0.7113 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)          0.0000     0.7113 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)      33.0164              0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)   0.0000   0.7113 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)  33.0164     0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)  33.0164   0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[18] (saed90_64x32_2P)   0.0344  -0.0084 @   0.7029 r d 
  data arrival time                                                                    0.7029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1348   0.0000     0.4181 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0357    0.1828     0.6009 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.5984       0.0000     0.6009 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.6009 r
  core/be/be_calculator/exc_stage_r[12] (net)           3.5984              0.0000     0.6009 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.6009 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.5984             0.0000     0.6009 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0357    0.0000 &   0.6009 r
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4245     0.4245
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.4209 r
  library hold time                                                        -0.0255     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/CLK (DFFX1)   0.1243   0.0000   0.4047 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/Q (DFFX1)   0.0710   0.2251   0.6298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (net)     7  20.5617   0.0000   0.6298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[95] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (net)  20.5617           0.0000     0.6298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[247] (bp_be_scheduler_02_0)   0.0000     0.6298 f
  core/be/be_checker/dispatch_pkt_o[247] (net)         20.5617              0.0000     0.6298 f
  core/be/be_checker/dispatch_pkt_o[247] (bp_be_checker_top_02_0)           0.0000     0.6298 f
  core/be/dispatch_pkt[243] (net)                      20.5617              0.0000     0.6298 f
  core/be/be_calculator/dispatch_pkt_i[247] (bp_be_calculator_top_02_0)     0.0000     0.6298 f
  core/be/be_calculator/dispatch_pkt_i[247] (net)      20.5617              0.0000     0.6298 f
  core/be/be_calculator/calc_stage_reg/data_i[37] (bsg_dff_width_p415_0)    0.0000     0.6298 f
  core/be/be_calculator/calc_stage_reg/data_i[37] (net)  20.5617            0.0000     0.6298 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/D (DFFX1)   0.0710    0.0005 &   0.6303 f
  data arrival time                                                                    0.6303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)           0.0000     0.4184 r
  library hold time                                                         0.0064     0.4248
  data required time                                                                   0.4248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4248
  data arrival time                                                                   -0.6303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)   0.1446   0.0000   0.4162 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/Q (DFFX1)   0.0596   0.2200     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (net)     3  15.4839     0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (bsg_dff_width_p415_0)   0.0000     0.6362 f
  core/be/be_calculator/commit_pkt_o[13] (net)         15.4839              0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (bsg_dff_width_p415_0)   0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (net)  15.4839           0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/D (DFFX1)   0.0596  -0.0046 &   0.6316 f
  data arrival time                                                                    0.6316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                            -0.0035     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)          0.0000     0.4176 r
  library hold time                                                         0.0085     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1571   0.0000   0.4197 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0337   0.1833   0.6029 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.8862   0.0000   0.6029 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.6029 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.8862      0.0000     0.6029 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.6029 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.8862   0.0000   0.6029 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0337   0.0000 &   0.6030 r
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4261     0.4261
  clock reconvergence pessimism                                            -0.0035     0.4226
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.4226 r
  library hold time                                                        -0.0252     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1597   0.0000    0.4172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0333    0.1832     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.7287      0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6004 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.7287   0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.7287           0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0333   0.0000 &   0.6004 r
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0035     0.4199
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4199 r
  library hold time                                                        -0.0251     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1446   0.0000   0.4165 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0346   0.1829     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.2204     0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.2204    0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.2204           0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0346   0.0000 &   0.5994 r
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4191
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4191 r
  library hold time                                                        -0.0253     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1577   0.0000    0.4183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0330    0.1828     0.6011 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.6211      0.0000     0.6011 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.6011 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.6211              0.0000     0.6011 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.6011 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.6211           0.0000     0.6011 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0330   0.0000 &   0.6011 r
  data arrival time                                                                    0.6011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4240     0.4240
  clock reconvergence pessimism                                            -0.0035     0.4205
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.4205 r
  library hold time                                                        -0.0250     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.6011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1597   0.0000   0.4165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0335   0.1833   0.5999 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.7987   0.0000   0.5999 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5999 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.7987      0.0000     0.5999 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5999 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.7987   0.0000   0.5999 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0335   0.0000 &   0.5999 r
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0035     0.4194
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4194 r
  library hold time                                                        -0.0252     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_192_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  core/be/be_calculator/comp_stage_reg/data_r_reg_192_/CLK (DFFX1)   0.1494   0.0000   0.4257 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_192_/Q (DFFX1)   0.0789   0.2085     0.6342 r
  core/be/be_calculator/comp_stage_reg/data_o[192] (net)     3  19.8438     0.0000     0.6342 r
  core/be/be_calculator/comp_stage_reg/data_o[192] (bsg_dff_width_p320_0)   0.0000     0.6342 r
  core/be/be_calculator/wb_pkt_o[0] (net)              19.8438              0.0000     0.6342 r
  core/be/be_calculator/wb_pkt_o[0] (bp_be_calculator_top_02_0)             0.0000     0.6342 r
  core/be/wb_pkt[0] (net)                              19.8438              0.0000     0.6342 r
  core/be/icc_place132/INP (NBUFFX2)                              0.0789    0.0006 &   0.6347 r
  core/be/icc_place132/Z (NBUFFX2)                                0.0463    0.0724     0.7072 r
  core/be/n245 (net)                            3      17.7058              0.0000     0.7072 r
  core/be/be_checker/wb_pkt_i[0] (bp_be_checker_top_02_0)                   0.0000     0.7072 r
  core/be/be_checker/wb_pkt_i[0] (net)                 17.7058              0.0000     0.7072 r
  core/be/be_checker/scheduler/wb_pkt_i[0] (bp_be_scheduler_02_0)           0.0000     0.7072 r
  core/be/be_checker/scheduler/wb_pkt_i[0] (net)       17.7058              0.0000     0.7072 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[0] (bp_be_regfile_02_0)   0.0000   0.7072 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[0] (net)  17.7058      0.0000     0.7072 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[0] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7072 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[0] (net)  17.7058    0.0000     0.7072 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[0] (saed90_64x32_2P)   0.0463  -0.0041 &   0.7031 r d 
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1446   0.0000    0.4158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0345    0.1828     0.5985 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.1556      0.0000     0.5985 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5985 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.1556    0.0000     0.5985 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5985 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.1556           0.0000     0.5985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0345   0.0000 &   0.5986 r
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                            -0.0035     0.4182
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.4182 r
  library hold time                                                        -0.0253     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4156     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1452   0.0000    0.4156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0349    0.1831     0.5987 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.2995      0.0000     0.5987 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5987 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.2995   0.0000     0.5987 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5987 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.2995           0.0000     0.5987 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0349   0.0000 &   0.5987 r
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                            -0.0035     0.4184
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                        -0.0254     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1470   0.0000   0.3997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0473   0.2119     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  10.0033     0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.6115 f
  core/be/be_calculator/commit_pkt_o[94] (net)         10.0033              0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  10.0033           0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0473   0.0000 &   0.6116 f
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3981     0.3981
  clock reconvergence pessimism                                            -0.0033     0.3948
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.3948 r
  library hold time                                                         0.0110     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1571   0.0000   0.4193 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0339   0.1834   0.6027 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.9346   0.0000   0.6027 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.6027 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.9346      0.0000     0.6027 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.6027 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.9346   0.0000   0.6027 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0339   0.0000 &   0.6027 r
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                        -0.0253     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_104_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)   0.1243   0.0000    0.4044 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/Q (DFFX1)   0.0720    0.2258     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_o[21] (net)     5  21.0073      0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_o[21] (bsg_dff_width_p415_0)    0.0000     0.6301 f
  core/be/be_calculator/calc_status_o[3] (net)         21.0073              0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_i[104] (bsg_dff_width_p415_0)   0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_i[104] (net)  21.0073           0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_104_/D (DFFX1)   0.0720   0.0005 &   0.6306 f
  data arrival time                                                                    0.6306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                            -0.0035     0.4187
  core/be/be_calculator/calc_stage_reg/data_r_reg_104_/CLK (DFFX1)          0.0000     0.4187 r
  library hold time                                                         0.0062     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0336   0.1834   0.6004 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.8492   0.0000   0.6004 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.6004 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.8492      0.0000     0.6004 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.6004 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.8492   0.0000   0.6004 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0336   0.0000 &   0.6004 r
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                            -0.0035     0.4198
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.4198 r
  library hold time                                                        -0.0252     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4142     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.1445   0.0000   0.4142 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0585   0.2193     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (net)     3  14.9767     0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (bsg_dff_width_p415_0)   0.0000     0.6334 f
  core/be/be_calculator/commit_pkt_o[16] (net)         14.9767              0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (bsg_dff_width_p415_0)   0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (net)  14.9767           0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/D (DFFX1)   0.0585  -0.0020 &   0.6314 f
  data arrival time                                                                    0.6314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0035     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)          0.0000     0.4169 r
  library hold time                                                         0.0087     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.6314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0525   0.0000   0.4371 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0603   0.1852     0.6223 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  12.7297     0.0000     0.6223 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.6223 r
  core/be/be_calculator/wb_pkt_o[61] (net)             12.7297              0.0000     0.6223 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.6223 r
  core/be/wb_pkt[61] (net)                             12.7297              0.0000     0.6223 r
  core/be/icc_place135/INP (NBUFFX8)                              0.0603    0.0002 &   0.6225 r
  core/be/icc_place135/Z (NBUFFX8)                                0.0465    0.0828 @   0.7052 r
  core/be/n249 (net)                            3      30.7812              0.0000     0.7052 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.7052 r
  core/be/be_checker/wb_pkt_i[61] (net)                30.7812              0.0000     0.7052 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.7052 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.7812              0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.7812     0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.7812   0.0000     0.7052 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0338  -0.0035 @   0.7017 r d 
  data arrival time                                                                    0.7017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.7017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1603   0.0000   0.4168 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0337   0.1835   0.6003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.8613   0.0000   0.6003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.6003 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.8613      0.0000     0.6003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.6003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.8613   0.0000   0.6003 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0337   0.0000 &   0.6003 r
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                            -0.0035     0.4196
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.4196 r
  library hold time                                                        -0.0252     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/CLK (DFFX1)    0.1319    0.0000     0.3789 r
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_4_/QN (DFFX1)     0.0532    0.1464     0.5253 f
  core/fe/pc_gen/bp_fe_bht/n561 (net)           2       5.3746              0.0000     0.5253 f
  core/fe/pc_gen/bp_fe_bht/U12/IN1 (NOR2X0)                       0.0532    0.0000 &   0.5254 f
  core/fe/pc_gen/bp_fe_bht/U12/QN (NOR2X0)                        0.0550    0.0305     0.5559 r
  core/fe/pc_gen/bp_fe_bht/n66036 (net)         1       2.2421              0.0000     0.5559 r
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_/D (DFFX1)      0.0550    0.0000 &   0.5559 r
  data arrival time                                                                    0.5559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0029     0.3817
  core/fe/pc_gen/bp_fe_bht/global_history_r_reg_5_/CLK (DFFX1)              0.0000     0.3817 r
  library hold time                                                        -0.0318     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4376     0.4376
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0525   0.0000   0.4376 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0424   0.1946     0.6322 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     3   7.8387     0.0000     0.6322 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.6322 f
  core/be/be_calculator/wb_pkt_o[56] (net)              7.8387              0.0000     0.6322 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.6322 f
  core/be/wb_pkt[56] (net)                              7.8387              0.0000     0.6322 f
  core/be/icc_place143/INP (NBUFFX8)                              0.0424    0.0001 &   0.6322 f
  core/be/icc_place143/Z (NBUFFX8)                                0.0396    0.0730 @   0.7053 f
  core/be/n257 (net)                            3      26.8873              0.0000     0.7053 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.7053 f
  core/be/be_checker/wb_pkt_i[56] (net)                26.8873              0.0000     0.7053 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.7053 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      26.8873              0.0000     0.7053 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.7053 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  26.8873     0.0000     0.7053 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7053 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  26.8873   0.0000     0.7053 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0287  -0.0019 @   0.7034 f d 
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4507     0.4507
  clock reconvergence pessimism                                            -0.0033     0.4474
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.4474 r
  library hold time                                                         0.0500     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_106_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)   0.1243   0.0000    0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/Q (DFFX1)   0.0748    0.2274     0.6322 f
  core/be/be_calculator/calc_stage_reg/data_o[23] (net)     5  22.2201      0.0000     0.6322 f
  core/be/be_calculator/calc_stage_reg/data_o[23] (bsg_dff_width_p415_0)    0.0000     0.6322 f
  core/be/be_calculator/calc_status_o[5] (net)         22.2201              0.0000     0.6322 f
  core/be/be_calculator/calc_stage_reg/data_i[106] (bsg_dff_width_p415_0)   0.0000     0.6322 f
  core/be/be_calculator/calc_stage_reg/data_i[106] (net)  22.2201           0.0000     0.6322 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/D (DFFX1)   0.0748   0.0006 &   0.6329 f
  data arrival time                                                                    0.6329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                            -0.0035     0.4199
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/CLK (DFFX1)          0.0000     0.4199 r
  library hold time                                                         0.0069     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1570   0.0000    0.4180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0341    0.1835     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   3.0364      0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.6016 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   3.0364              0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   3.0364           0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0341   0.0000 &   0.6016 r
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4209
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0253     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1597   0.0000   0.4161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0340   0.1836     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.9752     0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.9752   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.9752           0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0340   0.0000 &   0.5997 r
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                            -0.0035     0.4190
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.4190 r
  library hold time                                                        -0.0253     0.3937
  data required time                                                                   0.3937
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3937
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1570   0.0000   0.4177 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0342   0.1836   0.6013 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.0528   0.0000   0.6013 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.6013 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.0528      0.0000     0.6013 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.6013 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.0528   0.0000   0.6013 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0342   0.0000 &   0.6013 r
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                            -0.0035     0.4206
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.4206 r
  library hold time                                                        -0.0254     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1671   0.0000   0.4315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0377   0.1867   0.6182 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   4.3275   0.0000   0.6182 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p179_0)   0.0000   0.6182 r
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   4.3275            0.0000     0.6182 r
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.6182 r
  core/be/be_checker/dispatch_pkt_o[35] (net)           4.3275              0.0000     0.6182 r
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.6182 r
  core/be/dispatch_pkt[35] (net)                        4.3275              0.0000     0.6182 r
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.6182 r
  core/be/be_calculator/dispatch_pkt_i[35] (net)        4.3275              0.0000     0.6182 r
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.6182 r
  core/be/be_calculator/reservation_reg/data_i[35] (net)   4.3275           0.0000     0.6182 r
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0377   0.0000 &   0.6182 r
  data arrival time                                                                    0.6182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4420     0.4420
  clock reconvergence pessimism                                            -0.0033     0.4387
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.4387 r
  library hold time                                                        -0.0266     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0525   0.0000   0.4392 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0702   0.2128     0.6520 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     4  20.2244     0.0000     0.6520 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.6520 f
  core/be/be_calculator/wb_pkt_o[45] (net)             20.2244              0.0000     0.6520 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.6520 f
  core/be/wb_pkt[45] (net)                             20.2244              0.0000     0.6520 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.6520 f
  core/be/be_checker/wb_pkt_i[45] (net)                20.2244              0.0000     0.6520 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.6520 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      20.2244              0.0000     0.6520 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.6520 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  20.2244     0.0000     0.6520 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (bsg_dff_width_p68_0)   0.0000   0.6520 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (net)  20.2244   0.0000   0.6520 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/D (DFFX1)   0.0702  -0.0090 &   0.6430 f
  data arrival time                                                                    0.6430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4443     0.4443
  clock reconvergence pessimism                                            -0.0033     0.4409
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/CLK (DFFX1)   0.0000   0.4409 r
  library hold time                                                        -0.0040     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1446   0.0000    0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0340    0.1825     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.9978      0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5988 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.9978    0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.9978           0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0340   0.0000 &   0.5988 r
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                            -0.0035     0.4178
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4178 r
  library hold time                                                        -0.0251     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1465   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0356    0.1836     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.5518      0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5820 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.5518              0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.5518           0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0356   0.0000 &   0.5821 r
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0033     0.4015
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.4015 r
  library hold time                                                        -0.0256     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1465   0.0000    0.4000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0352    0.1834     0.5834 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.4085      0.0000     0.5834 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5834 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.4085              0.0000     0.5834 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5834 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.4085           0.0000     0.5834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0352   0.0000 &   0.5834 r
  data arrival time                                                                    0.5834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0033     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.4027 r
  library hold time                                                        -0.0255     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1635   0.0000   0.4093 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0421   0.2097   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   7.7268   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   7.7268       0.0000     0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   7.7268   0.0000   0.6190 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0421  -0.0049 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0033     0.3956
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3956 r
  library hold time                                                         0.0123     0.4079
  data required time                                                                   0.4079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4079
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1570   0.0000   0.4180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0344   0.1837   0.6017 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.1230   0.0000   0.6017 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.6017 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.1230      0.0000     0.6017 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.6017 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.1230   0.0000   0.6017 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0344   0.0000 &   0.6017 r
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                            -0.0035     0.4208
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.4208 r
  library hold time                                                        -0.0254     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1571   0.0000    0.4192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0345    0.1838     0.6030 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   3.1584      0.0000     0.6030 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.6030 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    3.1584              0.0000     0.6030 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.6030 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   3.1584           0.0000     0.6030 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0345   0.0000 &   0.6030 r
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4257     0.4257
  clock reconvergence pessimism                                            -0.0035     0.4222
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.4222 r
  library hold time                                                        -0.0254     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1571   0.0000   0.4193 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0346   0.1838   0.6031 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.1963   0.0000   0.6031 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.6031 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.1963      0.0000     0.6031 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.6031 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.1963   0.0000   0.6031 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0346   0.0000 &   0.6032 r
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                        -0.0255     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1494   0.0000   0.4255 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0693   0.2037     0.6292 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     3  16.2211     0.0000     0.6292 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.6292 r
  core/be/be_calculator/wb_pkt_o[26] (net)             16.2211              0.0000     0.6292 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.6292 r
  core/be/wb_pkt[26] (net)                             16.2211              0.0000     0.6292 r
  core/be/icc_place144/INP (NBUFFX8)                              0.0693   -0.0064 &   0.6228 r
  core/be/icc_place144/Z (NBUFFX8)                                0.0486    0.0864 @   0.7092 r
  core/be/n258 (net)                            3      35.3809              0.0000     0.7092 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.7092 r
  core/be/be_checker/wb_pkt_i[26] (net)                35.3809              0.0000     0.7092 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.7092 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      35.3809              0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.7092 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  35.3809     0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  35.3809   0.0000     0.7092 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[26] (saed90_64x32_2P)   0.0486  -0.0070 @   0.7022 r d 
  data arrival time                                                                    0.7022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.7022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1494   0.0000   0.4254 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0666   0.2023     0.6277 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     3  15.2027     0.0000     0.6277 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)   0.0000     0.6277 r
  core/be/be_calculator/wb_pkt_o[18] (net)             15.2027              0.0000     0.6277 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)            0.0000     0.6277 r
  core/be/wb_pkt[18] (net)                             15.2027              0.0000     0.6277 r
  core/be/icc_place155/INP (NBUFFX8)                              0.0666   -0.0013 &   0.6264 r
  core/be/icc_place155/Z (NBUFFX8)                                0.0474    0.0849 @   0.7113 r
  core/be/n271 (net)                            3      33.0164              0.0000     0.7113 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)                  0.0000     0.7113 r
  core/be/be_checker/wb_pkt_i[18] (net)                33.0164              0.0000     0.7113 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)          0.0000     0.7113 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)      33.0164              0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)   0.0000   0.7113 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)  33.0164     0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)  33.0164   0.0000     0.7113 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[18] (saed90_64x32_2P)   0.0345  -0.0090 @   0.7023 r d 
  data arrival time                                                                    0.7023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4491     0.4491
  clock reconvergence pessimism                                            -0.0033     0.4458
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.4458 r
  library hold time                                                         0.0500     0.4958
  data required time                                                                   0.4958
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4958
  data arrival time                                                                   -0.7023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0342   0.1838   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.0517   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.0517      0.0000     0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.0517   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0342   0.0000 &   0.6008 r
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                        -0.0254     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4382     0.4382
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0525   0.0000   0.4382 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0692   0.2122     0.6504 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     4  19.7854     0.0000     0.6504 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.6504 f
  core/be/be_calculator/wb_pkt_o[46] (net)             19.7854              0.0000     0.6504 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.6504 f
  core/be/wb_pkt[46] (net)                             19.7854              0.0000     0.6504 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.6504 f
  core/be/be_checker/wb_pkt_i[46] (net)                19.7854              0.0000     0.6504 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.6504 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      19.7854              0.0000     0.6504 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.6504 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  19.7854     0.0000     0.6504 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (bsg_dff_width_p68_0)   0.0000   0.6504 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (net)  19.7854   0.0000   0.6504 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/D (DFFX1)   0.0692  -0.0072 &   0.6431 f
  data arrival time                                                                    0.6431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4438     0.4438
  clock reconvergence pessimism                                            -0.0033     0.4405
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/CLK (DFFX1)   0.0000   0.4405 r
  library hold time                                                        -0.0038     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6431
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1597   0.0000   0.4170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0343   0.1838   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.0791   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.0791      0.0000     0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.0791   0.0000   0.6008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0343   0.0000 &   0.6008 r
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                            -0.0035     0.4197
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.4197 r
  library hold time                                                        -0.0254     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1597   0.0000   0.4169 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0339   0.1836   0.6005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9544   0.0000   0.6005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.6005 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9544      0.0000     0.6005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.6005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9544   0.0000   0.6005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0339   0.0000 &   0.6006 r
  data arrival time                                                                    0.6006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                            -0.0035     0.4192
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.4192 r
  library hold time                                                        -0.0253     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1603   0.0000   0.4164 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0341   0.1838     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.0340     0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.6002 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.0340   0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.0340           0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0341   0.0000 &   0.6002 r
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4224     0.4224
  clock reconvergence pessimism                                            -0.0035     0.4189
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.4189 r
  library hold time                                                        -0.0254     0.3935
  data required time                                                                   0.3935
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3935
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1671   0.0000   0.4070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0339   0.1842     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.9280     0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5912 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.9280          0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.9280           0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0339   0.0000 &   0.5912 r
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                            -0.0033     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4099 r
  library hold time                                                        -0.0254     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)   0.1446   0.0000   0.4163 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/Q (DFFX1)   0.0556   0.2173     0.6336 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (net)     3  13.6821     0.0000     0.6336 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (bsg_dff_width_p415_0)   0.0000     0.6336 f
  core/be/be_calculator/commit_pkt_o[1] (net)          13.6821              0.0000     0.6336 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (bsg_dff_width_p415_0)   0.0000     0.6336 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (net)  13.6821           0.0000     0.6336 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/D (DFFX1)   0.0556   0.0002 &   0.6337 f
  data arrival time                                                                    0.6337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                            -0.0035     0.4176
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)          0.0000     0.4176 r
  library hold time                                                         0.0094     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1571   0.0000   0.4194 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0356   0.1845   0.6039 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.5483   0.0000   0.6039 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.6039 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.5483      0.0000     0.6039 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.6039 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.5483   0.0000   0.6039 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0356  -0.0006 &   0.6033 r
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4258     0.4258
  clock reconvergence pessimism                                            -0.0035     0.4223
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.4223 r
  library hold time                                                        -0.0258     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


1
