description = "A53 Embedded Trace Macrocell"
[[register]]
  name = "PRGCTLR"
  type = "rw"
  width = 32
  description = "Programming Control Register"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "STATR"
  type = "ro"
  width = 32
  description = "Status Register"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "PMSTABLE"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "IDLE"
    bits = "0"
    type = "ro"
[[register]]
  name = "CONFIGR"
  type = "rw"
  width = 32
  description = "Trace Configuration Register"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "DV"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DA"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "QE"
    bits = "14:13"
    type = "rw"
  [[register.field]]
    name = "RS"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "TS"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "COND"
    bits = "10:8"
    type = "rw"
  [[register.field]]
    name = "VMID"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CID"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CCI"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BB"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "INSTP0"
    bits = "2:1"
    type = "rw"
[[register]]
  name = "AUXCTLR"
  type = "rw"
  width = 32
  description = "Auxiliary Control Register"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "COREIFEN"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "AUTHNOFLUSH"
    bits = "5"
    type = "rw"
    shortdesc = '''Do not flush trace on de-assertion of authentication inputs.'''
    longdesc = '''When this bit is set to 1 the trace unit behavior deviates from architecturally-specified behavior.'''
  [[register.field]]
    name = "TSNODELAY"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SYNCDELAY"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "OVFLW"
    bits = "2"
    type = "rw"
    shortdesc = '''Force an overflow if synchronization is not completed when second synchronization becomes due.'''
    longdesc = '''When this bit is set to 1 the trace unit behavior deviates from architecturally-specified behavior.'''
  [[register.field]]
    name = "IDLEACK"
    bits = "1"
    type = "rw"
    shortdesc = '''Force idle-drain acknowledge high CPU does not wait for trace to drain before entering WFX state.'''
    longdesc = '''When this bit is set to 1 trace unit behavior deviates from architecturally-specified behavior.'''
  [[register.field]]
    name = "AFREADY"
    bits = "0"
    type = "rw"
    shortdesc = '''Always respond to AFREADY immediately.'''
    longdesc = '''Does not have any interaction with FIFO draining even in WFI state.'''
[[register]]
  name = "EVENTCTL0R"
  type = "rw"
  width = 32
  description = "Event Control 0 Register"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "TYPE3"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "SEL3"
    bits = "27:24"
    type = "rw"
  [[register.field]]
    name = "TYPE2"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "SEL2"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "TYPE1"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "SEL1"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "TYPE0"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SEL0"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "EVENTCTL1R"
  type = "rw"
  width = 32
  description = "Event Control 1 Register"
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "LPOVERRIDE"
    bits = "12"
    type = "rw"
    shortdesc = '''Low power state behavior override: 0=low poer state behavior unaffected, 1=low power state overriden.'''
    longdesc = '''The resources and Event trace generation are unaffected by entry to a low power state'''
  [[register.field]]
    name = "ATB"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "STALLCTLR"
  type = "rw"
  width = 32
  description = "Stall Control Register"
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "ISTALL"
    bits = "8"
    type = "rw"
    shortdesc = '''Instuction stall bit.'''
    longdesc = '''Controls if the trace unit can stall the processor when the instruction trace buffer space is less then LEVEL'''
  [[register.field]]
    name = "LEVEL"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Thereshold level field.'''
    longdesc = '''The field can support 4 monotonic levels from 0b00 to 0b11, where: 0b00: Zero invations. This setting has a greater risk of an ETM trace unit FIFO overflow 0b11: Maximum invations occurs but there is less risk of a FIFO overflow'''
[[register]]
  name = "TSCTLR"
  type = "rw"
  width = 32
  description = "Global Timestamp Control Register"
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "EVENT"
    bits = "7:0"
    type = "rw"
    shortdesc = '''An event selector.'''
    longdesc = '''When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams.'''
[[register]]
  name = "SYNCPR"
  type = "rw"
  width = 32
  description = "Synchronization Period Register"
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "PERIOD"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Controls how many bytes of trace, the sum of instruction and data, that a trace unit can generate before a periodic trace synchronization request occurs.'''
    longdesc = '''The number of bytes is always a power of two and the permitted values are:and so on up to 0b10100, for which the request occurs after 2^20, or 1048576, bytes of trace.Values between 0b00001 and 0b001111 are reserved, as are values from 0b10101 onwards.'''
[[register]]
  name = "CCCTLR"
  type = "rw"
  width = 32
  description = "Cycle Count Control Register"
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "THRESHOLD"
    bits = "11:0"
    type = "rw"
    shortdesc = '''Sets the threshold value for instruction trace cycle counting.'''
    longdesc = '''The minimum threshold value that can be programmed into THRESHOLD is given in IDR3.CCITMIN.Writing a value of zero might cause UNPREDICTABLE behaviour.'''
[[register]]
  name = "BBCTLR"
  type = "rw"
  width = 32
  description = "Branch Broadcast Control Register"
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "MODE"
    bits = "8"
    type = "rw"
    shortdesc = '''Mode bit: 0: Exclude mode.'''
    longdesc = '''Branch broadcasting is not enabled in the address range that RANGE defines. If RANGE==0 then branch broadcasting is enabled for the entire memory map. 1: Include mode. Branch broadcasting is enabled in the address range that RANGE defines. If RANGE==0 then the behavior of the trace unit is constrained UNPREDICTABLE. That is, the trace unit might or might not consider any instructions to be in a branch broadcast region.'''
  [[register.field]]
    name = "RANGE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Address range field.'''
    longdesc = '''Selects which address range comparator pairs are in use with branch broadcasting. Each bit represents an address range comparator pair, so bit[n] controls the selection of address range comparator pair n. If bit[n] is:'''
[[register]]
  name = "TRACEIDR"
  type = "rw"
  width = 32
  description = "Trace ID Register"
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "TRACEID"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Trace ID field.'''
    longdesc = '''Sets the trace ID value for instruction trace.Bit[0] must be zero if data trace is enabled. If data trace is enabled then a trace unit sets the trace ID for data trace, to TRACEID+1.Bits [31:N] are RAZ/WI, where N is the value of IDR5.TRACEIDSIZE.If an implementation supports the CoreSight AMBA Trace Bus (ATB) then:The width of the field is 7 bits.Writing a reserved trace ID value causes UNPREDICTABLE behavior. See the AMBA 3 ATB Protocol Specification for information about which ATID bus values are reserved.'''
[[register]]
  name = "VICTLR"
  type = "rw"
  width = 32
  description = "ViewInst Main Control Register"
  default = "0x00000000"
  offset = "0x00000080"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "23:20"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level:The exception levels are:Bit[20]Exception level 0.'''
    longdesc = '''Bit[21]Exception level 1.Bit[22]Exception level 2.Bit[23]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. If instruction tracing is not implemented for a given exception level, the corresponding bit in this field is not implemented. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "19:16"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level:The exception levels are:Bit[16]Exception level 0.'''
    longdesc = '''Bit[17]Exception level 1.Bit[18]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[19]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. If instruction tracing is not implemented for a given exception level, the corresponding bit in this field is not implemented. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "TRCERR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TRCRESET"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "SSSTATUS"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "TYPE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "SEL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "VIIECTLR"
  type = "rw"
  width = 32
  description = "ViewInst Include-Exclude Control Register"
  default = "0x00000000"
  offset = "0x00000084"
  [[register.field]]
    name = "EXCLUDE"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Defines the address range comparators for ViewInst exclude control.'''
    longdesc = '''One bit is provided for each implemented Address Range Comparator.'''
  [[register.field]]
    name = "INCLUDE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Include range field.'''
    longdesc = '''Selects which address range comparator pairs are in use with ViewInst include control. Each bit represents an address range comparator pair, so bit[m] controls the selection of address range comparator pair m.'''
[[register]]
  name = "VISSCTLR"
  type = "rw"
  width = 32
  description = "ViewInst Start-Stop Control Register"
  default = "0x00000000"
  offset = "0x00000088"
  [[register.field]]
    name = "STOP"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Selects which single address comparators are in use with ViewInst start-stop control, for the purpose of stopping trace.'''
    longdesc = '''Each bit represents a single address comparator, so bit[m] controls the selection of single address comparator m-16.'''
  [[register.field]]
    name = "START"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects which single address comparators are in use with ViewInst start-stop control, for the purpose of starting trace.'''
    longdesc = '''Each bit represents a single address comparator, so bit[n] controls the selection of single address comparator n.'''
[[register]]
  name = "SEQEVR0"
  type = "rw"
  width = 32
  description = "Sequencer State Transition Control Registers 0"
  default = "0x00000000"
  offset = "0x00000100"
  [[register.field]]
    name = "B"
    bits = "15:8"
    type = "rw"
    shortdesc = '''Backward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.'''
  [[register.field]]
    name = "F"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Forward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.'''
[[register]]
  name = "SEQEVR1"
  type = "rw"
  width = 32
  description = "Sequencer State Transition Control Registers 1"
  default = "0x00000000"
  offset = "0x00000104"
  [[register.field]]
    name = "B"
    bits = "15:8"
    type = "rw"
    shortdesc = '''Backward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.'''
  [[register.field]]
    name = "F"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Forward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.'''
[[register]]
  name = "SEQEVR2"
  type = "rw"
  width = 32
  description = "Sequencer State Transition Control Registers 2"
  default = "0x00000000"
  offset = "0x00000108"
  [[register.field]]
    name = "B"
    bits = "15:8"
    type = "rw"
    shortdesc = '''Backward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n+1 to state n.'''
  [[register.field]]
    name = "F"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Forward field.'''
    longdesc = '''Contains an event number. When the event occurs then the sequencer state moves from state n to state n+1.'''
[[register]]
  name = "SEQRSTEVR"
  type = "rw"
  width = 32
  description = "Sequencer Reset Control Register"
  default = "0x00000000"
  offset = "0x00000118"
  [[register.field]]
    name = "RST"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Contains an event number.'''
    longdesc = '''When the event occurs then the sequencer state moves to state 0.'''
[[register]]
  name = "SEQSTR"
  type = "rw"
  width = 32
  description = "Sequencer State Register"
  default = "0x00000000"
  offset = "0x0000011C"
  [[register.field]]
    name = "STATE"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "EXTINSELR"
  type = "rw"
  width = 32
  description = "External Input Select Register"
  default = "0x00000000"
  offset = "0x00000120"
  [[register.field]]
    name = "SEL3"
    bits = "28:24"
    type = "rw"
  [[register.field]]
    name = "SEL2"
    bits = "20:16"
    type = "rw"
  [[register.field]]
    name = "SEL1"
    bits = "12:8"
    type = "rw"
  [[register.field]]
    name = "SEL0"
    bits = "4:0"
    type = "rw"
[[register]]
  name = "CNTRLDVR0"
  type = "rw"
  width = 32
  description = "Counter Reload Value Registers 0"
  default = "0x00000000"
  offset = "0x00000140"
  [[register.field]]
    name = "VALUE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Contains the reload value for counter 0.'''
    longdesc = '''When a reload event occurs for counter0 then the trace unit copies the VALUE field into counter 0.'''
[[register]]
  name = "CNTRLDVR1"
  type = "rw"
  width = 32
  description = "Counter Reload Value Registers 1"
  default = "0x00000000"
  offset = "0x00000144"
  [[register.field]]
    name = "VALUE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Contains the reload value for counter 1.'''
    longdesc = '''When a reload event occurs for counter 1 then the trace unit copies the VALUE field into counter 1.'''
[[register]]
  name = "CNTCTLR0"
  type = "rw"
  width = 32
  description = "Counter Control Register 0"
  default = "0x00000000"
  offset = "0x00000150"
  [[register.field]]
    name = "RLDSELF"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RLDTYPE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "RLDSEL"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "CNTTYPE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CNTSEL"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "CNTCTLR1"
  type = "rw"
  width = 32
  description = "Counter Control Register 1"
  default = "0x00000000"
  offset = "0x00000154"
  [[register.field]]
    name = "CNTCHAIN"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RLDSELF"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RLDEVENT"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "CNTEVENT"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "CNTVR0"
  type = "rw"
  width = 32
  description = "Counter Value Registers 0"
  default = "0x00000000"
  offset = "0x00000160"
  [[register.field]]
    name = "VALUE"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "CNTVR1"
  type = "rw"
  width = 32
  description = "Counter Value Registers 1"
  default = "0x00000000"
  offset = "0x00000164"
  [[register.field]]
    name = "VALUE"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "IDR8"
  type = "ro"
  width = 32
  description = "ID Register 8"
  default = "0x00000000"
  offset = "0x00000180"
  [[register.field]]
    name = "MAXSPEC"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Indicates the maximum speculation depth of the instruction trace stream.'''
    longdesc = '''This is the maximum number of P0 elements in the trace stream that can be speculative at any time.'''
[[register]]
  name = "IDR9"
  type = "ro"
  width = 32
  description = "ID Register 9"
  default = "0x00000000"
  offset = "0x00000184"
  [[register.field]]
    name = "NUMP0KEY"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Indicates the number of P0 right-hand keys that the trace unit can use.'''
    longdesc = '''A value of 0 or 1 indicates one P0 key.'''
[[register]]
  name = "IDR10"
  type = "ro"
  width = 32
  description = "ID Register 10"
  default = "0x00000000"
  offset = "0x00000188"
  [[register.field]]
    name = "NUMP1KEY"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Indicates the number of P1 right-hand keys that the trace unit can use.'''
    longdesc = '''The number includes normal and special keys.'''
[[register]]
  name = "IDR11"
  type = "ro"
  width = 32
  description = "ID Register 11"
  default = "0x00000000"
  offset = "0x0000018C"
  [[register.field]]
    name = "NUMP1SPC"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "IDR12"
  type = "ro"
  width = 32
  description = "ID Register 12"
  default = "0x00000000"
  offset = "0x00000190"
  [[register.field]]
    name = "NUMCONDKEY"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Indicates the number of conditional instruction right-hand keys that the trace unit can use.'''
    longdesc = '''The number includes normal and special keys.'''
[[register]]
  name = "IDR13"
  type = "ro"
  width = 32
  description = "ID Register 13"
  default = "0x00000000"
  offset = "0x00000194"
  [[register.field]]
    name = "NUMCONDSPC"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "IMSPEC0"
  type = "rw"
  width = 32
  description = "Implementation Specific Register 0"
  default = "0x00000000"
  offset = "0x000001C0"
  [[register.field]]
    name = "SUPPORT"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "IDR0"
  type = "ro"
  width = 32
  description = "ID Register 0"
  default = "0x28000EA0"
  offset = "0x000001E0"
  [[register.field]]
    name = "COMMOPT"
    bits = "29"
    type = "ro"
    shortdesc = '''Conditional instruction tracing support bit.'''
    longdesc = '''Indicates if the trace unit supports conditional instruction tracing'''
  [[register.field]]
    name = "TSSIZE"
    bits = "28:24"
    type = "ro"
  [[register.field]]
    name = "QSUPP"
    bits = "16:15"
    type = "ro"
  [[register.field]]
    name = "QFILT"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "CONDTYPE"
    bits = "13:12"
    type = "ro"
  [[register.field]]
    name = "NUMEVENT"
    bits = "11:10"
    type = "ro"
  [[register.field]]
    name = "RETSTACK"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "TRCCCI"
    bits = "7"
    type = "ro"
    shortdesc = '''Cycle counting instruction bit.'''
    longdesc = '''Indicates if the trace unit supports cycle counting for instructions'''
  [[register.field]]
    name = "TRCCOND"
    bits = "6"
    type = "ro"
    shortdesc = '''Conditional instruction tracing support bit.'''
    longdesc = '''Indicates if the trace unit supports conditional instruction tracing'''
  [[register.field]]
    name = "TRCBB"
    bits = "5"
    type = "ro"
    shortdesc = '''Branch broadcast tracing support bit.'''
    longdesc = '''Indicates if the trace unit supports branch broadcast tracing'''
  [[register.field]]
    name = "TRCDATA"
    bits = "4:3"
    type = "ro"
  [[register.field]]
    name = "INSTP0"
    bits = "2:1"
    type = "ro"
[[register]]
  name = "IDR1"
  type = "ro"
  width = 32
  description = "ID Register 1"
  default = "0x41000402"
  offset = "0x000001E4"
  [[register.field]]
    name = "DESIGNER"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "TRCARCHMAJ"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "TRCARCHMIN"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "REVISION"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace registers and the OS Save and Restore registers.'''
    longdesc = '''ARM recommends:That the initial implementation sets REVISION==0x0 and the field then increments for any subsequent implementations. However, it is acceptable to omit some values or use another scheme to identify the revision number.That 2.REVISION==IDR1.REVISION. However, in situations where it is difficult to align these fields, such as with a metal layer fix, then it is acceptable to change the REVISION fields independently.'''
[[register]]
  name = "IDR2"
  type = "ro"
  width = 32
  description = "ID Register 2"
  default = "0x00000488"
  offset = "0x000001E8"
  [[register.field]]
    name = "CCSIZE"
    bits = "28:25"
    type = "ro"
    shortdesc = '''Indicates the size of the cycle counter in bits minus 12.'''
    longdesc = '''and so on up to 0b1000, indicating the cycle counter is 20 bits in length.All other values are reserved.If cycle counting is not implemented, as indicated by IDR0., this field is 0b0000.'''
  [[register.field]]
    name = "DVSIZE"
    bits = "24:20"
    type = "ro"
  [[register.field]]
    name = "DASIZE"
    bits = "19:15"
    type = "ro"
  [[register.field]]
    name = "VMIDSIZE"
    bits = "14:10"
    type = "ro"
  [[register.field]]
    name = "CIDSIZE"
    bits = "9:5"
    type = "ro"
  [[register.field]]
    name = "IASIZE"
    bits = "4:0"
    type = "ro"
[[register]]
  name = "IDR3"
  type = "ro"
  width = 32
  description = "ID Register 3"
  default = "0x0D7B0004"
  offset = "0x000001EC"
  [[register.field]]
    name = "NOOVERFLOW"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "NUMPROC"
    bits = "30:28"
    type = "ro"
  [[register.field]]
    name = "SYSSTALL"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "STALLCTL"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "SYNCPR"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "TRCERR"
    bits = "24"
    type = "ro"
    shortdesc = '''Indicates if VICTLR.'''
    longdesc = '''TRCERR is supported'''
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "23:20"
    type = "ro"
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "19:16"
    type = "ro"
  [[register.field]]
    name = "CCITMIN"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "IDR4"
  type = "ro"
  width = 32
  description = "ID Register 4"
  default = "0x11170004"
  offset = "0x000001F0"
  [[register.field]]
    name = "NUMVMIDC"
    bits = "31:28"
    type = "ro"
  [[register.field]]
    name = "NUMCIDC"
    bits = "27:24"
    type = "ro"
  [[register.field]]
    name = "NUMSSCC"
    bits = "23:20"
    type = "ro"
  [[register.field]]
    name = "NUMRSPAIR"
    bits = "19:16"
    type = "ro"
  [[register.field]]
    name = "NUMPC"
    bits = "15:12"
    type = "ro"
  [[register.field]]
    name = "SUPPDAC"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "NUMDVC"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "NUMACPAIRS"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "IDR5"
  type = "ro"
  width = 32
  description = "ID Register 5"
  default = "0x28C70822"
  offset = "0x000001F4"
  [[register.field]]
    name = "REDFUNCNTR"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "NUMCNTR"
    bits = "30:28"
    type = "ro"
  [[register.field]]
    name = "NUMSEQSTATE"
    bits = "27:25"
    type = "ro"
  [[register.field]]
    name = "LPOVERRIDE"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "ATBTRIG"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "TRACEIDSIZE"
    bits = "21:16"
    type = "ro"
  [[register.field]]
    name = "NUMEXTINSEL"
    bits = "11:9"
    type = "ro"
  [[register.field]]
    name = "NUMEXTIN"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "RSCTLR2"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 2"
  default = "0x00000000"
  offset = "0x00000208"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR3"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 3"
  default = "0x00000000"
  offset = "0x0000020C"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR4"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 4"
  default = "0x00000000"
  offset = "0x00000210"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR5"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 5"
  default = "0x00000000"
  offset = "0x00000214"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR6"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 6"
  default = "0x00000000"
  offset = "0x00000218"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR7"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 7"
  default = "0x00000000"
  offset = "0x0000021C"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR8"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 8"
  default = "0x00000000"
  offset = "0x00000220"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR9"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 9"
  default = "0x00000000"
  offset = "0x00000224"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR10"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 10"
  default = "0x00000000"
  offset = "0x00000228"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR11"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 11"
  default = "0x00000000"
  offset = "0x0000022C"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR12"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 12"
  default = "0x00000000"
  offset = "0x00000230"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR13"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 13"
  default = "0x00000000"
  offset = "0x00000234"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR14"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 14"
  default = "0x00000000"
  offset = "0x00000238"
  [[register.field]]
    name = "PAIRINV"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "RSCTLR15"
  type = "rw"
  width = 32
  description = "Resource Selection Control Registers 15"
  default = "0x00000000"
  offset = "0x0000023C"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "INV"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "GROUP"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "SELECT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Selects one or more resources from the group that the GROUP field selects.'''
    longdesc = '''Each bit represents a resource from the selected group.'''
[[register]]
  name = "SSCCR0"
  type = "rw"
  width = 32
  description = "Single-Shot Comparator Control Register 0"
  default = "0x00000000"
  offset = "0x00000280"
  [[register.field]]
    name = "RST"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "ARC"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Selects one or more address range comparators for single-shot control.'''
    longdesc = '''Each bit represents an address range comparator pair.'''
  [[register.field]]
    name = "SAC"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Selects one or more single address comparators for single-shot control.'''
    longdesc = '''Each bit represents a single address comparator.'''
[[register]]
  name = "SSCSR0"
  type = "mixed"
  width = 32
  description = "Single-Shot Comparator Status Register 0"
  default = "0x00000000"
  offset = "0x000002A0"
  [[register.field]]
    name = "STATUS"
    bits = "31"
    type = "rw"
    shortdesc = '''Single-shot status bit.'''
    longdesc = '''Indicates if any of the selected comparators have matched. STATUS must be written to set an initial state when configuring the trace unit, if the single-shot comparator is to be used.'''
  [[register.field]]
    name = "DV"
    bits = "2"
    type = "ro"
    shortdesc = '''Data value comparator support bit.'''
    longdesc = '''Indicates if the trace unit supports data address with data value comparisons'''
  [[register.field]]
    name = "DA"
    bits = "1"
    type = "ro"
    shortdesc = '''Data address comparator support bit.'''
    longdesc = '''Indicates if the trace unit supports data address comparisons'''
  [[register.field]]
    name = "INST"
    bits = "0"
    type = "ro"
    shortdesc = '''Instruction address comparator support bit.'''
    longdesc = '''Indicates if the trace unit supports instruction address comparisons'''
[[register]]
  name = "OSLAR"
  type = "wo"
  width = 32
  description = "OS Lock Access Register"
  default = "0x00000000"
  offset = "0x00000300"
  [[register.field]]
    name = "LOCK"
    bits = "0"
    type = "wo"
[[register]]
  name = "OSLSR"
  type = "ro"
  width = 32
  description = "OS Lock Status Register"
  default = "0x0000000A"
  offset = "0x00000304"
  [[register.field]]
    name = "PRESENT"
    bits = "3"
    type = "ro"
    shortdesc = '''Indicates whether the OS Lock is implemented.'''
    longdesc = '''This bit is RES1, which indicates that the OS Lock is always implemented.'''
  [[register.field]]
    name = "BIT32"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "LOCKED"
    bits = "1"
    type = "ro"
    shortdesc = '''OS Lock status bit: When the trace unit core power domain is powered down the value is UNKNOWN.'''
    longdesc = '''The indicates if the trace unit core power domain is powered down.'''
[[register]]
  name = "PDCR"
  type = "rw"
  width = 32
  description = "Power Down Control Register"
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "PU"
    bits = "3"
    type = "rw"
    shortdesc = '''Powerup request bit: Typically, a trace unit drives a signal representing the value of this bit to a power controller to request that the trace unit core power domain is powered up.'''
    longdesc = '''However, if the trace unit and the processor are in the same power domain then the implementation might combine the PU status with a signal from the processor.'''
[[register]]
  name = "PDSR"
  type = "ro"
  width = 32
  description = "Power Down Status Register"
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "LOCKED"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "STICKYPD"
    bits = "1"
    type = "ro"
    shortdesc = '''Sticky powerdown status bit.'''
    longdesc = '''Indicates whether the trace register state is valid:After this register is read, if the Software Lock is unlocked and the trace unit core power domain is powered up, then the trace unit sets this bit to 0. The controls whether the Software Lock is locked.'''
  [[register.field]]
    name = "POWER"
    bits = "0"
    type = "ro"
[[register]]
  name = "ACVRN0_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 0"
  default = "0x00000000"
  offset = "0x00000400"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN0_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 0"
  default = "0x00000000"
  offset = "0x00000404"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN1_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 1"
  default = "0x00000000"
  offset = "0x00000408"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN1_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 1"
  default = "0x00000000"
  offset = "0x0000040C"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN2_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 2"
  default = "0x00000000"
  offset = "0x00000410"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN2_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 2"
  default = "0x00000000"
  offset = "0x00000414"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN3_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 3"
  default = "0x00000000"
  offset = "0x00000418"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN3_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 3"
  default = "0x00000000"
  offset = "0x0000041C"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN4_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 4"
  default = "0x00000000"
  offset = "0x00000420"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN4_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 4"
  default = "0x00000000"
  offset = "0x00000424"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN5_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 5"
  default = "0x00000000"
  offset = "0x00000428"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN5_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 5"
  default = "0x00000000"
  offset = "0x0000042C"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN6_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 6"
  default = "0x00000000"
  offset = "0x00000430"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN6_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 6"
  default = "0x00000000"
  offset = "0x00000434"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN7_31TO0"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 7"
  default = "0x00000000"
  offset = "0x00000438"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACVRN7_63TO32"
  type = "rw"
  width = 32
  description = "Address Comparator Value Registers 7"
  default = "0x00000000"
  offset = "0x0000043C"
  [[register.field]]
    name = "ADDRESS"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Address value.'''
    longdesc = '''The address comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then it must ignore those upper bits in the comparison. For example, in a system that supports both 32-bit and 64-bit addresses, when the processor is in 32-bit state the comparator must ignore the ADDRESS[63:32] bits.'''
[[register]]
  name = "ACATRN0"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x00000480"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN1"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x00000488"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN2"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x00000490"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN3"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x00000498"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN4"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x000004A0"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN5"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x000004A8"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN6"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x000004B0"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "ACATRN7"
  type = "rw"
  width = 32
  description = "Address Comparator Access Type Registers 0-7"
  default = "0x00000000"
  offset = "0x000004B8"
  [[register.field]]
    name = "DTBM"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "DATARANGE"
    bits = "20"
    type = "rw"
    shortdesc = '''Controls whether a data value comparison uses the single address comparator or the address range comparator:The trace unit ignores this field when DATAMATCH==0b00.'''
    longdesc = '''Supported only if the corresponding data value comparator is supported, otherwise this bit is RES0.'''
  [[register.field]]
    name = "DATASIZE"
    bits = "19:18"
    type = "rw"
  [[register.field]]
    name = "DATAMATCH"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "EXLEVEL_NS"
    bits = "15:12"
    type = "rw"
    shortdesc = '''In Non-secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[12]Exception level 0.'''
    longdesc = '''Bit[13]Exception level 1.Bit[14]Exception level 2.Bit[15]RAZ/WI. EXLEVEL_NS[3] is never implemented.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_NS. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "EXLEVEL_S"
    bits = "11:8"
    type = "rw"
    shortdesc = '''In Secure state, each bit controls whether a comparison can occur for the corresponding exception level:The exception levels are:Bit[8]Exception level 0.'''
    longdesc = '''Bit[9]Exception level 1.Bit[10]RAZ/WI. EXLEVEL_S[2] is never implemented.Bit[11]Exception level 3.The content of the field is IMPLEMENTATION DEFINED and is set by the value of IDR3.EXLEVEL_S. Unimplemented bits are RAZ/WI.'''
  [[register.field]]
    name = "CONTEXT"
    bits = "6:4"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMCIDFC > 0 or IDR4.NUMVMIDC > 0, selects a Context ID comparator or VMID comparator:and so on up to 0b111, which indicates comparator 7.The implemented width of this field is determined by the size of whichever of IDR4.NUMVMIDC and IDR4.NUMCIDC is larger. If the largest field is one bit long, then this field implements one bit, bit[4]. If the largest field is four bits long, then this field implements two bits, bits[5:4]. Unimplemented bits within the field are RAZ/WI.If IDR4.NUMCIDFC==0 and IDR4.NUMVMIDC==0, this field is RES0.'''
  [[register.field]]
    name = "CONTEXTTYPE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''If IDR4.'''
    longdesc = '''NUMVMIDC>0 and IDR4.NUMCIDC>0, this field controls whether the trace unit performs a Context ID comparison, a virtual machine identifier (VMID) comparison, or both comparisons:If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC>0, bit [3] is RES0 and bit[2] controls whether the trace unit performs a Context ID comparison, as with cases 0b00 and 0b01 above.If IDR4.NUMVMIDC==0 and IDR4.NUMCIDC==0, both bits are RES0.'''
  [[register.field]]
    name = "TYPE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls what type of comparison the trace unit performs:If IDR4.'''
    longdesc = '''SUPPDAC does not indicate that data address comparisons are implemented, then this field is RES0. This means that any comparison performed by this address comparator is an instruction address comparison.'''
[[register]]
  name = "CIDCVR0"
  type = "rw"
  width = 32
  description = "Context ID Comparator Value Register 0"
  default = "0x00000000"
  offset = "0x00000600"
  [[register.field]]
    name = "VALUE"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Context ID value.'''
    longdesc = '''The implemented width of this field is IMPLEMENTATION DEFINED and is set by IDR2.CIDSIZE. Unimplemented bits are RAZ/WI.After a processor reset, the ETM architecture assumes that the Context ID is zero until the processor updates the Context ID.'''
[[register]]
  name = "VMIDCVR0"
  type = "rw"
  width = 32
  description = "VMID Comparator Value Register 0"
  default = "0x00000000"
  offset = "0x00000640"
  [[register.field]]
    name = "VALUE"
    bits = "31:0"
    type = "rw"
    shortdesc = '''VMID value.'''
    longdesc = '''The implemented width of this field is IMPLEMENTATION DEFINED, and is set by IDR2.VMIDSIZE. Unimplemented bits are RAZ/WI.After a processor reset, the ETM architecture assumes that the VMID is zero until the processor updates the VMID.'''
[[register]]
  name = "CIDCCTLR0"
  type = "rw"
  width = 32
  description = "Context ID Comparator Control Register 0"
  default = "0x00000000"
  offset = "0x00000680"
  [[register.field]]
    name = "COMP"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Controls the mask value that the trace unit applies to n.'''
    longdesc = '''Each bit in this field corresponds to a byte in CIDCVRn. When a bit is'''
[[register]]
  name = "ITATBIDR"
  type = "rw"
  width = 32
  description = "Integration ATB Identification Register"
  default = "0x00000000"
  offset = "0x00000EE4"
  [[register.field]]
    name = "ID"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "ITIDATAR"
  type = "wo"
  width = 32
  description = "Integration Instruction ATB Data Register"
  default = "0x00000000"
  offset = "0x00000EEC"
  [[register.field]]
    name = "ATDATAM_31"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "ATDATAM_23"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "ATDATAM_15"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "ATDATAM_7"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ATDATAM_0"
    bits = "0"
    type = "wo"
[[register]]
  name = "ITIATBINR"
  type = "ro"
  width = 32
  description = "Integration Instruction ATB In Register"
  default = "0x00000000"
  offset = "0x00000EF4"
  [[register.field]]
    name = "AFVALIDM"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ATREADYM"
    bits = "0"
    type = "ro"
[[register]]
  name = "ITIATBOUTR"
  type = "wo"
  width = 32
  description = "Integration Instruction ATB Out Register"
  default = "0x00000000"
  offset = "0x00000EFC"
  [[register.field]]
    name = "BYTES"
    bits = "9:8"
    type = "wo"
  [[register.field]]
    name = "AFREADY"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ATVALID"
    bits = "0"
    type = "wo"
[[register]]
  name = "ITCTRL"
  type = "rw"
  width = 32
  description = "Integration Mode Control Register"
  default = "0x00000000"
  offset = "0x00000F00"
  [[register.field]]
    name = "ITEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "CLAIMSET"
  type = "rw"
  width = 32
  description = "Claim Tag Set Register"
  default = "0x0000000F"
  offset = "0x00000FA0"
  [[register.field]]
    name = "SET"
    bits = "7:0"
    type = "rw"
    shortdesc = '''When a write to one of these bits occurs, with the value:When a read occurs, the implemented bits in the SET field are RAO and therefore the value the register returns indicates how many SET bits are supported.'''
    longdesc = '''Any unimplemented bits in the SET field are RAZ. A debug agent can read this register to discover the width of the claim tag.Software must use the register to read the values of the claim tag and to clear a claim tag bit to 0.'''
[[register]]
  name = "CLAIMCLR"
  type = "rw"
  width = 32
  description = "Claim Tag Clear Register"
  default = "0x00000000"
  offset = "0x00000FA4"
  [[register.field]]
    name = "CLR"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DEVAFF0"
  type = "ro"
  width = 32
  description = "Device Affinity Register 0"
  default = "0x80000000"
  offset = "0x00000FA8"
  [[register.field]]
    name = "ETDEVAFF0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DEVAFF1"
  type = "ro"
  width = 32
  description = "Device Affinity Register 1"
  default = "0x00000000"
  offset = "0x00000FAC"
  [[register.field]]
    name = "ETDEVAFF1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "LAR"
  type = "wo"
  width = 32
  description = "Software Lock Access Register"
  default = "0x00000000"
  offset = "0x00000FB0"
  [[register.field]]
    name = "KEY"
    bits = "31:0"
    type = "wo"
    shortdesc = '''Writing the key value 0xC5ACCE55 to this field clears the lock, enabling write accesses to this component's registers through a memory-mapped interface.'''
    longdesc = '''Writing any other value to this register sets the lock, disabling write accesses to this component's registers through a memory mapped interface.Software can use the Software Lock to prevent accidental modification of the trace unit registers by software being debugged. For example, software that accidentally initializes an incorrect region of memory might disable the trace unit and make it impossible to trace the software.'''
[[register]]
  name = "LSR"
  type = "ro"
  width = 32
  description = "Software Lock Status Register"
  default = "0x00000000"
  offset = "0x00000FB4"
  [[register.field]]
    name = "NTT"
    bits = "2"
    type = "ro"
    shortdesc = '''Not thirty-two bit access required.'''
    longdesc = '''RAZ.'''
  [[register.field]]
    name = "SLK"
    bits = "1"
    type = "ro"
    shortdesc = '''Software lock status for this component.'''
    longdesc = '''Possible values of this field are'''
  [[register.field]]
    name = "SLI"
    bits = "0"
    type = "ro"
    shortdesc = '''Software lock implemented.'''
    longdesc = '''RAO.'''
[[register]]
  name = "AUTHSTATUS"
  type = "ro"
  width = 32
  description = "Authentication Status Register"
  default = "0x00000088"
  offset = "0x00000FB8"
  [[register.field]]
    name = "SNID"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "SID"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "NSNID"
    bits = "3:2"
    type = "ro"
  [[register.field]]
    name = "NSID"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DEVARCH"
  type = "ro"
  width = 32
  description = "Device Architecture Register"
  default = "0x47704A13"
  offset = "0x00000FBC"
  [[register.field]]
    name = "ARCHITECT"
    bits = "31:21"
    type = "ro"
    shortdesc = '''Defines the architecture of the component.'''
    longdesc = '''For trace, this is ARM Limited.Bits [31:28] are the JEP 106 continuation code, 0x4.Bits [27:21] are the JEP 106 ID code, 0x3B.'''
  [[register.field]]
    name = "PRESENT"
    bits = "20"
    type = "ro"
    shortdesc = '''When set to 1, indicates that the DEVARCH is present.'''
    longdesc = '''This field is RAO.'''
  [[register.field]]
    name = "REVISION"
    bits = "19:16"
    type = "ro"
    shortdesc = '''Defines the architecture revision.'''
    longdesc = '''For architectures defined by ARM this is the minor revision.For trace, the revision defined by ETMv4 is 0x0.All other values are reserved.'''
  [[register.field]]
    name = "ARCHID"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Defines this part to be a v8-A debug component.'''
    longdesc = '''For architectures defined by ARM this is further subdivided.For trace, bits [15:12] are the architecture version, 0x4; bits [11:0] are the architecture part number, 0xA13.This corresponds to trace architecture version ETMv4.'''
[[register]]
  name = "DEVID"
  type = "ro"
  width = 32
  description = "Device ID Register"
  default = "0x00000000"
  offset = "0x00000FC8"
  [[register.field]]
    name = "DEVID"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DEVTYPE"
  type = "ro"
  width = 32
  description = "Device Type Register"
  default = "0x00000013"
  offset = "0x00000FCC"
  [[register.field]]
    name = "SUB"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Returns 0x1, to indicate that the ETM generates processor trace.'''
    longdesc = '''All other values are reserved.'''
  [[register.field]]
    name = "MAIN"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Returns 0x3, to indicate that the ETM is a trace source.'''
    longdesc = '''All other values are reserved.'''
[[register]]
  name = "PIDR4"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 4"
  default = "0x00000004"
  offset = "0x00000FD0"
  [[register.field]]
    name = "SIZE"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Size of the component.'''
    longdesc = '''The ETM memory map occupies 4KB.'''
  [[register.field]]
    name = "DES_2"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Designer, JEP106 continuation code.'''
    longdesc = '''For ARM Limited, this field is 0b0100.'''
[[register]]
  name = "PIDR5"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 5-7"
  default = "0x00000000"
  offset = "0x00000FD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR6"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 6-7"
  default = "0x00000000"
  offset = "0x00000FD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR7"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 7-7"
  default = "0x00000000"
  offset = "0x00000FDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR0"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 0"
  default = "0x0000005D"
  offset = "0x00000FE0"
  [[register.field]]
    name = "PART_0"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "PIDR1"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 1"
  default = "0x000000B9"
  offset = "0x00000FE4"
  [[register.field]]
    name = "DES_0"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Designer, bits[3:0] of JEP106 ID code.'''
    longdesc = '''For ARM Limited, this field is 0b1011.'''
  [[register.field]]
    name = "PART_1"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PIDR2"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 2"
  default = "0x0000004B"
  offset = "0x00000FE8"
  [[register.field]]
    name = "REVISION"
    bits = "7:4"
    type = "ro"
    shortdesc = '''The IMPLEMENTATION DEFINED revision number for the ETM implementation.'''
    longdesc = '''See also IDR1.REVISION.'''
  [[register.field]]
    name = "JEDEC"
    bits = "3"
    type = "ro"
    shortdesc = '''RAO.'''
    longdesc = '''Indicates a JEP106 identity code is used.'''
  [[register.field]]
    name = "DES_1"
    bits = "2:0"
    type = "ro"
    shortdesc = '''Designer, most significant bits of JEP106 ID code.'''
    longdesc = '''For ARM Limited, this field is 0b011.'''
[[register]]
  name = "PIDR3"
  type = "ro"
  width = 32
  description = "Peripheral Identification Register 3"
  default = "0x00000000"
  offset = "0x00000FEC"
  [[register.field]]
    name = "REVAND"
    bits = "7:4"
    type = "ro"
    shortdesc = '''The IMPLEMENTATION DEFINED manufacturing revision number for the implementation.'''
    longdesc = '''After silicon is available, if metal fixes are necessary, the manufacturer can alter the top metal layer so that this field can indicate any post-fab silicon changes.'''
  [[register.field]]
    name = "CMOD"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Customer modified.'''
    longdesc = '''Indicates someone other than the Designer has modified the component.'''
[[register]]
  name = "CIDR0"
  type = "ro"
  width = 32
  description = "Component Identification Register 0"
  default = "0x0000000D"
  offset = "0x00000FF0"
  [[register.field]]
    name = "PRMBL_0"
    bits = "7:0"
    type = "ro"
    shortdesc = '''Preamble.'''
    longdesc = '''Must read as 0x0D.'''
[[register]]
  name = "CIDR1"
  type = "ro"
  width = 32
  description = "Component Identification Register 1"
  default = "0x00000090"
  offset = "0x00000FF4"
  [[register.field]]
    name = "CLASS"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Component class.'''
    longdesc = '''Reads as 0x9, to indicate that the ETM is a debug component, with CoreSight architecture compliant management registers.'''
  [[register.field]]
    name = "PRMBL_1"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Preamble.'''
    longdesc = '''Must read as 0x0.'''
[[register]]
  name = "CIDR2"
  type = "ro"
  width = 32
  description = "Component Identification Register 2"
  default = "0x00000005"
  offset = "0x00000FF8"
  [[register.field]]
    name = "PRMBL_2"
    bits = "7:0"
    type = "ro"
    shortdesc = '''Preamble.'''
    longdesc = '''Must read as 0x05.'''
[[register]]
  name = "CIDR3"
  type = "ro"
  width = 32
  description = "Component Identification Register 3"
  default = "0x000000B1"
  offset = "0x00000FFC"
  [[register.field]]
    name = "PRMBL_3"
    bits = "7:0"
    type = "ro"
    shortdesc = '''Preamble.'''
    longdesc = '''Must read as 0xB1.'''
