// Seed: 882284525
`default_nettype id_2 `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output reg id_11,
    input id_12,
    input id_13,
    input id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18,
    output id_19,
    input reg id_20,
    output logic id_21,
    output id_22
);
  assign id_11 = 1;
  type_37(
      1, id_7, id_6
  );
  assign id_2 = id_13;
  always @(posedge id_4) id_19 <= id_20;
  function id_23;
    logic id_24;
    begin
      id_11 <= !{1'b0{1}};
    end
  endfunction
  logic id_25;
  logic id_26;
  logic id_27;
endmodule
