{
  "design": {
    "design_info": {
      "boundary_crc": "0xBB49FA3234AD1C0F",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../FFT_Final_VIO.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "vio_0": "",
      "main_cordic_fft_0": "",
      "ila_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "16"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT10_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT11_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT12_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT13_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT14_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT15_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT5_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT6_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT7_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT8_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT9_WIDTH": {
            "value": "16"
          }
        }
      },
      "main_cordic_fft_0": {
        "vlnv": "xilinx.com:module_ref:main_cordic_fft:1.0",
        "xci_name": "design_1_main_cordic_fft_0_0",
        "xci_path": "ip\\design_1_main_cordic_fft_0_0\\design_1_main_cordic_fft_0_0.xci",
        "inst_hier_path": "main_cordic_fft_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "main_cordic_fft",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xin1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin6": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin7": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xin8": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin6": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin7": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "yin8": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "xout": {
            "direction": "O",
            "left": "128",
            "right": "0"
          },
          "yout": {
            "direction": "O",
            "left": "128",
            "right": "0"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "129"
          },
          "C_PROBE1_WIDTH": {
            "value": "129"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "vio_0/clk",
          "main_cordic_fft_0/clock",
          "ila_0/clk"
        ]
      },
      "main_cordic_fft_0_xout": {
        "ports": [
          "main_cordic_fft_0/xout",
          "vio_0/probe_in0",
          "ila_0/probe0"
        ]
      },
      "main_cordic_fft_0_yout": {
        "ports": [
          "main_cordic_fft_0/yout",
          "vio_0/probe_in1",
          "ila_0/probe1"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "main_cordic_fft_0/xin1"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "main_cordic_fft_0/xin2"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "main_cordic_fft_0/xin3"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "main_cordic_fft_0/xin4"
        ]
      },
      "vio_0_probe_out4": {
        "ports": [
          "vio_0/probe_out4",
          "main_cordic_fft_0/xin5"
        ]
      },
      "vio_0_probe_out5": {
        "ports": [
          "vio_0/probe_out5",
          "main_cordic_fft_0/xin6"
        ]
      },
      "vio_0_probe_out6": {
        "ports": [
          "vio_0/probe_out6",
          "main_cordic_fft_0/xin7"
        ]
      },
      "vio_0_probe_out7": {
        "ports": [
          "vio_0/probe_out7",
          "main_cordic_fft_0/xin8"
        ]
      },
      "vio_0_probe_out8": {
        "ports": [
          "vio_0/probe_out8",
          "main_cordic_fft_0/yin1"
        ]
      },
      "vio_0_probe_out9": {
        "ports": [
          "vio_0/probe_out9",
          "main_cordic_fft_0/yin2"
        ]
      },
      "vio_0_probe_out10": {
        "ports": [
          "vio_0/probe_out10",
          "main_cordic_fft_0/yin3"
        ]
      },
      "vio_0_probe_out11": {
        "ports": [
          "vio_0/probe_out11",
          "main_cordic_fft_0/yin4"
        ]
      },
      "vio_0_probe_out12": {
        "ports": [
          "vio_0/probe_out12",
          "main_cordic_fft_0/yin5"
        ]
      },
      "vio_0_probe_out13": {
        "ports": [
          "vio_0/probe_out13",
          "main_cordic_fft_0/yin6"
        ]
      },
      "vio_0_probe_out14": {
        "ports": [
          "vio_0/probe_out14",
          "main_cordic_fft_0/yin7"
        ]
      },
      "vio_0_probe_out15": {
        "ports": [
          "vio_0/probe_out15",
          "main_cordic_fft_0/yin8"
        ]
      }
    }
  }
}