int F_1 ( struct V_1 * V_2 )\r\n{\r\nconst struct V_3 * V_4 ;\r\nstruct V_1 * V_5 ;\r\nV_4 = F_2 ( V_2 -> V_6 ) ;\r\nif ( ! V_4 )\r\nreturn 0 ;\r\nV_2 -> V_7 = V_8 [ V_2 -> V_9 ] ;\r\nV_5 = (struct V_1 * ) ( ( long ) V_2 + V_2 -> V_7 ) ;\r\nV_5 -> V_10 = V_2 -> V_10 ;\r\nV_5 -> V_9 = 0 ;\r\nV_5 -> V_6 = V_4 -> V_4 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\nreturn 1 ;\r\n}\r\nT_1 int\r\nF_3 ( int V_12 , int V_13 , T_2 V_14 )\r\n{\r\nV_14 &= V_15 ;\r\nF_4 ( & V_16 -> V_17 -> V_18 ) ;\r\nV_16 -> V_19 = V_16 -> V_20 ;\r\nF_5 ( & V_16 -> V_20 , V_14 ) ;\r\nF_6 () ;\r\nF_7 ( & V_16 -> V_17 -> V_18 ) ;\r\nV_16 -> V_21 = V_22 ;\r\nF_8 () ;\r\nF_9 () ;\r\nreturn - V_23 ;\r\n}\r\nT_1 int\r\nF_10 ( int V_24 , const struct V_25 T_3 * V_26 ,\r\nstruct V_25 T_3 * V_27 )\r\n{\r\nstruct V_28 V_29 , V_30 ;\r\nint V_31 ;\r\nif ( V_26 ) {\r\nT_2 V_14 ;\r\nif ( ! F_11 ( V_32 , V_26 , sizeof( * V_26 ) ) ||\r\nF_12 ( V_29 . V_33 . V_34 , & V_26 -> V_34 ) ||\r\nF_12 ( V_29 . V_33 . V_35 , & V_26 -> V_35 ) ||\r\nF_12 ( V_29 . V_33 . V_36 , & V_26 -> V_36 ) ||\r\nF_12 ( V_14 , & V_26 -> V_37 ) )\r\nreturn - V_38 ;\r\nF_5 ( & V_29 . V_33 . V_37 , V_14 ) ;\r\n}\r\nV_31 = F_13 ( V_24 , V_26 ? & V_29 : NULL , V_27 ? & V_30 : NULL ) ;\r\nif ( ! V_31 && V_27 ) {\r\nif ( ! F_11 ( V_39 , V_27 , sizeof( * V_27 ) ) ||\r\nF_14 ( V_30 . V_33 . V_34 , & V_27 -> V_34 ) ||\r\nF_14 ( V_30 . V_33 . V_35 , & V_27 -> V_35 ) ||\r\nF_14 ( V_30 . V_33 . V_36 , & V_27 -> V_36 ) ||\r\nF_14 ( V_30 . V_33 . V_37 . V_24 [ 0 ] , & V_27 -> V_37 ) )\r\nreturn - V_38 ;\r\n}\r\nreturn V_31 ;\r\n}\r\nT_1 int\r\nF_15 ( const T_4 T_3 * V_40 , T_4 T_3 * V_41 )\r\n{\r\nreturn F_16 ( V_40 , V_41 , F_17 () ) ;\r\n}\r\nstatic inline int F_18 ( struct V_42 * V_43 )\r\n{\r\nint V_44 = 1 ;\r\nif ( V_45 ) {\r\nmemcpy ( V_16 -> V_46 . V_47 , V_43 -> V_48 , 12 ) ;\r\nmemcpy ( V_16 -> V_46 . V_49 , V_43 -> V_50 , 24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_51 ? V_43 -> V_52 [ 2 ] : V_43 -> V_52 [ 0 ] ) {\r\nif ( ! V_51 && ( V_43 -> V_52 [ 0 ] != V_53 ) )\r\ngoto V_54;\r\nif ( V_55 ) {\r\nif ( V_56 & V_57 &&\r\n! ( V_43 -> V_52 [ 1 ] == 0x18 || V_43 -> V_52 [ 1 ] == 0xb4 ) )\r\ngoto V_54;\r\nif ( V_56 & V_58 &&\r\n! ( V_43 -> V_52 [ 1 ] == 0x38 || V_43 -> V_52 [ 1 ] == 0xd4 ) )\r\ngoto V_54;\r\n} else if ( V_59 ) {\r\nif ( ! ( V_43 -> V_52 [ 1 ] == 0x00 ||\r\nV_43 -> V_52 [ 1 ] == 0x28 ||\r\nV_43 -> V_52 [ 1 ] == 0x60 ) )\r\ngoto V_54;\r\n} else if ( V_51 ) {\r\nif ( ! ( V_43 -> V_52 [ 3 ] == 0x00 ||\r\nV_43 -> V_52 [ 3 ] == 0x60 ||\r\nV_43 -> V_52 [ 3 ] == 0xe0 ) )\r\ngoto V_54;\r\n} else\r\ngoto V_54;\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %0,%%fp0-%%fp1\n\t"\r\n"fmoveml %1,%%fpcr/%%fpsr/%%fpiar\n\t"\r\n".chip 68k"\r\n:\r\n: "m" (*sc->sc_fpregs), "m" (*sc->sc_fpcntl));\r\n}\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"frestore %0\n\t"\r\n".chip 68k" : : "m" (*sc->sc_fpstate));\r\nV_44 = 0 ;\r\nV_54:\r\nreturn V_44 ;\r\n}\r\nstatic inline int F_19 ( struct V_60 T_3 * V_61 )\r\n{\r\nunsigned char V_62 [ V_63 ] ;\r\nint V_64 = V_51 ? 8 : 0 ;\r\nT_5 V_65 ;\r\nint V_44 = 1 ;\r\nif ( V_45 ) {\r\nif ( F_20 ( V_16 -> V_46 . V_47 ,\r\nV_61 -> V_66 . V_65 . V_67 , 12 ) )\r\ngoto V_54;\r\nif ( F_20 ( V_16 -> V_46 . V_49 ,\r\nV_61 -> V_66 . V_65 . V_68 , 96 ) )\r\ngoto V_54;\r\nreturn 0 ;\r\n}\r\nif ( F_12 ( * ( long * ) V_62 , ( long T_3 * ) & V_61 -> V_69 ) )\r\ngoto V_54;\r\nif ( V_51 ? V_62 [ 2 ] : V_62 [ 0 ] ) {\r\nif ( ! V_51 )\r\nV_64 = V_62 [ 1 ] ;\r\nif ( ! V_51 && ( V_62 [ 0 ] != V_53 ) )\r\ngoto V_54;\r\nif ( V_55 ) {\r\nif ( V_56 & V_57 &&\r\n! ( V_64 == 0x18 || V_64 == 0xb4 ) )\r\ngoto V_54;\r\nif ( V_56 & V_58 &&\r\n! ( V_64 == 0x38 || V_64 == 0xd4 ) )\r\ngoto V_54;\r\n} else if ( V_59 ) {\r\nif ( ! ( V_64 == 0x00 ||\r\nV_64 == 0x28 ||\r\nV_64 == 0x60 ) )\r\ngoto V_54;\r\n} else if ( V_51 ) {\r\nif ( ! ( V_62 [ 3 ] == 0x00 ||\r\nV_62 [ 3 ] == 0x60 ||\r\nV_62 [ 3 ] == 0xe0 ) )\r\ngoto V_54;\r\n} else\r\ngoto V_54;\r\nif ( F_20 ( & V_65 , & V_61 -> V_66 . V_65 ,\r\nsizeof( V_65 ) ) )\r\ngoto V_54;\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %0,%%fp0-%%fp7\n\t"\r\n"fmoveml %1,%%fpcr/%%fpsr/%%fpiar\n\t"\r\n".chip 68k"\r\n:\r\n: "m" (*fpregs.f_fpregs),\r\n"m" (*fpregs.f_fpcntl));\r\n}\r\nif ( V_64 &&\r\nF_20 ( V_62 + 4 , ( long T_3 * ) & V_61 -> V_69 + 1 ,\r\nV_64 ) )\r\ngoto V_54;\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"frestore %0\n\t"\r\n".chip 68k" : : "m" (*fpstate));\r\nV_44 = 0 ;\r\nV_54:\r\nreturn V_44 ;\r\n}\r\nstatic int F_21 ( struct V_1 * V_2 , int V_70 ,\r\nvoid T_3 * V_49 )\r\n{\r\nint V_71 = V_8 [ V_70 >> 12 ] ;\r\nif ( V_71 < 0 ) {\r\n#ifdef F_22\r\nF_23 ( L_1 ) ;\r\n#endif\r\nreturn 1 ;\r\n}\r\nif ( ! V_71 ) {\r\nV_2 -> V_9 = V_70 >> 12 ;\r\nV_2 -> V_10 = V_70 & 0xfff ;\r\n} else {\r\nstruct V_72 * V_73 = (struct V_72 * ) V_2 - 1 ;\r\nunsigned long V_74 [ V_71 / 2 ] ;\r\nif ( F_24 ( V_74 + V_71 / 4 , V_49 , V_71 ) )\r\nreturn 1 ;\r\nV_2 -> V_9 = V_70 >> 12 ;\r\nV_2 -> V_10 = V_70 & 0xfff ;\r\n#define F_25 (sizeof(struct pt_regs)+sizeof(struct switch_stack))\r\n__asm__ __volatile__\r\n(" movel %0,%/a0\n\t"\r\n" subl %1,%/a0\n\t"\r\n" movel %/a0,%/sp\n\t"\r\n"1: movel %0@+,%/a0@+\n\t"\r\n" dbra %2,1b\n\t"\r\n" lea %/sp@(%c3),%/a0\n\t"\r\n" lsrl #2,%1\n\t"\r\n" subql #1,%1\n\t"\r\n"2: movel %4@+,%/a0@+\n\t"\r\n" dbra %1,2b\n\t"\r\n" bral ret_from_signal\n"\r\n:\r\n: "a" (sw), "d" (fsize), "d" (frame_offset/4-1),\r\n"n" (frame_offset), "a" (buf + fsize/4)\r\n: "a0");\r\n#undef F_25\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int\r\nF_26 ( struct V_1 * V_2 , struct V_42 T_3 * V_75 , void T_3 * V_49 )\r\n{\r\nint V_70 ;\r\nstruct V_42 V_76 ;\r\nint V_44 ;\r\nF_27 () -> V_77 . V_78 = V_79 ;\r\nif ( F_24 ( & V_76 , V_75 , sizeof( V_76 ) ) )\r\ngoto V_80;\r\nV_2 -> V_81 = V_76 . V_82 ;\r\nV_2 -> V_83 = V_76 . V_84 ;\r\nV_2 -> V_85 = V_76 . V_86 ;\r\nV_2 -> V_87 = V_76 . V_88 ;\r\nV_2 -> V_11 = ( V_2 -> V_11 & 0xff00 ) | ( V_76 . V_89 & 0xff ) ;\r\nV_2 -> V_6 = V_76 . V_90 ;\r\nV_2 -> V_91 = - 1 ;\r\nF_28 ( V_76 . V_92 ) ;\r\nV_70 = V_76 . V_93 ;\r\nV_44 = F_18 ( & V_76 ) ;\r\nif ( V_44 || F_21 ( V_2 , V_70 , V_49 ) )\r\ngoto V_80;\r\nreturn 0 ;\r\nV_80:\r\nreturn 1 ;\r\n}\r\nstatic inline int\r\nF_29 ( struct V_1 * V_2 , struct V_72 * V_73 ,\r\nstruct V_60 T_3 * V_61 )\r\n{\r\nint V_94 ;\r\nT_6 T_3 * V_95 = V_61 -> V_66 . V_95 ;\r\nunsigned long V_96 ;\r\nint V_44 ;\r\nF_27 () -> V_77 . V_78 = V_79 ;\r\nV_44 = F_12 ( V_94 , & V_61 -> V_66 . V_97 ) ;\r\nif ( V_94 != V_98 )\r\ngoto V_80;\r\nV_44 |= F_12 ( V_2 -> V_81 , & V_95 [ 0 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_83 , & V_95 [ 1 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_99 , & V_95 [ 2 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_100 , & V_95 [ 3 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_101 , & V_95 [ 4 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_102 , & V_95 [ 5 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_103 , & V_95 [ 6 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_104 , & V_95 [ 7 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_85 , & V_95 [ 8 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_87 , & V_95 [ 9 ] ) ;\r\nV_44 |= F_12 ( V_2 -> V_105 , & V_95 [ 10 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_106 , & V_95 [ 11 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_107 , & V_95 [ 12 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_108 , & V_95 [ 13 ] ) ;\r\nV_44 |= F_12 ( V_73 -> V_109 , & V_95 [ 14 ] ) ;\r\nV_44 |= F_12 ( V_96 , & V_95 [ 15 ] ) ;\r\nF_28 ( V_96 ) ;\r\nV_44 |= F_12 ( V_2 -> V_6 , & V_95 [ 16 ] ) ;\r\nV_44 |= F_12 ( V_94 , & V_95 [ 17 ] ) ;\r\nV_2 -> V_11 = ( V_2 -> V_11 & 0xff00 ) | ( V_94 & 0xff ) ;\r\nV_2 -> V_91 = - 1 ;\r\nV_44 |= F_12 ( V_94 , & V_61 -> V_110 ) ;\r\nV_44 |= F_19 ( V_61 ) ;\r\nif ( V_44 || F_16 ( & V_61 -> V_111 , NULL , V_96 ) == - V_38 )\r\ngoto V_80;\r\nif ( F_21 ( V_2 , V_94 , & V_61 -> V_112 ) )\r\ngoto V_80;\r\nreturn 0 ;\r\nV_80:\r\nreturn 1 ;\r\n}\r\nT_1 int F_30 ( unsigned long V_113 )\r\n{\r\nstruct V_72 * V_73 = (struct V_72 * ) & V_113 ;\r\nstruct V_1 * V_2 = (struct V_1 * ) ( V_73 + 1 ) ;\r\nunsigned long V_96 = F_17 () ;\r\nstruct V_114 T_3 * V_115 = (struct V_114 T_3 * ) ( V_96 - 4 ) ;\r\nT_7 V_116 ;\r\nif ( ! F_11 ( V_32 , V_115 , sizeof( * V_115 ) ) )\r\ngoto V_80;\r\nif ( F_12 ( V_116 . V_24 [ 0 ] , & V_115 -> V_43 . V_117 ) ||\r\n( V_118 > 1 &&\r\nF_20 ( & V_116 . V_24 [ 1 ] , & V_115 -> V_119 ,\r\nsizeof( V_115 -> V_119 ) ) ) )\r\ngoto V_80;\r\nF_31 ( & V_116 , ~ V_15 ) ;\r\nV_16 -> V_20 = V_116 ;\r\nF_6 () ;\r\nif ( F_26 ( V_2 , & V_115 -> V_43 , V_115 + 1 ) )\r\ngoto V_80;\r\nreturn V_2 -> V_81 ;\r\nV_80:\r\nF_32 ( V_120 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 int F_33 ( unsigned long V_113 )\r\n{\r\nstruct V_72 * V_73 = (struct V_72 * ) & V_113 ;\r\nstruct V_1 * V_2 = (struct V_1 * ) ( V_73 + 1 ) ;\r\nunsigned long V_96 = F_17 () ;\r\nstruct V_121 T_3 * V_115 = (struct V_121 T_3 * ) ( V_96 - 4 ) ;\r\nT_7 V_116 ;\r\nif ( ! F_11 ( V_32 , V_115 , sizeof( * V_115 ) ) )\r\ngoto V_80;\r\nif ( F_20 ( & V_116 , & V_115 -> V_61 . V_122 , sizeof( V_116 ) ) )\r\ngoto V_80;\r\nF_31 ( & V_116 , ~ V_15 ) ;\r\nV_16 -> V_20 = V_116 ;\r\nF_6 () ;\r\nif ( F_29 ( V_2 , V_73 , & V_115 -> V_61 ) )\r\ngoto V_80;\r\nreturn V_2 -> V_81 ;\r\nV_80:\r\nF_32 ( V_120 , V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_34 ( struct V_42 * V_43 , struct V_1 * V_2 )\r\n{\r\nif ( V_45 ) {\r\nmemcpy ( V_43 -> V_48 , V_16 -> V_46 . V_47 , 12 ) ;\r\nmemcpy ( V_43 -> V_50 , V_16 -> V_46 . V_49 , 24 ) ;\r\nreturn;\r\n}\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fsave %0\n\t"\r\n".chip 68k"\r\n: : "m" (*sc->sc_fpstate) : "memory");\r\nif ( V_51 ? V_43 -> V_52 [ 2 ] : V_43 -> V_52 [ 0 ] ) {\r\nV_53 = V_43 -> V_52 [ 0 ] ;\r\nif ( V_55 &&\r\nV_2 -> V_10 >= ( V_123 * 4 ) &&\r\nV_2 -> V_10 <= ( V_124 * 4 ) ) {\r\nif ( * ( unsigned short * ) V_43 -> V_52 == 0x1f38 )\r\nV_43 -> V_52 [ 0x38 ] |= 1 << 3 ;\r\n}\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %%fp0-%%fp1,%0\n\t"\r\n"fmoveml %%fpcr/%%fpsr/%%fpiar,%1\n\t"\r\n".chip 68k"\r\n: "=m" (*sc->sc_fpregs),\r\n"=m" (*sc->sc_fpcntl)\r\n:\r\n: "memory");\r\n}\r\n}\r\nstatic inline int F_35 ( struct V_60 T_3 * V_61 , struct V_1 * V_2 )\r\n{\r\nunsigned char V_62 [ V_63 ] ;\r\nint V_64 = V_51 ? 8 : 0 ;\r\nint V_44 = 0 ;\r\nif ( V_45 ) {\r\nV_44 |= F_36 ( V_61 -> V_66 . V_65 . V_67 ,\r\nV_16 -> V_46 . V_47 , 12 ) ;\r\nV_44 |= F_36 ( V_61 -> V_66 . V_65 . V_68 ,\r\nV_16 -> V_46 . V_49 , 96 ) ;\r\nreturn V_44 ;\r\n}\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fsave %0\n\t"\r\n".chip 68k"\r\n: : "m" (*fpstate) : "memory");\r\nV_44 |= F_14 ( * ( long * ) V_62 , ( long T_3 * ) & V_61 -> V_69 ) ;\r\nif ( V_51 ? V_62 [ 2 ] : V_62 [ 0 ] ) {\r\nT_5 V_65 ;\r\nif ( ! V_51 )\r\nV_64 = V_62 [ 1 ] ;\r\nV_53 = V_62 [ 0 ] ;\r\nif ( V_55 &&\r\nV_2 -> V_10 >= ( V_123 * 4 ) &&\r\nV_2 -> V_10 <= ( V_124 * 4 ) ) {\r\nif ( * ( unsigned short * ) V_62 == 0x1f38 )\r\nV_62 [ 0x38 ] |= 1 << 3 ;\r\n}\r\n__asm__ volatile (".chip 68k/68881\n\t"\r\n"fmovemx %%fp0-%%fp7,%0\n\t"\r\n"fmoveml %%fpcr/%%fpsr/%%fpiar,%1\n\t"\r\n".chip 68k"\r\n: "=m" (*fpregs.f_fpregs),\r\n"=m" (*fpregs.f_fpcntl)\r\n:\r\n: "memory");\r\nV_44 |= F_36 ( & V_61 -> V_66 . V_65 , & V_65 ,\r\nsizeof( V_65 ) ) ;\r\n}\r\nif ( V_64 )\r\nV_44 |= F_36 ( ( long T_3 * ) & V_61 -> V_69 + 1 , V_62 + 4 ,\r\nV_64 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic void F_37 ( struct V_42 * V_43 , struct V_1 * V_2 ,\r\nunsigned long V_14 )\r\n{\r\nV_43 -> V_117 = V_14 ;\r\nV_43 -> V_92 = F_17 () ;\r\nV_43 -> V_82 = V_2 -> V_81 ;\r\nV_43 -> V_84 = V_2 -> V_83 ;\r\nV_43 -> V_86 = V_2 -> V_85 ;\r\nV_43 -> V_88 = V_2 -> V_87 ;\r\nV_43 -> V_89 = V_2 -> V_11 ;\r\nV_43 -> V_90 = V_2 -> V_6 ;\r\nV_43 -> V_93 = V_2 -> V_9 << 12 | V_2 -> V_10 ;\r\nF_34 ( V_43 , V_2 ) ;\r\n}\r\nstatic inline int F_38 ( struct V_60 T_3 * V_61 , struct V_1 * V_2 )\r\n{\r\nstruct V_72 * V_73 = (struct V_72 * ) V_2 - 1 ;\r\nT_6 T_3 * V_95 = V_61 -> V_66 . V_95 ;\r\nint V_44 = 0 ;\r\nV_44 |= F_14 ( V_98 , & V_61 -> V_66 . V_97 ) ;\r\nV_44 |= F_14 ( V_2 -> V_81 , & V_95 [ 0 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_83 , & V_95 [ 1 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_99 , & V_95 [ 2 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_100 , & V_95 [ 3 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_101 , & V_95 [ 4 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_102 , & V_95 [ 5 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_103 , & V_95 [ 6 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_104 , & V_95 [ 7 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_85 , & V_95 [ 8 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_87 , & V_95 [ 9 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_105 , & V_95 [ 10 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_106 , & V_95 [ 11 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_107 , & V_95 [ 12 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_108 , & V_95 [ 13 ] ) ;\r\nV_44 |= F_14 ( V_73 -> V_109 , & V_95 [ 14 ] ) ;\r\nV_44 |= F_14 ( F_17 () , & V_95 [ 15 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_6 , & V_95 [ 16 ] ) ;\r\nV_44 |= F_14 ( V_2 -> V_11 , & V_95 [ 17 ] ) ;\r\nV_44 |= F_14 ( ( V_2 -> V_9 << 12 ) | V_2 -> V_10 , & V_61 -> V_110 ) ;\r\nV_44 |= F_35 ( V_61 , V_2 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic inline void F_39 ( unsigned long V_125 )\r\n{\r\nif ( V_59 ) {\r\nunsigned long V_94 ;\r\n__asm__ __volatile__ (".chip 68040\n\t"\r\n"nop\n\t"\r\n"ptestr (%1)\n\t"\r\n"movec %%mmusr,%0\n\t"\r\n".chip 68k"\r\n: "=r" (temp)\r\n: "a" (vaddr));\r\nV_94 &= V_126 ;\r\nV_94 |= V_125 & ~ V_126 ;\r\n__asm__ __volatile__ (".chip 68040\n\t"\r\n"nop\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (temp));\r\n}\r\nelse if ( V_51 ) {\r\nunsigned long V_94 ;\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"plpar (%0)\n\t"\r\n".chip 68k"\r\n: "=a" (temp)\r\n: "0" (vaddr));\r\n__asm__ __volatile__ (".chip 68060\n\t"\r\n"cpushl %%bc,(%0)\n\t"\r\n".chip 68k"\r\n: : "a" (temp));\r\n}\r\nelse {\r\nunsigned long V_94 ;\r\nasm volatile ("movec %%cacr,%0" : "=r" (temp));\r\nV_94 += 4 ;\r\nasm volatile ("movec %0,%%caar\n\t"\r\n"movec %1,%%cacr"\r\n: : "r" (vaddr), "r" (temp));\r\nasm volatile ("movec %0,%%caar\n\t"\r\n"movec %1,%%cacr"\r\n: : "r" (vaddr + 4), "r" (temp));\r\n}\r\n}\r\nstatic inline void T_3 *\r\nF_40 ( struct V_28 * V_127 , struct V_1 * V_2 , T_8 V_128 )\r\n{\r\nunsigned long V_96 ;\r\nV_96 = F_17 () ;\r\nif ( V_127 -> V_33 . V_36 & V_129 ) {\r\nif ( ! F_41 ( V_96 ) )\r\nV_96 = V_16 -> V_130 + V_16 -> V_131 ;\r\n}\r\nreturn ( void T_3 * ) ( ( V_96 - V_128 ) & - 8UL ) ;\r\n}\r\nstatic int F_42 ( int V_24 , struct V_28 * V_127 ,\r\nT_7 * V_116 , struct V_1 * V_2 )\r\n{\r\nstruct V_114 T_3 * V_115 ;\r\nint V_71 = V_8 [ V_2 -> V_9 ] ;\r\nstruct V_42 V_76 ;\r\nint V_44 = 0 ;\r\nif ( V_71 < 0 ) {\r\n#ifdef F_22\r\nF_23 ( L_2 ,\r\nV_2 -> V_9 ) ;\r\n#endif\r\ngoto V_132;\r\n}\r\nV_115 = F_40 ( V_127 , V_2 , sizeof( * V_115 ) + V_71 ) ;\r\nif ( V_71 )\r\nV_44 |= F_36 ( V_115 + 1 , V_2 + 1 , V_71 ) ;\r\nV_44 |= F_14 ( ( F_27 () -> V_133\r\n&& F_27 () -> V_133 -> V_134\r\n&& V_24 < 32\r\n? F_27 () -> V_133 -> V_134 [ V_24 ]\r\n: V_24 ) ,\r\n& V_115 -> V_24 ) ;\r\nV_44 |= F_14 ( V_2 -> V_10 , & V_115 -> V_135 ) ;\r\nV_44 |= F_14 ( & V_115 -> V_43 , & V_115 -> V_136 ) ;\r\nif ( V_118 > 1 )\r\nV_44 |= F_36 ( V_115 -> V_119 , & V_116 -> V_24 [ 1 ] ,\r\nsizeof( V_115 -> V_119 ) ) ;\r\nF_37 ( & V_76 , V_2 , V_116 -> V_24 [ 0 ] ) ;\r\nV_44 |= F_36 ( & V_115 -> V_43 , & V_76 , sizeof( V_76 ) ) ;\r\nV_44 |= F_14 ( V_115 -> V_137 , & V_115 -> V_138 ) ;\r\nV_44 |= F_14 ( 0x70004e40 + ( V_139 << 16 ) ,\r\n( long T_3 * ) ( V_115 -> V_137 ) ) ;\r\nif ( V_44 )\r\ngoto V_132;\r\nF_39 ( ( unsigned long ) & V_115 -> V_137 ) ;\r\nF_28 ( ( unsigned long ) V_115 ) ;\r\nV_2 -> V_6 = ( unsigned long ) V_127 -> V_33 . V_34 ;\r\nif ( V_71 )\r\nV_2 -> V_7 = V_71 ;\r\nif ( V_2 -> V_7 ) {\r\nstruct V_1 * V_5 =\r\n(struct V_1 * ) ( ( V_140 ) V_2 + V_2 -> V_7 ) ;\r\n#ifdef F_22\r\nF_23 ( L_3 , V_2 -> V_7 ) ;\r\n#endif\r\nV_5 -> V_10 = 0 ;\r\nV_5 -> V_9 = 0 ;\r\nV_5 -> V_6 = V_2 -> V_6 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\n}\r\nreturn 0 ;\r\nV_132:\r\nF_43 ( V_24 , V_16 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic int F_44 ( int V_24 , struct V_28 * V_127 , T_9 * V_141 ,\r\nT_7 * V_116 , struct V_1 * V_2 )\r\n{\r\nstruct V_121 T_3 * V_115 ;\r\nint V_71 = V_8 [ V_2 -> V_9 ] ;\r\nint V_44 = 0 ;\r\nif ( V_71 < 0 ) {\r\n#ifdef F_22\r\nF_23 ( L_2 ,\r\nV_2 -> V_9 ) ;\r\n#endif\r\ngoto V_132;\r\n}\r\nV_115 = F_40 ( V_127 , V_2 , sizeof( * V_115 ) ) ;\r\nif ( V_71 )\r\nV_44 |= F_36 ( & V_115 -> V_61 . V_112 , V_2 + 1 , V_71 ) ;\r\nV_44 |= F_14 ( ( F_27 () -> V_133\r\n&& F_27 () -> V_133 -> V_134\r\n&& V_24 < 32\r\n? F_27 () -> V_133 -> V_134 [ V_24 ]\r\n: V_24 ) ,\r\n& V_115 -> V_24 ) ;\r\nV_44 |= F_14 ( & V_115 -> V_141 , & V_115 -> V_142 ) ;\r\nV_44 |= F_14 ( & V_115 -> V_61 , & V_115 -> V_143 ) ;\r\nV_44 |= F_45 ( & V_115 -> V_141 , V_141 ) ;\r\nV_44 |= F_14 ( 0 , & V_115 -> V_61 . V_144 ) ;\r\nV_44 |= F_14 ( NULL , & V_115 -> V_61 . V_145 ) ;\r\nV_44 |= F_14 ( ( void T_3 * ) V_16 -> V_130 ,\r\n& V_115 -> V_61 . V_111 . V_146 ) ;\r\nV_44 |= F_14 ( F_41 ( F_17 () ) ,\r\n& V_115 -> V_61 . V_111 . V_147 ) ;\r\nV_44 |= F_14 ( V_16 -> V_131 , & V_115 -> V_61 . V_111 . V_148 ) ;\r\nV_44 |= F_38 ( & V_115 -> V_61 , V_2 ) ;\r\nV_44 |= F_36 ( & V_115 -> V_61 . V_122 , V_116 , sizeof( * V_116 ) ) ;\r\nV_44 |= F_14 ( V_115 -> V_137 , & V_115 -> V_138 ) ;\r\n#ifdef F_46\r\nV_44 |= F_14 ( 0x203c0000 , ( long T_3 * ) ( V_115 -> V_137 + 0 ) ) ;\r\nV_44 |= F_14 ( 0x00004e40 + ( V_149 << 16 ) ,\r\n( long T_3 * ) ( V_115 -> V_137 + 4 ) ) ;\r\n#else\r\nV_44 |= F_14 ( 0x70004600 + ( ( V_149 ^ 0xff ) << 16 ) ,\r\n( long T_3 * ) ( V_115 -> V_137 + 0 ) ) ;\r\nV_44 |= F_14 ( 0x4e40 , ( short T_3 * ) ( V_115 -> V_137 + 4 ) ) ;\r\n#endif\r\nif ( V_44 )\r\ngoto V_132;\r\nF_39 ( ( unsigned long ) & V_115 -> V_137 ) ;\r\nF_28 ( ( unsigned long ) V_115 ) ;\r\nV_2 -> V_6 = ( unsigned long ) V_127 -> V_33 . V_34 ;\r\nif ( V_71 )\r\nV_2 -> V_7 = V_71 ;\r\nif ( V_2 -> V_7 ) {\r\nstruct V_1 * V_5 =\r\n(struct V_1 * ) ( ( V_140 ) V_2 + V_2 -> V_7 ) ;\r\n#ifdef F_22\r\nF_23 ( L_3 , V_2 -> V_7 ) ;\r\n#endif\r\nV_5 -> V_10 = 0 ;\r\nV_5 -> V_9 = 0 ;\r\nV_5 -> V_6 = V_2 -> V_6 ;\r\nV_5 -> V_11 = V_2 -> V_11 ;\r\n}\r\nreturn 0 ;\r\nV_132:\r\nF_43 ( V_24 , V_16 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic inline void\r\nF_47 ( struct V_1 * V_2 , struct V_28 * V_127 , int V_150 )\r\n{\r\nswitch ( V_2 -> V_81 ) {\r\ncase - V_23 :\r\nif ( ! V_150 )\r\ngoto V_151;\r\nV_2 -> V_81 = - V_152 ;\r\nbreak;\r\ncase - V_153 :\r\nif ( ! V_150 ) {\r\nV_2 -> V_81 = V_154 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\nV_2 -> V_81 = - V_152 ;\r\nbreak;\r\ncase - V_155 :\r\nif ( V_150 && ! ( V_127 -> V_33 . V_36 & V_156 ) ) {\r\nV_2 -> V_81 = - V_152 ;\r\nbreak;\r\n}\r\ncase - V_157 :\r\nV_151:\r\nV_2 -> V_81 = V_2 -> V_91 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\n}\r\nvoid F_48 ( struct V_1 * V_2 , void * V_158 )\r\n{\r\nif ( V_2 -> V_91 < 0 )\r\nreturn;\r\nswitch ( V_2 -> V_81 ) {\r\ncase - V_23 :\r\ncase - V_155 :\r\ncase - V_157 :\r\nV_2 -> V_81 = V_2 -> V_91 ;\r\nV_2 -> V_91 = - 1 ;\r\nV_2 -> V_6 -= 2 ;\r\nbreak;\r\n}\r\n}\r\nstatic void\r\nF_49 ( int V_24 , struct V_28 * V_127 , T_9 * V_141 ,\r\nT_7 * V_159 , struct V_1 * V_2 )\r\n{\r\nint V_44 ;\r\nif ( V_2 -> V_91 >= 0 )\r\nF_47 ( V_2 , V_127 , 1 ) ;\r\nif ( V_127 -> V_33 . V_36 & V_160 )\r\nV_44 = F_44 ( V_24 , V_127 , V_141 , V_159 , V_2 ) ;\r\nelse\r\nV_44 = F_42 ( V_24 , V_127 , V_159 , V_2 ) ;\r\nif ( V_44 )\r\nreturn;\r\nF_50 ( & V_16 -> V_20 , & V_16 -> V_20 , & V_127 -> V_33 . V_37 ) ;\r\nif ( ! ( V_127 -> V_33 . V_36 & V_161 ) )\r\nF_51 ( & V_16 -> V_20 , V_24 ) ;\r\nF_6 () ;\r\nif ( F_52 ( V_162 ) ) {\r\nV_2 -> V_11 &= ~ 0x8000 ;\r\nF_53 ( V_163 , V_16 , 1 ) ;\r\n}\r\nF_54 ( V_164 ) ;\r\n}\r\nT_1 void F_55 ( struct V_1 * V_2 )\r\n{\r\nT_9 V_141 ;\r\nstruct V_28 V_127 ;\r\nint V_165 ;\r\nT_7 * V_159 ;\r\nV_16 -> V_46 . V_166 = ( unsigned long ) V_2 ;\r\nif ( F_52 ( V_164 ) )\r\nV_159 = & V_16 -> V_19 ;\r\nelse\r\nV_159 = & V_16 -> V_20 ;\r\nV_165 = F_56 ( & V_141 , & V_127 , V_2 , NULL ) ;\r\nif ( V_165 > 0 ) {\r\nF_49 ( V_165 , & V_127 , & V_141 , V_159 , V_2 ) ;\r\nreturn;\r\n}\r\nif ( V_2 -> V_91 >= 0 )\r\nF_47 ( V_2 , NULL , 0 ) ;\r\nif ( F_52 ( V_164 ) ) {\r\nF_54 ( V_164 ) ;\r\nF_57 ( V_167 , & V_16 -> V_19 , NULL ) ;\r\n}\r\n}
