// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 10.0 Build 218 06/27/2010 SJ Full Version"

// DATE "05/29/2012 01:32:03"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module nand_write (
	clk,
	reset,
	NandReady,
	buffer_ready,
	input_data,
	WriteDone,
	output_data,
	outputVEC1,
	outputVEC2,
	outputUPTO,
	clk150_tb,
	locked_tb,
	toggleDone_tb,
	state_reg_tb,
	CNT_reg_tb,
	add_cnt_reg_tb,
	toggle_enable_reg_tb);
input 	clk;
input 	reset;
input 	NandReady;
input 	buffer_ready;
input 	[7:0] input_data;
output 	WriteDone;
output 	[7:0] output_data;
output 	[4:0] outputVEC1;
output 	[4:0] outputVEC2;
output 	[11:0] outputUPTO;
output 	clk150_tb;
output 	locked_tb;
output 	toggleDone_tb;
output 	[3:0] state_reg_tb;
output 	[11:0] CNT_reg_tb;
output 	[2:0] add_cnt_reg_tb;
output 	toggle_enable_reg_tb;

// Design Ports Information
// WriteDone	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[1]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[2]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output_data[7]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC1[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC1[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC1[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC1[3]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC1[4]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC2[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC2[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC2[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC2[3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputVEC2[4]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[0]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[4]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[5]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[6]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[7]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[8]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[9]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[10]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputUPTO[11]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk150_tb	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// locked_tb	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toggleDone_tb	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state_reg_tb[0]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state_reg_tb[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state_reg_tb[2]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state_reg_tb[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[0]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[7]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[10]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CNT_reg_tb[11]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_cnt_reg_tb[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_cnt_reg_tb[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_cnt_reg_tb[2]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// toggle_enable_reg_tb	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NandReady	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[5]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[6]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// buffer_ready	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("nand_write_v_fast.sdo");
// synopsys translate_on

wire \pll|altpll_component|pll~CLK1 ;
wire \pll|altpll_component|pll~CLK2 ;
wire \Add1~2_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \toggle|Add0~16_combout ;
wire \toggle|Add0~20_combout ;
wire \always1~4_combout ;
wire \Equal1~1_combout ;
wire \Add0~0_combout ;
wire \Equal3~0_combout ;
wire \Equal3~5_combout ;
wire \Equal3~6_combout ;
wire \Equal3~7_combout ;
wire \Selector12~1_combout ;
wire \toggle|Selector21~0_combout ;
wire \toggle|Selector21~1_combout ;
wire \toggle|Equal2~0_combout ;
wire \CNT_reg[9]~2_combout ;
wire \Selector15~0_combout ;
wire \toggle|Selector3~1_combout ;
wire \NandReady~combout ;
wire \toggle|Selector6~1_combout ;
wire \reset~combout ;
wire \toggle|Add1~0_combout ;
wire \toggle|Selector5~0_combout ;
wire \toggle|Equal0~0_combout ;
wire \toggle|Selector2~1_combout ;
wire \toggle|Selector2~2_combout ;
wire \toggle|state_reg.toggle2~regout ;
wire \toggle|Selector3~2_combout ;
wire \toggle|state_reg.toggleDONE~regout ;
wire \always1~0_combout ;
wire \Selector4~0_combout ;
wire \state_reg.pageWriteBuffer~regout ;
wire \Selector5~2_combout ;
wire \Selector5~1_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \state_reg.pageWriteWAIT~2_combout ;
wire \state_reg.pageWriteWAIT~regout ;
wire \always1~1_combout ;
wire \Selector5~0_combout ;
wire \Selector2~0_combout ;
wire \state_reg.pageWriteCmd1~regout ;
wire \state_reg.pageWriteAddr~regout ;
wire \Selector17~0_combout ;
wire \Selector13~0_combout ;
wire \add_cnt_reg[1]~0_combout ;
wire \Selector18~0_combout ;
wire \toggle|Add0~0_combout ;
wire \toggle|Selector20~0_combout ;
wire \Equal1~3_combout ;
wire \Selector16~0_combout ;
wire \toggle|Add0~1 ;
wire \toggle|Add0~3 ;
wire \toggle|Add0~4_combout ;
wire \toggle|Selector18~0_combout ;
wire \toggle|Add0~5 ;
wire \toggle|Add0~6_combout ;
wire \toggle|Selector17~0_combout ;
wire \Equal1~2_combout ;
wire \toggle|Selector10~0_combout ;
wire \toggle|Selector12~0_combout ;
wire \toggle|Add0~7 ;
wire \toggle|Add0~8_combout ;
wire \toggle|Selector16~0_combout ;
wire \toggle|Add0~9 ;
wire \toggle|Add0~10_combout ;
wire \toggle|Selector15~0_combout ;
wire \toggle|Add0~11 ;
wire \toggle|Add0~12_combout ;
wire \toggle|Selector14~0_combout ;
wire \toggle|Add0~13 ;
wire \toggle|Add0~14_combout ;
wire \toggle|Selector13~0_combout ;
wire \toggle|Add0~15 ;
wire \toggle|Add0~17 ;
wire \toggle|Add0~18_combout ;
wire \toggle|Selector11~0_combout ;
wire \toggle|Add0~19 ;
wire \toggle|Add0~21 ;
wire \toggle|Add0~22_combout ;
wire \toggle|Selector9~0_combout ;
wire \Equal1~4_combout ;
wire \Selector15~3_combout ;
wire \Selector15~2_combout ;
wire \Selector15~1_combout ;
wire \Selector15~4_combout ;
wire \toggle_enable_reg~regout ;
wire \toggle|Selector0~0_combout ;
wire \toggle|state_reg.toggleWAIT~regout ;
wire \clk~combout ;
wire \pll|altpll_component|_locked ;
wire \toggle|Selector3~3_combout ;
wire \toggle|Selector1~0_combout ;
wire \toggle|Selector1~1_combout ;
wire \toggle|state_reg.toggle1~regout ;
wire \toggle|Add0~2_combout ;
wire \toggle|Selector19~0_combout ;
wire \Selector9~2_combout ;
wire \Equal3~3_combout ;
wire \Add1~8_combout ;
wire \Equal3~2_combout ;
wire \Selector28~0_combout ;
wire \CNT_reg[9]~1_combout ;
wire \Selector0~2_combout ;
wire \CNT_reg[9]~3_combout ;
wire \Selector29~0_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Equal3~1_combout ;
wire \Equal3~4_combout ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \Selector32~1clkctrl_outclk ;
wire \outputUPTO[11]$latch~combout ;
wire \toggle|Equal2~1_combout ;
wire \Equal1~0_combout ;
wire \Equal1~5_combout ;
wire \toggle|Equal2~2_combout ;
wire \toggle|Selector6~0_combout ;
wire \toggle|Selector8~0_combout ;
wire \toggle|Selector7~0_combout ;
wire \toggle|Equal1~0_combout ;
wire \toggle|Selector21~2_combout ;
wire \toggle|toggleDone_reg~regout ;
wire \CNT_reg[9]~0_combout ;
wire \Selector27~0_combout ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector24~0_combout ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Selector22~0_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector21~0_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Selector20~0_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Selector19~0_combout ;
wire \always1~2_combout ;
wire \buffer_ready~combout ;
wire \Add1~10_combout ;
wire \Selector25~0_combout ;
wire \Add1~14_combout ;
wire \Selector23~0_combout ;
wire \Selector26~0_combout ;
wire \always1~3_combout ;
wire \always1~5_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \state_reg.pageWriteData~regout ;
wire \state_reg.pageWriteCmd2~regout ;
wire \Selector7~0_combout ;
wire \state_reg.pageWriteBusyWait~regout ;
wire \Selector8~0_combout ;
wire \state_reg.pageWriteDone~regout ;
wire \WriteDone~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \output_data[0]$latch~combout ;
wire \Selector14~0_combout ;
wire \Selector12~0_combout ;
wire \always1~6_combout ;
wire \WideOr6~0_combout ;
wire \Selector14~1_combout ;
wire \Selector14~2_combout ;
wire \output_data[1]$latch~combout ;
wire \Selector12~2_combout ;
wire \output_data[2]$latch~combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \output_data[4]$latch~combout ;
wire \Selector11~0_combout ;
wire \outputVEC1[2]$latch~combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \outputVEC1[3]$latch~combout ;
wire \pll|altpll_component|_clk0 ;
wire \pll|altpll_component|_clk0~clkctrl_e_outclk ;
wire \WideOr9~0_combout ;
wire \WideOr8~combout ;
wire \WideOr7~0_combout ;
wire \pll|altpll_component|_clk0~clkctrl_outclk ;
wire \Add1~0_combout ;
wire \Selector30~0_combout ;
wire [7:0] \input_data~combout ;
wire [3:0] \toggle|delayCNT_reg ;
wire [11:0] \toggle|internalCNT_reg ;
wire [11:0] CNT_reg;
wire [2:0] add_cnt_reg;

wire [2:0] \pll|altpll_component|pll_CLK_bus ;

assign \pll|altpll_component|_clk0  = \pll|altpll_component|pll_CLK_bus [0];
assign \pll|altpll_component|pll~CLK1  = \pll|altpll_component|pll_CLK_bus [1];
assign \pll|altpll_component|pll~CLK2  = \pll|altpll_component|pll_CLK_bus [2];

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (CNT_reg[1] & (!\Add1~1 )) # (!CNT_reg[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!CNT_reg[1]))

	.dataa(vcc),
	.datab(CNT_reg[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (CNT_reg[11] & (!\Add1~21 )) # (!CNT_reg[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!CNT_reg[11]))

	.dataa(vcc),
	.datab(CNT_reg[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = !\Add1~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h0F0F;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \toggle|Add0~16 (
// Equation(s):
// \toggle|Add0~16_combout  = (\toggle|internalCNT_reg [8] & (\toggle|Add0~15  $ (GND))) # (!\toggle|internalCNT_reg [8] & (!\toggle|Add0~15  & VCC))
// \toggle|Add0~17  = CARRY((\toggle|internalCNT_reg [8] & !\toggle|Add0~15 ))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~15 ),
	.combout(\toggle|Add0~16_combout ),
	.cout(\toggle|Add0~17 ));
// synopsys translate_off
defparam \toggle|Add0~16 .lut_mask = 16'hC30C;
defparam \toggle|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \toggle|Add0~20 (
// Equation(s):
// \toggle|Add0~20_combout  = (\toggle|internalCNT_reg [10] & (\toggle|Add0~19  $ (GND))) # (!\toggle|internalCNT_reg [10] & (!\toggle|Add0~19  & VCC))
// \toggle|Add0~21  = CARRY((\toggle|internalCNT_reg [10] & !\toggle|Add0~19 ))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~19 ),
	.combout(\toggle|Add0~20_combout ),
	.cout(\toggle|Add0~21 ));
// synopsys translate_off
defparam \toggle|Add0~20 .lut_mask = 16'hC30C;
defparam \toggle|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (!CNT_reg[3] & (CNT_reg[2] & (!CNT_reg[0] & !CNT_reg[1])))

	.dataa(CNT_reg[3]),
	.datab(CNT_reg[2]),
	.datac(CNT_reg[0]),
	.datad(CNT_reg[1]),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h0004;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (\Equal1~0_combout  & (!\toggle|internalCNT_reg [6] & (!\toggle|internalCNT_reg [4] & !\toggle|internalCNT_reg [5])))

	.dataa(\Equal1~0_combout ),
	.datab(\toggle|internalCNT_reg [6]),
	.datac(\toggle|internalCNT_reg [4]),
	.datad(\toggle|internalCNT_reg [5]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0002;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (add_cnt_reg[0] & add_cnt_reg[1])

	.dataa(add_cnt_reg[0]),
	.datab(vcc),
	.datac(add_cnt_reg[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hA0A0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\toggle|internalCNT_reg [1] & (\Add1~2_combout  & (\toggle|internalCNT_reg [0] $ (!\Add1~0_combout )))) # (!\toggle|internalCNT_reg [1] & (!\Add1~2_combout  & (\toggle|internalCNT_reg [0] $ (!\Add1~0_combout ))))

	.dataa(\toggle|internalCNT_reg [1]),
	.datab(\Add1~2_combout ),
	.datac(\toggle|internalCNT_reg [0]),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h9009;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (\toggle|internalCNT_reg [9] & (\Add1~18_combout  & (\Add1~16_combout  $ (!\toggle|internalCNT_reg [8])))) # (!\toggle|internalCNT_reg [9] & (!\Add1~18_combout  & (\Add1~16_combout  $ (!\toggle|internalCNT_reg [8]))))

	.dataa(\toggle|internalCNT_reg [9]),
	.datab(\Add1~18_combout ),
	.datac(\Add1~16_combout ),
	.datad(\toggle|internalCNT_reg [8]),
	.cin(gnd),
	.combout(\Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = 16'h9009;
defparam \Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \Equal3~6 (
// Equation(s):
// \Equal3~6_combout  = (\Add1~20_combout  & (\toggle|internalCNT_reg [10] & (\Add1~22_combout  $ (!\toggle|internalCNT_reg [11])))) # (!\Add1~20_combout  & (!\toggle|internalCNT_reg [10] & (\Add1~22_combout  $ (!\toggle|internalCNT_reg [11]))))

	.dataa(\Add1~20_combout ),
	.datab(\Add1~22_combout ),
	.datac(\toggle|internalCNT_reg [10]),
	.datad(\toggle|internalCNT_reg [11]),
	.cin(gnd),
	.combout(\Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~6 .lut_mask = 16'h8421;
defparam \Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \Equal3~7 (
// Equation(s):
// \Equal3~7_combout  = (!\Add1~24_combout  & (\Equal3~5_combout  & \Equal3~6_combout ))

	.dataa(vcc),
	.datab(\Add1~24_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\Equal3~6_combout ),
	.cin(gnd),
	.combout(\Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~7 .lut_mask = 16'h3000;
defparam \Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\WideOr6~0_combout  & ((\state_reg.pageWriteAddr~regout ) # ((\state_reg.pageWriteCmd1~regout ) # (\always1~6_combout ))))

	.dataa(\state_reg.pageWriteAddr~regout ),
	.datab(\state_reg.pageWriteCmd1~regout ),
	.datac(\always1~6_combout ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hFE00;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \toggle|Selector21~0 (
// Equation(s):
// \toggle|Selector21~0_combout  = (\toggle_enable_reg~regout  & ((\toggle|state_reg.toggleDONE~regout ) # ((\pll|altpll_component|_locked  & !\toggle|state_reg.toggleWAIT~regout ))))

	.dataa(\toggle_enable_reg~regout ),
	.datab(\toggle|state_reg.toggleDONE~regout ),
	.datac(\pll|altpll_component|_locked ),
	.datad(\toggle|state_reg.toggleWAIT~regout ),
	.cin(gnd),
	.combout(\toggle|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector21~0 .lut_mask = 16'h88A8;
defparam \toggle|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \toggle|Selector21~1 (
// Equation(s):
// \toggle|Selector21~1_combout  = (\toggle|toggleDone_reg~regout  & ((\toggle|state_reg.toggle1~regout ) # ((\toggle|Selector21~0_combout ) # (\toggle|state_reg.toggle2~regout ))))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(\toggle|Selector21~0_combout ),
	.datac(\toggle|toggleDone_reg~regout ),
	.datad(\toggle|state_reg.toggle2~regout ),
	.cin(gnd),
	.combout(\toggle|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector21~1 .lut_mask = 16'hF0E0;
defparam \toggle|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \toggle|Equal2~0 (
// Equation(s):
// \toggle|Equal2~0_combout  = (\outputVEC1[2]$latch~combout  & (\toggle|internalCNT_reg [2] & (\toggle|internalCNT_reg [0] $ (!\outputVEC1[3]$latch~combout )))) # (!\outputVEC1[2]$latch~combout  & (!\toggle|internalCNT_reg [2] & (\toggle|internalCNT_reg [0] 
// $ (!\outputVEC1[3]$latch~combout ))))

	.dataa(\outputVEC1[2]$latch~combout ),
	.datab(\toggle|internalCNT_reg [0]),
	.datac(\toggle|internalCNT_reg [2]),
	.datad(\outputVEC1[3]$latch~combout ),
	.cin(gnd),
	.combout(\toggle|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Equal2~0 .lut_mask = 16'h8421;
defparam \toggle|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \CNT_reg[9]~2 (
// Equation(s):
// \CNT_reg[9]~2_combout  = (\Equal3~6_combout  & (\Equal3~4_combout  & (\Equal3~5_combout  & !\Add1~24_combout )))

	.dataa(\Equal3~6_combout ),
	.datab(\Equal3~4_combout ),
	.datac(\Equal3~5_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\CNT_reg[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CNT_reg[9]~2 .lut_mask = 16'h0080;
defparam \CNT_reg[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\toggle|toggleDone_reg~regout  & ((\state_reg.pageWriteAddr~regout ) # ((\state_reg.pageWriteData~regout ) # (\state_reg.pageWriteCmd1~regout ))))

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(\state_reg.pageWriteData~regout ),
	.datad(\state_reg.pageWriteCmd1~regout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hAAA8;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cycloneii_lcell_comb \toggle|Selector3~1 (
// Equation(s):
// \toggle|Selector3~1_combout  = (\toggle_enable_reg~regout  & (\toggle|state_reg.toggleDONE~regout  & ((\toggle|state_reg.toggleWAIT~regout ) # (!\pll|altpll_component|_locked ))))

	.dataa(\toggle_enable_reg~regout ),
	.datab(\toggle|state_reg.toggleDONE~regout ),
	.datac(\pll|altpll_component|_locked ),
	.datad(\toggle|state_reg.toggleWAIT~regout ),
	.cin(gnd),
	.combout(\toggle|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector3~1 .lut_mask = 16'h8808;
defparam \toggle|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[1]));
// synopsys translate_off
defparam \input_data[1]~I .input_async_reset = "none";
defparam \input_data[1]~I .input_power_up = "low";
defparam \input_data[1]~I .input_register_mode = "none";
defparam \input_data[1]~I .input_sync_reset = "none";
defparam \input_data[1]~I .oe_async_reset = "none";
defparam \input_data[1]~I .oe_power_up = "low";
defparam \input_data[1]~I .oe_register_mode = "none";
defparam \input_data[1]~I .oe_sync_reset = "none";
defparam \input_data[1]~I .operation_mode = "input";
defparam \input_data[1]~I .output_async_reset = "none";
defparam \input_data[1]~I .output_power_up = "low";
defparam \input_data[1]~I .output_register_mode = "none";
defparam \input_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[7]));
// synopsys translate_off
defparam \input_data[7]~I .input_async_reset = "none";
defparam \input_data[7]~I .input_power_up = "low";
defparam \input_data[7]~I .input_register_mode = "none";
defparam \input_data[7]~I .input_sync_reset = "none";
defparam \input_data[7]~I .oe_async_reset = "none";
defparam \input_data[7]~I .oe_power_up = "low";
defparam \input_data[7]~I .oe_register_mode = "none";
defparam \input_data[7]~I .oe_sync_reset = "none";
defparam \input_data[7]~I .operation_mode = "input";
defparam \input_data[7]~I .output_async_reset = "none";
defparam \input_data[7]~I .output_power_up = "low";
defparam \input_data[7]~I .output_register_mode = "none";
defparam \input_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NandReady~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NandReady~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NandReady));
// synopsys translate_off
defparam \NandReady~I .input_async_reset = "none";
defparam \NandReady~I .input_power_up = "low";
defparam \NandReady~I .input_register_mode = "none";
defparam \NandReady~I .input_sync_reset = "none";
defparam \NandReady~I .oe_async_reset = "none";
defparam \NandReady~I .oe_power_up = "low";
defparam \NandReady~I .oe_register_mode = "none";
defparam \NandReady~I .oe_sync_reset = "none";
defparam \NandReady~I .operation_mode = "input";
defparam \NandReady~I .output_async_reset = "none";
defparam \NandReady~I .output_power_up = "low";
defparam \NandReady~I .output_register_mode = "none";
defparam \NandReady~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \toggle|Selector6~1 (
// Equation(s):
// \toggle|Selector6~1_combout  = (\toggle|Selector6~0_combout  & (\toggle|delayCNT_reg [2] $ (((\toggle|delayCNT_reg [0] & \toggle|delayCNT_reg [1])))))

	.dataa(\toggle|Selector6~0_combout ),
	.datab(\toggle|delayCNT_reg [0]),
	.datac(\toggle|delayCNT_reg [2]),
	.datad(\toggle|delayCNT_reg [1]),
	.cin(gnd),
	.combout(\toggle|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector6~1 .lut_mask = 16'h28A0;
defparam \toggle|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \toggle|delayCNT_reg[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|delayCNT_reg [2]));

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \toggle|Add1~0 (
// Equation(s):
// \toggle|Add1~0_combout  = \toggle|delayCNT_reg [3] $ (((\toggle|delayCNT_reg [0] & (\toggle|delayCNT_reg [2] & \toggle|delayCNT_reg [1]))))

	.dataa(\toggle|delayCNT_reg [3]),
	.datab(\toggle|delayCNT_reg [0]),
	.datac(\toggle|delayCNT_reg [2]),
	.datad(\toggle|delayCNT_reg [1]),
	.cin(gnd),
	.combout(\toggle|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Add1~0 .lut_mask = 16'h6AAA;
defparam \toggle|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \toggle|Selector5~0 (
// Equation(s):
// \toggle|Selector5~0_combout  = (\toggle|Add1~0_combout  & ((\toggle|state_reg.toggle2~regout ) # (\toggle|state_reg.toggle1~regout )))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(vcc),
	.datac(\toggle|state_reg.toggle1~regout ),
	.datad(\toggle|Add1~0_combout ),
	.cin(gnd),
	.combout(\toggle|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector5~0 .lut_mask = 16'hFA00;
defparam \toggle|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N29
cycloneii_lcell_ff \toggle|delayCNT_reg[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|delayCNT_reg [3]));

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \toggle|Equal0~0 (
// Equation(s):
// \toggle|Equal0~0_combout  = (!\toggle|delayCNT_reg [2] & (\toggle|delayCNT_reg [1] & (!\toggle|delayCNT_reg [0] & !\toggle|delayCNT_reg [3])))

	.dataa(\toggle|delayCNT_reg [2]),
	.datab(\toggle|delayCNT_reg [1]),
	.datac(\toggle|delayCNT_reg [0]),
	.datad(\toggle|delayCNT_reg [3]),
	.cin(gnd),
	.combout(\toggle|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Equal0~0 .lut_mask = 16'h0004;
defparam \toggle|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneii_lcell_comb \toggle|Selector2~1 (
// Equation(s):
// \toggle|Selector2~1_combout  = (\toggle|state_reg.toggle1~regout  & ((\toggle|Equal0~0_combout ) # ((\toggle|state_reg.toggle2~regout  & !\toggle|Equal1~0_combout )))) # (!\toggle|state_reg.toggle1~regout  & (\toggle|state_reg.toggle2~regout  & 
// (!\toggle|Equal1~0_combout )))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(\toggle|state_reg.toggle2~regout ),
	.datac(\toggle|Equal1~0_combout ),
	.datad(\toggle|Equal0~0_combout ),
	.cin(gnd),
	.combout(\toggle|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector2~1 .lut_mask = 16'hAE0C;
defparam \toggle|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \toggle|Selector2~2 (
// Equation(s):
// \toggle|Selector2~2_combout  = (\toggle|Selector2~1_combout  & ((\toggle_enable_reg~regout ) # (!\toggle|state_reg.toggleDONE~regout )))

	.dataa(\toggle_enable_reg~regout ),
	.datab(\toggle|state_reg.toggleDONE~regout ),
	.datac(vcc),
	.datad(\toggle|Selector2~1_combout ),
	.cin(gnd),
	.combout(\toggle|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector2~2 .lut_mask = 16'hBB00;
defparam \toggle|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N27
cycloneii_lcell_ff \toggle|state_reg.toggle2 (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|state_reg.toggle2~regout ));

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \toggle|Selector3~2 (
// Equation(s):
// \toggle|Selector3~2_combout  = (\toggle|Equal1~0_combout  & ((\toggle|state_reg.toggle2~regout  & ((\toggle|Equal2~2_combout ))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|Selector3~1_combout )))) # (!\toggle|Equal1~0_combout  & 
// (\toggle|Selector3~1_combout ))

	.dataa(\toggle|Selector3~1_combout ),
	.datab(\toggle|Equal1~0_combout ),
	.datac(\toggle|Equal2~2_combout ),
	.datad(\toggle|state_reg.toggle2~regout ),
	.cin(gnd),
	.combout(\toggle|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector3~2 .lut_mask = 16'hE2AA;
defparam \toggle|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N3
cycloneii_lcell_ff \toggle|state_reg.toggleDONE (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector3~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|state_reg.toggleDONE~regout ));

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[3]));
// synopsys translate_off
defparam \input_data[3]~I .input_async_reset = "none";
defparam \input_data[3]~I .input_power_up = "low";
defparam \input_data[3]~I .input_register_mode = "none";
defparam \input_data[3]~I .input_sync_reset = "none";
defparam \input_data[3]~I .oe_async_reset = "none";
defparam \input_data[3]~I .oe_power_up = "low";
defparam \input_data[3]~I .oe_register_mode = "none";
defparam \input_data[3]~I .oe_sync_reset = "none";
defparam \input_data[3]~I .operation_mode = "input";
defparam \input_data[3]~I .output_async_reset = "none";
defparam \input_data[3]~I .output_power_up = "low";
defparam \input_data[3]~I .output_register_mode = "none";
defparam \input_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[2]));
// synopsys translate_off
defparam \input_data[2]~I .input_async_reset = "none";
defparam \input_data[2]~I .input_power_up = "low";
defparam \input_data[2]~I .input_register_mode = "none";
defparam \input_data[2]~I .input_sync_reset = "none";
defparam \input_data[2]~I .oe_async_reset = "none";
defparam \input_data[2]~I .oe_power_up = "low";
defparam \input_data[2]~I .oe_register_mode = "none";
defparam \input_data[2]~I .oe_sync_reset = "none";
defparam \input_data[2]~I .operation_mode = "input";
defparam \input_data[2]~I .output_async_reset = "none";
defparam \input_data[2]~I .output_power_up = "low";
defparam \input_data[2]~I .output_register_mode = "none";
defparam \input_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[0]));
// synopsys translate_off
defparam \input_data[0]~I .input_async_reset = "none";
defparam \input_data[0]~I .input_power_up = "low";
defparam \input_data[0]~I .input_register_mode = "none";
defparam \input_data[0]~I .input_sync_reset = "none";
defparam \input_data[0]~I .oe_async_reset = "none";
defparam \input_data[0]~I .oe_power_up = "low";
defparam \input_data[0]~I .oe_register_mode = "none";
defparam \input_data[0]~I .oe_sync_reset = "none";
defparam \input_data[0]~I .operation_mode = "input";
defparam \input_data[0]~I .output_async_reset = "none";
defparam \input_data[0]~I .output_power_up = "low";
defparam \input_data[0]~I .output_register_mode = "none";
defparam \input_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneii_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\input_data~combout [1] & (!\input_data~combout [3] & (!\input_data~combout [2] & !\input_data~combout [0])))

	.dataa(\input_data~combout [1]),
	.datab(\input_data~combout [3]),
	.datac(\input_data~combout [2]),
	.datad(\input_data~combout [0]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0001;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state_reg.pageWriteAddr~regout  & ((\toggle|toggleDone_reg~regout ) # ((\state_reg.pageWriteBuffer~regout  & !\always1~5_combout )))) # (!\state_reg.pageWriteAddr~regout  & (((\state_reg.pageWriteBuffer~regout  & 
// !\always1~5_combout ))))

	.dataa(\state_reg.pageWriteAddr~regout ),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(\state_reg.pageWriteBuffer~regout ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h88F8;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y33_N1
cycloneii_lcell_ff \state_reg.pageWriteBuffer (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector4~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteBuffer~regout ));

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\state_reg.pageWriteData~regout ) # ((\state_reg.pageWriteAddr~regout ) # ((\state_reg.pageWriteCmd2~regout ) # (\state_reg.pageWriteCmd1~regout )))

	.dataa(\state_reg.pageWriteData~regout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(\state_reg.pageWriteCmd2~regout ),
	.datad(\state_reg.pageWriteCmd1~regout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hFFFE;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\NandReady~combout  & (\state_reg.pageWriteDone~regout )) # (!\NandReady~combout  & ((\state_reg.pageWriteBusyWait~regout )))

	.dataa(\state_reg.pageWriteDone~regout ),
	.datab(\NandReady~combout ),
	.datac(vcc),
	.datad(\state_reg.pageWriteBusyWait~regout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hBB88;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Selector5~1_combout ) # ((\Selector5~2_combout  & \toggle|toggleDone_reg~regout ))

	.dataa(vcc),
	.datab(\Selector5~2_combout ),
	.datac(\toggle|toggleDone_reg~regout ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hFFC0;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Selector5~3_combout ) # ((\Selector5~0_combout ) # ((\always1~5_combout  & \state_reg.pageWriteBuffer~regout )))

	.dataa(\always1~5_combout ),
	.datab(\state_reg.pageWriteBuffer~regout ),
	.datac(\Selector5~3_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hFFF8;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneii_lcell_comb \state_reg.pageWriteWAIT~2 (
// Equation(s):
// \state_reg.pageWriteWAIT~2_combout  = (\Selector5~4_combout  & (((!\NandReady~combout )) # (!\state_reg.pageWriteDone~regout ))) # (!\Selector5~4_combout  & (((\state_reg.pageWriteWAIT~regout ))))

	.dataa(\state_reg.pageWriteDone~regout ),
	.datab(\NandReady~combout ),
	.datac(\state_reg.pageWriteWAIT~regout ),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\state_reg.pageWriteWAIT~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg.pageWriteWAIT~2 .lut_mask = 16'h77F0;
defparam \state_reg.pageWriteWAIT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N29
cycloneii_lcell_ff \state_reg.pageWriteWAIT (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\state_reg.pageWriteWAIT~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteWAIT~regout ));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[5]));
// synopsys translate_off
defparam \input_data[5]~I .input_async_reset = "none";
defparam \input_data[5]~I .input_power_up = "low";
defparam \input_data[5]~I .input_register_mode = "none";
defparam \input_data[5]~I .input_sync_reset = "none";
defparam \input_data[5]~I .oe_async_reset = "none";
defparam \input_data[5]~I .oe_power_up = "low";
defparam \input_data[5]~I .oe_register_mode = "none";
defparam \input_data[5]~I .oe_sync_reset = "none";
defparam \input_data[5]~I .operation_mode = "input";
defparam \input_data[5]~I .output_async_reset = "none";
defparam \input_data[5]~I .output_power_up = "low";
defparam \input_data[5]~I .output_register_mode = "none";
defparam \input_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[4]));
// synopsys translate_off
defparam \input_data[4]~I .input_async_reset = "none";
defparam \input_data[4]~I .input_power_up = "low";
defparam \input_data[4]~I .input_register_mode = "none";
defparam \input_data[4]~I .input_sync_reset = "none";
defparam \input_data[4]~I .oe_async_reset = "none";
defparam \input_data[4]~I .oe_power_up = "low";
defparam \input_data[4]~I .oe_register_mode = "none";
defparam \input_data[4]~I .oe_sync_reset = "none";
defparam \input_data[4]~I .operation_mode = "input";
defparam \input_data[4]~I .output_async_reset = "none";
defparam \input_data[4]~I .output_power_up = "low";
defparam \input_data[4]~I .output_register_mode = "none";
defparam \input_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[6]));
// synopsys translate_off
defparam \input_data[6]~I .input_async_reset = "none";
defparam \input_data[6]~I .input_power_up = "low";
defparam \input_data[6]~I .input_register_mode = "none";
defparam \input_data[6]~I .input_sync_reset = "none";
defparam \input_data[6]~I .oe_async_reset = "none";
defparam \input_data[6]~I .oe_power_up = "low";
defparam \input_data[6]~I .oe_register_mode = "none";
defparam \input_data[6]~I .oe_sync_reset = "none";
defparam \input_data[6]~I .operation_mode = "input";
defparam \input_data[6]~I .output_async_reset = "none";
defparam \input_data[6]~I .output_power_up = "low";
defparam \input_data[6]~I .output_register_mode = "none";
defparam \input_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneii_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\input_data~combout [7] & (!\input_data~combout [5] & (!\input_data~combout [4] & !\input_data~combout [6])))

	.dataa(\input_data~combout [7]),
	.datab(\input_data~combout [5]),
	.datac(\input_data~combout [4]),
	.datad(\input_data~combout [6]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0002;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\pll|altpll_component|_locked  & (\always1~0_combout  & (!\state_reg.pageWriteWAIT~regout  & \always1~1_combout )))

	.dataa(\pll|altpll_component|_locked ),
	.datab(\always1~0_combout ),
	.datac(\state_reg.pageWriteWAIT~regout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0800;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Selector5~4_combout  & (!\WriteDone~0_combout  & ((\Selector5~0_combout )))) # (!\Selector5~4_combout  & (((\state_reg.pageWriteCmd1~regout ))))

	.dataa(\Selector5~4_combout ),
	.datab(\WriteDone~0_combout ),
	.datac(\state_reg.pageWriteCmd1~regout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h7250;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N3
cycloneii_lcell_ff \state_reg.pageWriteCmd1 (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteCmd1~regout ));

// Location: LCFF_X48_Y33_N19
cycloneii_lcell_ff \state_reg.pageWriteAddr (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\state_reg.pageWriteCmd1~regout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\toggle|toggleDone_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteAddr~regout ));

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (!\toggle|toggleDone_reg~regout  & (\state_reg.pageWriteAddr~regout  & (add_cnt_reg[0] $ (add_cnt_reg[1]))))

	.dataa(add_cnt_reg[0]),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(add_cnt_reg[1]),
	.datad(\state_reg.pageWriteAddr~regout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h1200;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\state_reg.pageWriteWAIT~regout ) # ((\pll|altpll_component|_locked  & (\always1~0_combout  & \always1~1_combout )))

	.dataa(\pll|altpll_component|_locked ),
	.datab(\always1~0_combout ),
	.datac(\state_reg.pageWriteWAIT~regout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hF8F0;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \add_cnt_reg[1]~0 (
// Equation(s):
// \add_cnt_reg[1]~0_combout  = ((\state_reg.pageWriteAddr~regout  & ((\toggle|toggleDone_reg~regout ) # (\Equal1~4_combout )))) # (!\Selector13~0_combout )

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(\Selector13~0_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\add_cnt_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_cnt_reg[1]~0 .lut_mask = 16'hCF8F;
defparam \add_cnt_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \add_cnt_reg[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector17~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_cnt_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(add_cnt_reg[1]));

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\toggle|toggleDone_reg~regout  & (!add_cnt_reg[0] & \state_reg.pageWriteAddr~regout ))

	.dataa(vcc),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(add_cnt_reg[0]),
	.datad(\state_reg.pageWriteAddr~regout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h0300;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \add_cnt_reg[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector18~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_cnt_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(add_cnt_reg[0]));

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \toggle|Add0~0 (
// Equation(s):
// \toggle|Add0~0_combout  = (\toggle|internalCNT_reg [0] & (\toggle|Equal0~0_combout  $ (VCC))) # (!\toggle|internalCNT_reg [0] & (\toggle|Equal0~0_combout  & VCC))
// \toggle|Add0~1  = CARRY((\toggle|internalCNT_reg [0] & \toggle|Equal0~0_combout ))

	.dataa(\toggle|internalCNT_reg [0]),
	.datab(\toggle|Equal0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\toggle|Add0~0_combout ),
	.cout(\toggle|Add0~1 ));
// synopsys translate_off
defparam \toggle|Add0~0 .lut_mask = 16'h6688;
defparam \toggle|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \toggle|Selector20~0 (
// Equation(s):
// \toggle|Selector20~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [0]) # ((\toggle|Add0~0_combout  & \toggle|state_reg.toggle1~regout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|Add0~0_combout  & 
// ((\toggle|state_reg.toggle1~regout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|Add0~0_combout ),
	.datac(\toggle|internalCNT_reg [0]),
	.datad(\toggle|state_reg.toggle1~regout ),
	.cin(gnd),
	.combout(\toggle|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector20~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \toggle|internalCNT_reg[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [0]));

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (add_cnt_reg[0] & (!\toggle|internalCNT_reg [0] & (\toggle|internalCNT_reg [1] $ (add_cnt_reg[1])))) # (!add_cnt_reg[0] & (\toggle|internalCNT_reg [0] & (\toggle|internalCNT_reg [1] $ (!add_cnt_reg[1]))))

	.dataa(\toggle|internalCNT_reg [1]),
	.datab(add_cnt_reg[1]),
	.datac(add_cnt_reg[0]),
	.datad(\toggle|internalCNT_reg [0]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0960;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\state_reg.pageWriteAddr~regout  & (!\toggle|toggleDone_reg~regout  & (\Add0~0_combout  $ (add_cnt_reg[2]))))

	.dataa(\Add0~0_combout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(add_cnt_reg[2]),
	.datad(\toggle|toggleDone_reg~regout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0048;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \add_cnt_reg[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector16~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_cnt_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(add_cnt_reg[2]));

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \toggle|Add0~2 (
// Equation(s):
// \toggle|Add0~2_combout  = (\toggle|internalCNT_reg [1] & (!\toggle|Add0~1 )) # (!\toggle|internalCNT_reg [1] & ((\toggle|Add0~1 ) # (GND)))
// \toggle|Add0~3  = CARRY((!\toggle|Add0~1 ) # (!\toggle|internalCNT_reg [1]))

	.dataa(\toggle|internalCNT_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~1 ),
	.combout(\toggle|Add0~2_combout ),
	.cout(\toggle|Add0~3 ));
// synopsys translate_off
defparam \toggle|Add0~2 .lut_mask = 16'h5A5F;
defparam \toggle|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \toggle|Add0~4 (
// Equation(s):
// \toggle|Add0~4_combout  = (\toggle|internalCNT_reg [2] & (\toggle|Add0~3  $ (GND))) # (!\toggle|internalCNT_reg [2] & (!\toggle|Add0~3  & VCC))
// \toggle|Add0~5  = CARRY((\toggle|internalCNT_reg [2] & !\toggle|Add0~3 ))

	.dataa(\toggle|internalCNT_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~3 ),
	.combout(\toggle|Add0~4_combout ),
	.cout(\toggle|Add0~5 ));
// synopsys translate_off
defparam \toggle|Add0~4 .lut_mask = 16'hA50A;
defparam \toggle|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \toggle|Selector18~0 (
// Equation(s):
// \toggle|Selector18~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [2]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~4_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~4_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [2]),
	.datad(\toggle|Add0~4_combout ),
	.cin(gnd),
	.combout(\toggle|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector18~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \toggle|internalCNT_reg[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [2]));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \toggle|Add0~6 (
// Equation(s):
// \toggle|Add0~6_combout  = (\toggle|internalCNT_reg [3] & (!\toggle|Add0~5 )) # (!\toggle|internalCNT_reg [3] & ((\toggle|Add0~5 ) # (GND)))
// \toggle|Add0~7  = CARRY((!\toggle|Add0~5 ) # (!\toggle|internalCNT_reg [3]))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~5 ),
	.combout(\toggle|Add0~6_combout ),
	.cout(\toggle|Add0~7 ));
// synopsys translate_off
defparam \toggle|Add0~6 .lut_mask = 16'h3C3F;
defparam \toggle|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \toggle|Selector17~0 (
// Equation(s):
// \toggle|Selector17~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [3]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~6_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~6_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [3]),
	.datad(\toggle|Add0~6_combout ),
	.cin(gnd),
	.combout(\toggle|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector17~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N25
cycloneii_lcell_ff \toggle|internalCNT_reg[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [3]));

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Add0~0_combout  & ((add_cnt_reg[2] & (!\toggle|internalCNT_reg [2] & \toggle|internalCNT_reg [3])) # (!add_cnt_reg[2] & (\toggle|internalCNT_reg [2] & !\toggle|internalCNT_reg [3])))) # (!\Add0~0_combout  & (!\toggle|internalCNT_reg 
// [3] & (add_cnt_reg[2] $ (!\toggle|internalCNT_reg [2]))))

	.dataa(\Add0~0_combout ),
	.datab(add_cnt_reg[2]),
	.datac(\toggle|internalCNT_reg [2]),
	.datad(\toggle|internalCNT_reg [3]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0861;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \toggle|Selector10~0 (
// Equation(s):
// \toggle|Selector10~0_combout  = (\toggle|Add0~20_combout  & ((\toggle|state_reg.toggle1~regout ) # ((\toggle|state_reg.toggle2~regout  & \toggle|internalCNT_reg [10])))) # (!\toggle|Add0~20_combout  & (\toggle|state_reg.toggle2~regout  & 
// (\toggle|internalCNT_reg [10])))

	.dataa(\toggle|Add0~20_combout ),
	.datab(\toggle|state_reg.toggle2~regout ),
	.datac(\toggle|internalCNT_reg [10]),
	.datad(\toggle|state_reg.toggle1~regout ),
	.cin(gnd),
	.combout(\toggle|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector10~0 .lut_mask = 16'hEAC0;
defparam \toggle|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N31
cycloneii_lcell_ff \toggle|internalCNT_reg[10] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [10]));

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \toggle|Selector12~0 (
// Equation(s):
// \toggle|Selector12~0_combout  = (\toggle|Add0~16_combout  & ((\toggle|state_reg.toggle1~regout ) # ((\toggle|state_reg.toggle2~regout  & \toggle|internalCNT_reg [8])))) # (!\toggle|Add0~16_combout  & (\toggle|state_reg.toggle2~regout  & 
// (\toggle|internalCNT_reg [8])))

	.dataa(\toggle|Add0~16_combout ),
	.datab(\toggle|state_reg.toggle2~regout ),
	.datac(\toggle|internalCNT_reg [8]),
	.datad(\toggle|state_reg.toggle1~regout ),
	.cin(gnd),
	.combout(\toggle|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector12~0 .lut_mask = 16'hEAC0;
defparam \toggle|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \toggle|internalCNT_reg[8] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [8]));

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \toggle|Add0~8 (
// Equation(s):
// \toggle|Add0~8_combout  = (\toggle|internalCNT_reg [4] & (\toggle|Add0~7  $ (GND))) # (!\toggle|internalCNT_reg [4] & (!\toggle|Add0~7  & VCC))
// \toggle|Add0~9  = CARRY((\toggle|internalCNT_reg [4] & !\toggle|Add0~7 ))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~7 ),
	.combout(\toggle|Add0~8_combout ),
	.cout(\toggle|Add0~9 ));
// synopsys translate_off
defparam \toggle|Add0~8 .lut_mask = 16'hC30C;
defparam \toggle|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \toggle|Selector16~0 (
// Equation(s):
// \toggle|Selector16~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [4]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~8_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~8_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [4]),
	.datad(\toggle|Add0~8_combout ),
	.cin(gnd),
	.combout(\toggle|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector16~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \toggle|internalCNT_reg[4] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [4]));

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \toggle|Add0~10 (
// Equation(s):
// \toggle|Add0~10_combout  = (\toggle|internalCNT_reg [5] & (!\toggle|Add0~9 )) # (!\toggle|internalCNT_reg [5] & ((\toggle|Add0~9 ) # (GND)))
// \toggle|Add0~11  = CARRY((!\toggle|Add0~9 ) # (!\toggle|internalCNT_reg [5]))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~9 ),
	.combout(\toggle|Add0~10_combout ),
	.cout(\toggle|Add0~11 ));
// synopsys translate_off
defparam \toggle|Add0~10 .lut_mask = 16'h3C3F;
defparam \toggle|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \toggle|Selector15~0 (
// Equation(s):
// \toggle|Selector15~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [5]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~10_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~10_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [5]),
	.datad(\toggle|Add0~10_combout ),
	.cin(gnd),
	.combout(\toggle|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector15~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \toggle|internalCNT_reg[5] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [5]));

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \toggle|Add0~12 (
// Equation(s):
// \toggle|Add0~12_combout  = (\toggle|internalCNT_reg [6] & (\toggle|Add0~11  $ (GND))) # (!\toggle|internalCNT_reg [6] & (!\toggle|Add0~11  & VCC))
// \toggle|Add0~13  = CARRY((\toggle|internalCNT_reg [6] & !\toggle|Add0~11 ))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~11 ),
	.combout(\toggle|Add0~12_combout ),
	.cout(\toggle|Add0~13 ));
// synopsys translate_off
defparam \toggle|Add0~12 .lut_mask = 16'hC30C;
defparam \toggle|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \toggle|Selector14~0 (
// Equation(s):
// \toggle|Selector14~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [6]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~12_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~12_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [6]),
	.datad(\toggle|Add0~12_combout ),
	.cin(gnd),
	.combout(\toggle|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector14~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N19
cycloneii_lcell_ff \toggle|internalCNT_reg[6] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [6]));

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \toggle|Add0~14 (
// Equation(s):
// \toggle|Add0~14_combout  = (\toggle|internalCNT_reg [7] & (!\toggle|Add0~13 )) # (!\toggle|internalCNT_reg [7] & ((\toggle|Add0~13 ) # (GND)))
// \toggle|Add0~15  = CARRY((!\toggle|Add0~13 ) # (!\toggle|internalCNT_reg [7]))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~13 ),
	.combout(\toggle|Add0~14_combout ),
	.cout(\toggle|Add0~15 ));
// synopsys translate_off
defparam \toggle|Add0~14 .lut_mask = 16'h3C3F;
defparam \toggle|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \toggle|Selector13~0 (
// Equation(s):
// \toggle|Selector13~0_combout  = (\toggle|state_reg.toggle1~regout  & ((\toggle|Add0~14_combout ) # ((\toggle|state_reg.toggle2~regout  & \toggle|internalCNT_reg [7])))) # (!\toggle|state_reg.toggle1~regout  & (\toggle|state_reg.toggle2~regout  & 
// (\toggle|internalCNT_reg [7])))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(\toggle|state_reg.toggle2~regout ),
	.datac(\toggle|internalCNT_reg [7]),
	.datad(\toggle|Add0~14_combout ),
	.cin(gnd),
	.combout(\toggle|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector13~0 .lut_mask = 16'hEAC0;
defparam \toggle|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N1
cycloneii_lcell_ff \toggle|internalCNT_reg[7] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [7]));

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \toggle|Add0~18 (
// Equation(s):
// \toggle|Add0~18_combout  = (\toggle|internalCNT_reg [9] & (!\toggle|Add0~17 )) # (!\toggle|internalCNT_reg [9] & ((\toggle|Add0~17 ) # (GND)))
// \toggle|Add0~19  = CARRY((!\toggle|Add0~17 ) # (!\toggle|internalCNT_reg [9]))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\toggle|Add0~17 ),
	.combout(\toggle|Add0~18_combout ),
	.cout(\toggle|Add0~19 ));
// synopsys translate_off
defparam \toggle|Add0~18 .lut_mask = 16'h3C3F;
defparam \toggle|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \toggle|Selector11~0 (
// Equation(s):
// \toggle|Selector11~0_combout  = (\toggle|state_reg.toggle1~regout  & ((\toggle|Add0~18_combout ) # ((\toggle|state_reg.toggle2~regout  & \toggle|internalCNT_reg [9])))) # (!\toggle|state_reg.toggle1~regout  & (\toggle|state_reg.toggle2~regout  & 
// (\toggle|internalCNT_reg [9])))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(\toggle|state_reg.toggle2~regout ),
	.datac(\toggle|internalCNT_reg [9]),
	.datad(\toggle|Add0~18_combout ),
	.cin(gnd),
	.combout(\toggle|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector11~0 .lut_mask = 16'hEAC0;
defparam \toggle|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \toggle|internalCNT_reg[9] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [9]));

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \toggle|Add0~22 (
// Equation(s):
// \toggle|Add0~22_combout  = \toggle|Add0~21  $ (\toggle|internalCNT_reg [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\toggle|internalCNT_reg [11]),
	.cin(\toggle|Add0~21 ),
	.combout(\toggle|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Add0~22 .lut_mask = 16'h0FF0;
defparam \toggle|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \toggle|Selector9~0 (
// Equation(s):
// \toggle|Selector9~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [11]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~22_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~22_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [11]),
	.datad(\toggle|Add0~22_combout ),
	.cin(gnd),
	.combout(\toggle|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector9~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \toggle|internalCNT_reg[11] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [11]));

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~3_combout  & (\Equal1~2_combout  & !\toggle|internalCNT_reg [11])))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\toggle|internalCNT_reg [11]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0080;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\toggle_enable_reg~regout  & ((\state_reg.pageWriteData~regout ) # ((\state_reg.pageWriteAddr~regout  & \Equal1~4_combout ))))

	.dataa(\toggle_enable_reg~regout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(\state_reg.pageWriteData~regout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hA8A0;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Selector5~0_combout ) # ((\state_reg.pageWriteBuffer~regout  & ((\toggle_enable_reg~regout ) # (\always1~5_combout ))))

	.dataa(\Selector5~0_combout ),
	.datab(\toggle_enable_reg~regout ),
	.datac(\state_reg.pageWriteBuffer~regout ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hFAEA;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\toggle_enable_reg~regout  & ((\state_reg.pageWriteDone~regout ) # ((\state_reg.pageWriteCmd2~regout ) # (\state_reg.pageWriteBusyWait~regout ))))

	.dataa(\state_reg.pageWriteDone~regout ),
	.datab(\state_reg.pageWriteCmd2~regout ),
	.datac(\state_reg.pageWriteBusyWait~regout ),
	.datad(\toggle_enable_reg~regout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hFE00;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\Selector15~0_combout ) # ((\Selector15~3_combout ) # ((\Selector15~2_combout ) # (\Selector15~1_combout )))

	.dataa(\Selector15~0_combout ),
	.datab(\Selector15~3_combout ),
	.datac(\Selector15~2_combout ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hFFFE;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N27
cycloneii_lcell_ff toggle_enable_reg(
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector15~4_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle_enable_reg~regout ));

// Location: LCCOMB_X42_Y33_N22
cycloneii_lcell_comb \toggle|Selector0~0 (
// Equation(s):
// \toggle|Selector0~0_combout  = (\toggle|state_reg.toggleWAIT~regout  & (((\toggle_enable_reg~regout ) # (!\toggle|state_reg.toggleDONE~regout )))) # (!\toggle|state_reg.toggleWAIT~regout  & (\pll|altpll_component|_locked  & ((\toggle_enable_reg~regout 
// ))))

	.dataa(\pll|altpll_component|_locked ),
	.datab(\toggle|state_reg.toggleDONE~regout ),
	.datac(\toggle|state_reg.toggleWAIT~regout ),
	.datad(\toggle_enable_reg~regout ),
	.cin(gnd),
	.combout(\toggle|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector0~0 .lut_mask = 16'hFA30;
defparam \toggle|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N23
cycloneii_lcell_ff \toggle|state_reg.toggleWAIT (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|state_reg.toggleWAIT~regout ));

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \pll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\clk~combout }),
	.locked(\pll|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\pll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \pll|altpll_component|pll .bandwidth = 0;
defparam \pll|altpll_component|pll .bandwidth_type = "low";
defparam \pll|altpll_component|pll .c0_mode = "bypass";
defparam \pll|altpll_component|pll .c0_ph = 0;
defparam \pll|altpll_component|pll .c1_mode = "bypass";
defparam \pll|altpll_component|pll .c1_ph = 0;
defparam \pll|altpll_component|pll .c2_high = 4;
defparam \pll|altpll_component|pll .c2_initial = 1;
defparam \pll|altpll_component|pll .c2_low = 4;
defparam \pll|altpll_component|pll .c2_mode = "even";
defparam \pll|altpll_component|pll .c2_ph = 0;
defparam \pll|altpll_component|pll .charge_pump_current = 80;
defparam \pll|altpll_component|pll .clk0_counter = "c2";
defparam \pll|altpll_component|pll .clk0_divide_by = 1;
defparam \pll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk0_multiply_by = 2;
defparam \pll|altpll_component|pll .clk0_phase_shift = "0";
defparam \pll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk1_phase_shift = "0";
defparam \pll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \pll|altpll_component|pll .clk2_phase_shift = "0";
defparam \pll|altpll_component|pll .compensate_clock = "clk0";
defparam \pll|altpll_component|pll .gate_lock_counter = 0;
defparam \pll|altpll_component|pll .gate_lock_signal = "no";
defparam \pll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \pll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \pll|altpll_component|pll .loop_filter_c = 3;
defparam \pll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \pll|altpll_component|pll .m = 16;
defparam \pll|altpll_component|pll .m_initial = 1;
defparam \pll|altpll_component|pll .m_ph = 0;
defparam \pll|altpll_component|pll .n = 1;
defparam \pll|altpll_component|pll .operation_mode = "normal";
defparam \pll|altpll_component|pll .pfd_max = 100000;
defparam \pll|altpll_component|pll .pfd_min = 2484;
defparam \pll|altpll_component|pll .pll_compensation_delay = 3582;
defparam \pll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \pll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \pll|altpll_component|pll .simulation_type = "timing";
defparam \pll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \pll|altpll_component|pll .vco_center = 1333;
defparam \pll|altpll_component|pll .vco_max = 2000;
defparam \pll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \toggle|Selector3~3 (
// Equation(s):
// \toggle|Selector3~3_combout  = (!\toggle|state_reg.toggleWAIT~regout  & (\pll|altpll_component|_locked  & \toggle_enable_reg~regout ))

	.dataa(vcc),
	.datab(\toggle|state_reg.toggleWAIT~regout ),
	.datac(\pll|altpll_component|_locked ),
	.datad(\toggle_enable_reg~regout ),
	.cin(gnd),
	.combout(\toggle|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector3~3 .lut_mask = 16'h3000;
defparam \toggle|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneii_lcell_comb \toggle|Selector1~0 (
// Equation(s):
// \toggle|Selector1~0_combout  = (\toggle|Selector3~3_combout ) # ((\toggle|state_reg.toggle1~regout  & !\toggle|Equal0~0_combout ))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(vcc),
	.datac(\toggle|Selector3~3_combout ),
	.datad(\toggle|Equal0~0_combout ),
	.cin(gnd),
	.combout(\toggle|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector1~0 .lut_mask = 16'hF0FA;
defparam \toggle|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \toggle|Selector1~1 (
// Equation(s):
// \toggle|Selector1~1_combout  = (\toggle|Equal1~0_combout  & ((\toggle|state_reg.toggle2~regout  & (!\toggle|Equal2~2_combout )) # (!\toggle|state_reg.toggle2~regout  & ((\toggle|Selector1~0_combout ))))) # (!\toggle|Equal1~0_combout  & 
// (((\toggle|Selector1~0_combout ))))

	.dataa(\toggle|Equal2~2_combout ),
	.datab(\toggle|Equal1~0_combout ),
	.datac(\toggle|Selector1~0_combout ),
	.datad(\toggle|state_reg.toggle2~regout ),
	.cin(gnd),
	.combout(\toggle|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector1~1 .lut_mask = 16'h74F0;
defparam \toggle|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N13
cycloneii_lcell_ff \toggle|state_reg.toggle1 (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|state_reg.toggle1~regout ));

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \toggle|Selector19~0 (
// Equation(s):
// \toggle|Selector19~0_combout  = (\toggle|state_reg.toggle2~regout  & ((\toggle|internalCNT_reg [1]) # ((\toggle|state_reg.toggle1~regout  & \toggle|Add0~2_combout )))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & 
// ((\toggle|Add0~2_combout ))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|state_reg.toggle1~regout ),
	.datac(\toggle|internalCNT_reg [1]),
	.datad(\toggle|Add0~2_combout ),
	.cin(gnd),
	.combout(\toggle|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector19~0 .lut_mask = 16'hECA0;
defparam \toggle|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \toggle|internalCNT_reg[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|internalCNT_reg [1]));

// Location: LCCOMB_X50_Y33_N4
cycloneii_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\state_reg.pageWriteData~regout  & (((\always1~5_combout  & \state_reg.pageWriteBuffer~regout )) # (!\toggle|toggleDone_reg~regout ))) # (!\state_reg.pageWriteData~regout  & (\always1~5_combout  & 
// ((\state_reg.pageWriteBuffer~regout ))))

	.dataa(\state_reg.pageWriteData~regout ),
	.datab(\always1~5_combout ),
	.datac(\toggle|toggleDone_reg~regout ),
	.datad(\state_reg.pageWriteBuffer~regout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hCE0A;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneii_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (\Add1~14_combout  & (\toggle|internalCNT_reg [7] & (\Add1~12_combout  $ (!\toggle|internalCNT_reg [6])))) # (!\Add1~14_combout  & (!\toggle|internalCNT_reg [7] & (\Add1~12_combout  $ (!\toggle|internalCNT_reg [6]))))

	.dataa(\Add1~14_combout ),
	.datab(\Add1~12_combout ),
	.datac(\toggle|internalCNT_reg [6]),
	.datad(\toggle|internalCNT_reg [7]),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h8241;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (CNT_reg[4] & (\Add1~7  $ (GND))) # (!CNT_reg[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((CNT_reg[4] & !\Add1~7 ))

	.dataa(CNT_reg[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\Add1~10_combout  & (\toggle|internalCNT_reg [5] & (\Add1~8_combout  $ (!\toggle|internalCNT_reg [4])))) # (!\Add1~10_combout  & (!\toggle|internalCNT_reg [5] & (\Add1~8_combout  $ (!\toggle|internalCNT_reg [4]))))

	.dataa(\Add1~10_combout ),
	.datab(\Add1~8_combout ),
	.datac(\toggle|internalCNT_reg [4]),
	.datad(\toggle|internalCNT_reg [5]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h8241;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\Add1~4_combout  & !\CNT_reg[9]~0_combout )

	.dataa(\Add1~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h00AA;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneii_lcell_comb \CNT_reg[9]~1 (
// Equation(s):
// \CNT_reg[9]~1_combout  = (!\state_reg.pageWriteData~regout  & (\state_reg.pageWriteWAIT~regout  & !\state_reg.pageWriteBuffer~regout ))

	.dataa(\state_reg.pageWriteData~regout ),
	.datab(vcc),
	.datac(\state_reg.pageWriteWAIT~regout ),
	.datad(\state_reg.pageWriteBuffer~regout ),
	.cin(gnd),
	.combout(\CNT_reg[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CNT_reg[9]~1 .lut_mask = 16'h0050;
defparam \CNT_reg[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\toggle|toggleDone_reg~regout  & \state_reg.pageWriteData~regout )

	.dataa(vcc),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(vcc),
	.datad(\state_reg.pageWriteData~regout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h3300;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \CNT_reg[9]~3 (
// Equation(s):
// \CNT_reg[9]~3_combout  = (!\Selector5~0_combout  & (!\CNT_reg[9]~1_combout  & ((\CNT_reg[9]~2_combout ) # (!\Selector0~2_combout ))))

	.dataa(\CNT_reg[9]~2_combout ),
	.datab(\Selector5~0_combout ),
	.datac(\CNT_reg[9]~1_combout ),
	.datad(\Selector0~2_combout ),
	.cin(gnd),
	.combout(\CNT_reg[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CNT_reg[9]~3 .lut_mask = 16'h0203;
defparam \CNT_reg[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N29
cycloneii_lcell_ff \CNT_reg[2] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector28~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[2]));

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\Add1~2_combout  & !\CNT_reg[9]~0_combout )

	.dataa(\Add1~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h00AA;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N13
cycloneii_lcell_ff \CNT_reg[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector29~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[1]));

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = CNT_reg[0] $ (VCC)
// \Add1~1  = CARRY(CNT_reg[0])

	.dataa(CNT_reg[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (CNT_reg[2] & (\Add1~3  $ (GND))) # (!CNT_reg[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((CNT_reg[2] & !\Add1~3 ))

	.dataa(vcc),
	.datab(CNT_reg[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (CNT_reg[3] & (!\Add1~5 )) # (!CNT_reg[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!CNT_reg[3]))

	.dataa(vcc),
	.datab(CNT_reg[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\toggle|internalCNT_reg [2] & (\Add1~4_combout  & (\Add1~6_combout  $ (!\toggle|internalCNT_reg [3])))) # (!\toggle|internalCNT_reg [2] & (!\Add1~4_combout  & (\Add1~6_combout  $ (!\toggle|internalCNT_reg [3]))))

	.dataa(\toggle|internalCNT_reg [2]),
	.datab(\Add1~4_combout ),
	.datac(\Add1~6_combout ),
	.datad(\toggle|internalCNT_reg [3]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h9009;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal3~0_combout  & (\Equal3~3_combout  & (\Equal3~2_combout  & \Equal3~1_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal3~3_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = 16'h8000;
defparam \Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ((!\toggle|toggleDone_reg~regout  & \Equal1~4_combout )) # (!\state_reg.pageWriteAddr~regout )

	.dataa(vcc),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(\state_reg.pageWriteAddr~regout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h3F0F;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = (\Selector32~0_combout  & (((\Equal3~7_combout  & \Equal3~4_combout )) # (!\Selector0~2_combout )))

	.dataa(\Equal3~7_combout ),
	.datab(\Equal3~4_combout ),
	.datac(\Selector0~2_combout ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~1 .lut_mask = 16'h8F00;
defparam \Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \Selector32~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Selector32~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector32~1clkctrl_outclk ));
// synopsys translate_off
defparam \Selector32~1clkctrl .clock_type = "global clock";
defparam \Selector32~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneii_lcell_comb \outputUPTO[11]$latch (
// Equation(s):
// \outputUPTO[11]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector9~2_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\outputUPTO[11]$latch~combout )))

	.dataa(vcc),
	.datab(\Selector9~2_combout ),
	.datac(\Selector32~1clkctrl_outclk ),
	.datad(\outputUPTO[11]$latch~combout ),
	.cin(gnd),
	.combout(\outputUPTO[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \outputUPTO[11]$latch .lut_mask = 16'hCFC0;
defparam \outputUPTO[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \toggle|Equal2~1 (
// Equation(s):
// \toggle|Equal2~1_combout  = (!\toggle|internalCNT_reg [1] & (!\toggle|internalCNT_reg [3] & (\toggle|internalCNT_reg [11] $ (!\outputUPTO[11]$latch~combout ))))

	.dataa(\toggle|internalCNT_reg [11]),
	.datab(\toggle|internalCNT_reg [1]),
	.datac(\outputUPTO[11]$latch~combout ),
	.datad(\toggle|internalCNT_reg [3]),
	.cin(gnd),
	.combout(\toggle|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Equal2~1 .lut_mask = 16'h0021;
defparam \toggle|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\toggle|internalCNT_reg [7] & (!\toggle|internalCNT_reg [9] & (!\toggle|internalCNT_reg [8] & !\toggle|internalCNT_reg [10])))

	.dataa(\toggle|internalCNT_reg [7]),
	.datab(\toggle|internalCNT_reg [9]),
	.datac(\toggle|internalCNT_reg [8]),
	.datad(\toggle|internalCNT_reg [10]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!\toggle|internalCNT_reg [6] & (!\toggle|internalCNT_reg [4] & !\toggle|internalCNT_reg [5]))

	.dataa(vcc),
	.datab(\toggle|internalCNT_reg [6]),
	.datac(\toggle|internalCNT_reg [4]),
	.datad(\toggle|internalCNT_reg [5]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0003;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \toggle|Equal2~2 (
// Equation(s):
// \toggle|Equal2~2_combout  = (\toggle|Equal2~0_combout  & (\toggle|Equal2~1_combout  & (\Equal1~0_combout  & \Equal1~5_combout )))

	.dataa(\toggle|Equal2~0_combout ),
	.datab(\toggle|Equal2~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~5_combout ),
	.cin(gnd),
	.combout(\toggle|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Equal2~2 .lut_mask = 16'h8000;
defparam \toggle|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneii_lcell_comb \toggle|Selector6~0 (
// Equation(s):
// \toggle|Selector6~0_combout  = (\toggle|state_reg.toggle1~regout ) # ((\toggle|state_reg.toggle2~regout  & ((\toggle|Equal2~2_combout ) # (!\toggle|Equal1~0_combout ))))

	.dataa(\toggle|state_reg.toggle1~regout ),
	.datab(\toggle|Equal1~0_combout ),
	.datac(\toggle|Equal2~2_combout ),
	.datad(\toggle|state_reg.toggle2~regout ),
	.cin(gnd),
	.combout(\toggle|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector6~0 .lut_mask = 16'hFBAA;
defparam \toggle|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneii_lcell_comb \toggle|Selector8~0 (
// Equation(s):
// \toggle|Selector8~0_combout  = (!\toggle|delayCNT_reg [0] & \toggle|Selector6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\toggle|delayCNT_reg [0]),
	.datad(\toggle|Selector6~0_combout ),
	.cin(gnd),
	.combout(\toggle|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector8~0 .lut_mask = 16'h0F00;
defparam \toggle|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N9
cycloneii_lcell_ff \toggle|delayCNT_reg[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|delayCNT_reg [0]));

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \toggle|Selector7~0 (
// Equation(s):
// \toggle|Selector7~0_combout  = (\toggle|state_reg.toggle2~regout  & (\toggle|delayCNT_reg [0] $ ((\toggle|delayCNT_reg [1])))) # (!\toggle|state_reg.toggle2~regout  & (\toggle|state_reg.toggle1~regout  & (\toggle|delayCNT_reg [0] $ (\toggle|delayCNT_reg 
// [1]))))

	.dataa(\toggle|state_reg.toggle2~regout ),
	.datab(\toggle|delayCNT_reg [0]),
	.datac(\toggle|delayCNT_reg [1]),
	.datad(\toggle|state_reg.toggle1~regout ),
	.cin(gnd),
	.combout(\toggle|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector7~0 .lut_mask = 16'h3C28;
defparam \toggle|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \toggle|delayCNT_reg[1] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|delayCNT_reg [1]));

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \toggle|Equal1~0 (
// Equation(s):
// \toggle|Equal1~0_combout  = (\toggle|delayCNT_reg [2] & (!\toggle|delayCNT_reg [1] & (!\toggle|delayCNT_reg [0] & !\toggle|delayCNT_reg [3])))

	.dataa(\toggle|delayCNT_reg [2]),
	.datab(\toggle|delayCNT_reg [1]),
	.datac(\toggle|delayCNT_reg [0]),
	.datad(\toggle|delayCNT_reg [3]),
	.cin(gnd),
	.combout(\toggle|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Equal1~0 .lut_mask = 16'h0002;
defparam \toggle|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \toggle|Selector21~2 (
// Equation(s):
// \toggle|Selector21~2_combout  = (\toggle|Selector21~1_combout ) # ((\toggle|Equal1~0_combout  & (\toggle|Equal2~2_combout  & \toggle|state_reg.toggle2~regout )))

	.dataa(\toggle|Selector21~1_combout ),
	.datab(\toggle|Equal1~0_combout ),
	.datac(\toggle|Equal2~2_combout ),
	.datad(\toggle|state_reg.toggle2~regout ),
	.cin(gnd),
	.combout(\toggle|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \toggle|Selector21~2 .lut_mask = 16'hEAAA;
defparam \toggle|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \toggle|toggleDone_reg (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\toggle|Selector21~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\toggle|toggleDone_reg~regout ));

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \CNT_reg[9]~0 (
// Equation(s):
// \CNT_reg[9]~0_combout  = ((\Selector5~5_combout ) # ((\state_reg.pageWriteData~regout  & \toggle|toggleDone_reg~regout ))) # (!\state_reg.pageWriteWAIT~regout )

	.dataa(\state_reg.pageWriteWAIT~regout ),
	.datab(\state_reg.pageWriteData~regout ),
	.datac(\toggle|toggleDone_reg~regout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\CNT_reg[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CNT_reg[9]~0 .lut_mask = 16'hFFD5;
defparam \CNT_reg[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Add1~6_combout  & !\CNT_reg[9]~0_combout )

	.dataa(\Add1~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h00AA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N31
cycloneii_lcell_ff \CNT_reg[3] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector27~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[3]));

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (CNT_reg[5] & (!\Add1~9 )) # (!CNT_reg[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!CNT_reg[5]))

	.dataa(CNT_reg[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (CNT_reg[6] & (\Add1~11  $ (GND))) # (!CNT_reg[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((CNT_reg[6] & !\Add1~11 ))

	.dataa(vcc),
	.datab(CNT_reg[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Add1~12_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(\Add1~12_combout ),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h00CC;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N11
cycloneii_lcell_ff \CNT_reg[6] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector24~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[6]));

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (CNT_reg[7] & (!\Add1~13 )) # (!CNT_reg[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!CNT_reg[7]))

	.dataa(CNT_reg[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (CNT_reg[8] & (\Add1~15  $ (GND))) # (!CNT_reg[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((CNT_reg[8] & !\Add1~15 ))

	.dataa(vcc),
	.datab(CNT_reg[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneii_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Add1~16_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(\Add1~16_combout ),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h00CC;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N19
cycloneii_lcell_ff \CNT_reg[8] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector22~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[8]));

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (CNT_reg[9] & (!\Add1~17 )) # (!CNT_reg[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!CNT_reg[9]))

	.dataa(vcc),
	.datab(CNT_reg[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Add1~18_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~18_combout ),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h00F0;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \CNT_reg[9] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector21~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[9]));

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (CNT_reg[10] & (\Add1~19  $ (GND))) # (!CNT_reg[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((CNT_reg[10] & !\Add1~19 ))

	.dataa(vcc),
	.datab(CNT_reg[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\Add1~20_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(\Add1~20_combout ),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h00CC;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N25
cycloneii_lcell_ff \CNT_reg[10] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector20~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[10]));

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\Add1~22_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(\Add1~22_combout ),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h00CC;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N15
cycloneii_lcell_ff \CNT_reg[11] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector19~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[11]));

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!CNT_reg[8] & (!CNT_reg[9] & (!CNT_reg[10] & !CNT_reg[11])))

	.dataa(CNT_reg[8]),
	.datab(CNT_reg[9]),
	.datac(CNT_reg[10]),
	.datad(CNT_reg[11]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0001;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \buffer_ready~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\buffer_ready~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buffer_ready));
// synopsys translate_off
defparam \buffer_ready~I .input_async_reset = "none";
defparam \buffer_ready~I .input_power_up = "low";
defparam \buffer_ready~I .input_register_mode = "none";
defparam \buffer_ready~I .input_sync_reset = "none";
defparam \buffer_ready~I .oe_async_reset = "none";
defparam \buffer_ready~I .oe_power_up = "low";
defparam \buffer_ready~I .oe_register_mode = "none";
defparam \buffer_ready~I .oe_sync_reset = "none";
defparam \buffer_ready~I .operation_mode = "input";
defparam \buffer_ready~I .output_async_reset = "none";
defparam \buffer_ready~I .output_power_up = "low";
defparam \buffer_ready~I .output_register_mode = "none";
defparam \buffer_ready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\Add1~10_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h00CC;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N7
cycloneii_lcell_ff \CNT_reg[5] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector25~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[5]));

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Add1~14_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~14_combout ),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h00F0;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N17
cycloneii_lcell_ff \CNT_reg[7] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector23~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[7]));

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\Add1~8_combout  & !\CNT_reg[9]~0_combout )

	.dataa(\Add1~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h00AA;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N3
cycloneii_lcell_ff \CNT_reg[4] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector26~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[4]));

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!CNT_reg[6] & (!CNT_reg[5] & (!CNT_reg[7] & CNT_reg[4])))

	.dataa(CNT_reg[6]),
	.datab(CNT_reg[5]),
	.datac(CNT_reg[7]),
	.datad(CNT_reg[4]),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0100;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (\always1~4_combout  & (\always1~2_combout  & (\buffer_ready~combout  & \always1~3_combout )))

	.dataa(\always1~4_combout ),
	.datab(\always1~2_combout ),
	.datac(\buffer_ready~combout ),
	.datad(\always1~3_combout ),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h8000;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\always1~5_combout  & \state_reg.pageWriteBuffer~regout )

	.dataa(vcc),
	.datab(\always1~5_combout ),
	.datac(\state_reg.pageWriteBuffer~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hC0C0;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Selector5~4_combout  & (\Selector5~5_combout  & ((!\WriteDone~0_combout )))) # (!\Selector5~4_combout  & (((\state_reg.pageWriteData~regout ))))

	.dataa(\Selector5~4_combout ),
	.datab(\Selector5~5_combout ),
	.datac(\state_reg.pageWriteData~regout ),
	.datad(\WriteDone~0_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'h50D8;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N31
cycloneii_lcell_ff \state_reg.pageWriteData (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector5~6_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteData~regout ));

// Location: LCFF_X48_Y33_N9
cycloneii_lcell_ff \state_reg.pageWriteCmd2 (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\state_reg.pageWriteData~regout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\toggle|toggleDone_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteCmd2~regout ));

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\toggle|toggleDone_reg~regout  & ((\state_reg.pageWriteCmd2~regout ) # ((\state_reg.pageWriteBusyWait~regout  & \NandReady~combout )))) # (!\toggle|toggleDone_reg~regout  & (((\state_reg.pageWriteBusyWait~regout  & 
// \NandReady~combout ))))

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteCmd2~regout ),
	.datac(\state_reg.pageWriteBusyWait~regout ),
	.datad(\NandReady~combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF888;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N13
cycloneii_lcell_ff \state_reg.pageWriteBusyWait (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector7~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteBusyWait~regout ));

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Selector5~4_combout  & (!\NandReady~combout  & ((\state_reg.pageWriteBusyWait~regout )))) # (!\Selector5~4_combout  & ((\state_reg.pageWriteDone~regout ) # ((!\NandReady~combout  & \state_reg.pageWriteBusyWait~regout ))))

	.dataa(\Selector5~4_combout ),
	.datab(\NandReady~combout ),
	.datac(\state_reg.pageWriteDone~regout ),
	.datad(\state_reg.pageWriteBusyWait~regout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h7350;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N7
cycloneii_lcell_ff \state_reg.pageWriteDone (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector8~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state_reg.pageWriteDone~regout ));

// Location: LCCOMB_X49_Y33_N22
cycloneii_lcell_comb \WriteDone~0 (
// Equation(s):
// \WriteDone~0_combout  = (\NandReady~combout  & \state_reg.pageWriteDone~regout )

	.dataa(vcc),
	.datab(\NandReady~combout ),
	.datac(vcc),
	.datad(\state_reg.pageWriteDone~regout ),
	.cin(gnd),
	.combout(\WriteDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \WriteDone~0 .lut_mask = 16'hCC00;
defparam \WriteDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state_reg.pageWriteAddr~regout ) # ((!\toggle|toggleDone_reg~regout  & ((\state_reg.pageWriteData~regout ) # (\state_reg.pageWriteCmd1~regout ))))

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteData~regout ),
	.datac(\state_reg.pageWriteCmd1~regout ),
	.datad(\state_reg.pageWriteAddr~regout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFF54;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\Selector5~0_combout ) # ((\always1~5_combout  & \state_reg.pageWriteBuffer~regout )))

	.dataa(\always1~5_combout ),
	.datab(\state_reg.pageWriteBuffer~regout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFF8;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneii_lcell_comb \output_data[0]$latch (
// Equation(s):
// \output_data[0]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector0~1_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\output_data[0]$latch~combout )))

	.dataa(\Selector0~1_combout ),
	.datab(\output_data[0]$latch~combout ),
	.datac(vcc),
	.datad(\Selector32~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\output_data[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \output_data[0]$latch .lut_mask = 16'hAACC;
defparam \output_data[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\state_reg.pageWriteDone~regout  & (!\state_reg.pageWriteCmd2~regout  & !\state_reg.pageWriteBusyWait~regout ))

	.dataa(\state_reg.pageWriteDone~regout ),
	.datab(vcc),
	.datac(\state_reg.pageWriteCmd2~regout ),
	.datad(\state_reg.pageWriteBusyWait~regout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h0005;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state_reg.pageWriteData~regout  & (((\toggle|toggleDone_reg~regout )))) # (!\state_reg.pageWriteData~regout  & (((!\state_reg.pageWriteBuffer~regout )) # (!\always1~5_combout )))

	.dataa(\state_reg.pageWriteData~regout ),
	.datab(\always1~5_combout ),
	.datac(\toggle|toggleDone_reg~regout ),
	.datad(\state_reg.pageWriteBuffer~regout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hB1F5;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneii_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (\pll|altpll_component|_locked  & (\always1~0_combout  & \always1~1_combout ))

	.dataa(\pll|altpll_component|_locked ),
	.datab(\always1~0_combout ),
	.datac(vcc),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h8800;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneii_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!\state_reg.pageWriteData~regout  & !\state_reg.pageWriteBuffer~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state_reg.pageWriteData~regout ),
	.datad(\state_reg.pageWriteBuffer~regout ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h000F;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (!\state_reg.pageWriteAddr~regout  & (\WideOr6~0_combout  & ((\state_reg.pageWriteCmd1~regout ) # (\always1~6_combout ))))

	.dataa(\state_reg.pageWriteAddr~regout ),
	.datab(\state_reg.pageWriteCmd1~regout ),
	.datac(\always1~6_combout ),
	.datad(\WideOr6~0_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h5400;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Selector14~0_combout  & ((\Selector14~1_combout ) # (!\Selector12~0_combout )))

	.dataa(vcc),
	.datab(\Selector14~0_combout ),
	.datac(\Selector12~0_combout ),
	.datad(\Selector14~1_combout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hCC0C;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \output_data[1]$latch (
// Equation(s):
// \output_data[1]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector14~2_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\output_data[1]$latch~combout )))

	.dataa(\Selector14~2_combout ),
	.datab(\output_data[1]$latch~combout ),
	.datac(vcc),
	.datad(\Selector32~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\output_data[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \output_data[1]$latch .lut_mask = 16'hAACC;
defparam \output_data[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Selector14~0_combout  & ((\Selector12~1_combout ) # (!\Selector12~0_combout )))

	.dataa(\Selector12~1_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\Selector12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'h8C8C;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \output_data[2]$latch (
// Equation(s):
// \output_data[2]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector12~2_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\output_data[2]$latch~combout )))

	.dataa(\Selector12~2_combout ),
	.datab(vcc),
	.datac(\output_data[2]$latch~combout ),
	.datad(\Selector32~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\output_data[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \output_data[2]$latch .lut_mask = 16'hAAF0;
defparam \output_data[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneii_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (!\state_reg.pageWriteBusyWait~regout  & (!\state_reg.pageWriteDone~regout  & ((!\toggle|toggleDone_reg~regout ) # (!\state_reg.pageWriteCmd2~regout ))))

	.dataa(\state_reg.pageWriteCmd2~regout ),
	.datab(\toggle|toggleDone_reg~regout ),
	.datac(\state_reg.pageWriteBusyWait~regout ),
	.datad(\state_reg.pageWriteDone~regout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h0007;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneii_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Selector13~0_combout  & (\Selector13~1_combout  & ((\always1~5_combout ) # (!\state_reg.pageWriteBuffer~regout ))))

	.dataa(\Selector13~0_combout ),
	.datab(\always1~5_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\state_reg.pageWriteBuffer~regout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'h80A0;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneii_lcell_comb \output_data[4]$latch (
// Equation(s):
// \output_data[4]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & ((\Selector13~2_combout ))) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & (\output_data[4]$latch~combout ))

	.dataa(vcc),
	.datab(\output_data[4]$latch~combout ),
	.datac(\Selector13~2_combout ),
	.datad(\Selector32~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\output_data[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \output_data[4]$latch .lut_mask = 16'hF0CC;
defparam \output_data[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\state_reg.pageWriteAddr~regout ) # ((\toggle|toggleDone_reg~regout  & \state_reg.pageWriteCmd1~regout ))

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteAddr~regout ),
	.datac(\state_reg.pageWriteCmd1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hECEC;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneii_lcell_comb \outputVEC1[2]$latch (
// Equation(s):
// \outputVEC1[2]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector11~0_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\outputVEC1[2]$latch~combout )))

	.dataa(vcc),
	.datab(\Selector11~0_combout ),
	.datac(\outputVEC1[2]$latch~combout ),
	.datad(\Selector32~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\outputVEC1[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \outputVEC1[2]$latch .lut_mask = 16'hCCF0;
defparam \outputVEC1[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\toggle|toggleDone_reg~regout  & (\state_reg.pageWriteData~regout )) # (!\toggle|toggleDone_reg~regout  & (((\state_reg.pageWriteCmd2~regout ) # (\state_reg.pageWriteCmd1~regout ))))

	.dataa(\toggle|toggleDone_reg~regout ),
	.datab(\state_reg.pageWriteData~regout ),
	.datac(\state_reg.pageWriteCmd2~regout ),
	.datad(\state_reg.pageWriteCmd1~regout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hDDD8;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector5~0_combout ) # (\Selector10~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector5~0_combout ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hFFF0;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneii_lcell_comb \outputVEC1[3]$latch (
// Equation(s):
// \outputVEC1[3]$latch~combout  = (GLOBAL(\Selector32~1clkctrl_outclk ) & (\Selector10~1_combout )) # (!GLOBAL(\Selector32~1clkctrl_outclk ) & ((\outputVEC1[3]$latch~combout )))

	.dataa(vcc),
	.datab(\Selector10~1_combout ),
	.datac(\Selector32~1clkctrl_outclk ),
	.datad(\outputVEC1[3]$latch~combout ),
	.cin(gnd),
	.combout(\outputVEC1[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \outputVEC1[3]$latch .lut_mask = 16'hCFC0;
defparam \outputVEC1[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_X0_Y1_N1
cycloneii_clkctrl \pll|altpll_component|_clk0~clkctrl_e (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\pll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|_clk0~clkctrl_e_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|_clk0~clkctrl_e .clock_type = "external clock output";
defparam \pll|altpll_component|_clk0~clkctrl_e .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (\state_reg.pageWriteData~regout ) # (((\state_reg.pageWriteAddr~regout ) # (\state_reg.pageWriteBusyWait~regout )) # (!\state_reg.pageWriteWAIT~regout ))

	.dataa(\state_reg.pageWriteData~regout ),
	.datab(\state_reg.pageWriteWAIT~regout ),
	.datac(\state_reg.pageWriteAddr~regout ),
	.datad(\state_reg.pageWriteBusyWait~regout ),
	.cin(gnd),
	.combout(\WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = 16'hFFFB;
defparam \WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb WideOr8(
// Equation(s):
// \WideOr8~combout  = ((\state_reg.pageWriteData~regout ) # ((\state_reg.pageWriteCmd2~regout ) # (\state_reg.pageWriteCmd1~regout ))) # (!\state_reg.pageWriteWAIT~regout )

	.dataa(\state_reg.pageWriteWAIT~regout ),
	.datab(\state_reg.pageWriteData~regout ),
	.datac(\state_reg.pageWriteCmd2~regout ),
	.datad(\state_reg.pageWriteCmd1~regout ),
	.cin(gnd),
	.combout(\WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam WideOr8.lut_mask = 16'hFFFD;
defparam WideOr8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneii_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (\state_reg.pageWriteAddr~regout ) # ((\state_reg.pageWriteCmd1~regout ) # ((\state_reg.pageWriteBuffer~regout ) # (!\state_reg.pageWriteWAIT~regout )))

	.dataa(\state_reg.pageWriteAddr~regout ),
	.datab(\state_reg.pageWriteCmd1~regout ),
	.datac(\state_reg.pageWriteBuffer~regout ),
	.datad(\state_reg.pageWriteWAIT~regout ),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'hFEFF;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \pll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\pll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneii_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\Add1~0_combout  & !\CNT_reg[9]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~0_combout ),
	.datad(\CNT_reg[9]~0_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'h00F0;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N5
cycloneii_lcell_ff \CNT_reg[0] (
	.clk(\pll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Selector30~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CNT_reg[9]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(CNT_reg[0]));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WriteDone~I (
	.datain(\WriteDone~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteDone));
// synopsys translate_off
defparam \WriteDone~I .input_async_reset = "none";
defparam \WriteDone~I .input_power_up = "low";
defparam \WriteDone~I .input_register_mode = "none";
defparam \WriteDone~I .input_sync_reset = "none";
defparam \WriteDone~I .oe_async_reset = "none";
defparam \WriteDone~I .oe_power_up = "low";
defparam \WriteDone~I .oe_register_mode = "none";
defparam \WriteDone~I .oe_sync_reset = "none";
defparam \WriteDone~I .operation_mode = "output";
defparam \WriteDone~I .output_async_reset = "none";
defparam \WriteDone~I .output_power_up = "low";
defparam \WriteDone~I .output_register_mode = "none";
defparam \WriteDone~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[0]~I (
	.datain(\output_data[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[0]));
// synopsys translate_off
defparam \output_data[0]~I .input_async_reset = "none";
defparam \output_data[0]~I .input_power_up = "low";
defparam \output_data[0]~I .input_register_mode = "none";
defparam \output_data[0]~I .input_sync_reset = "none";
defparam \output_data[0]~I .oe_async_reset = "none";
defparam \output_data[0]~I .oe_power_up = "low";
defparam \output_data[0]~I .oe_register_mode = "none";
defparam \output_data[0]~I .oe_sync_reset = "none";
defparam \output_data[0]~I .operation_mode = "output";
defparam \output_data[0]~I .output_async_reset = "none";
defparam \output_data[0]~I .output_power_up = "low";
defparam \output_data[0]~I .output_register_mode = "none";
defparam \output_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[1]~I (
	.datain(\output_data[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[1]));
// synopsys translate_off
defparam \output_data[1]~I .input_async_reset = "none";
defparam \output_data[1]~I .input_power_up = "low";
defparam \output_data[1]~I .input_register_mode = "none";
defparam \output_data[1]~I .input_sync_reset = "none";
defparam \output_data[1]~I .oe_async_reset = "none";
defparam \output_data[1]~I .oe_power_up = "low";
defparam \output_data[1]~I .oe_register_mode = "none";
defparam \output_data[1]~I .oe_sync_reset = "none";
defparam \output_data[1]~I .operation_mode = "output";
defparam \output_data[1]~I .output_async_reset = "none";
defparam \output_data[1]~I .output_power_up = "low";
defparam \output_data[1]~I .output_register_mode = "none";
defparam \output_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[2]~I (
	.datain(\output_data[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[2]));
// synopsys translate_off
defparam \output_data[2]~I .input_async_reset = "none";
defparam \output_data[2]~I .input_power_up = "low";
defparam \output_data[2]~I .input_register_mode = "none";
defparam \output_data[2]~I .input_sync_reset = "none";
defparam \output_data[2]~I .oe_async_reset = "none";
defparam \output_data[2]~I .oe_power_up = "low";
defparam \output_data[2]~I .oe_register_mode = "none";
defparam \output_data[2]~I .oe_sync_reset = "none";
defparam \output_data[2]~I .operation_mode = "output";
defparam \output_data[2]~I .output_async_reset = "none";
defparam \output_data[2]~I .output_power_up = "low";
defparam \output_data[2]~I .output_register_mode = "none";
defparam \output_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[3]~I (
	.datain(\output_data[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[3]));
// synopsys translate_off
defparam \output_data[3]~I .input_async_reset = "none";
defparam \output_data[3]~I .input_power_up = "low";
defparam \output_data[3]~I .input_register_mode = "none";
defparam \output_data[3]~I .input_sync_reset = "none";
defparam \output_data[3]~I .oe_async_reset = "none";
defparam \output_data[3]~I .oe_power_up = "low";
defparam \output_data[3]~I .oe_register_mode = "none";
defparam \output_data[3]~I .oe_sync_reset = "none";
defparam \output_data[3]~I .operation_mode = "output";
defparam \output_data[3]~I .output_async_reset = "none";
defparam \output_data[3]~I .output_power_up = "low";
defparam \output_data[3]~I .output_register_mode = "none";
defparam \output_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[4]~I (
	.datain(\output_data[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[4]));
// synopsys translate_off
defparam \output_data[4]~I .input_async_reset = "none";
defparam \output_data[4]~I .input_power_up = "low";
defparam \output_data[4]~I .input_register_mode = "none";
defparam \output_data[4]~I .input_sync_reset = "none";
defparam \output_data[4]~I .oe_async_reset = "none";
defparam \output_data[4]~I .oe_power_up = "low";
defparam \output_data[4]~I .oe_register_mode = "none";
defparam \output_data[4]~I .oe_sync_reset = "none";
defparam \output_data[4]~I .operation_mode = "output";
defparam \output_data[4]~I .output_async_reset = "none";
defparam \output_data[4]~I .output_power_up = "low";
defparam \output_data[4]~I .output_register_mode = "none";
defparam \output_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[5]~I (
	.datain(\output_data[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[5]));
// synopsys translate_off
defparam \output_data[5]~I .input_async_reset = "none";
defparam \output_data[5]~I .input_power_up = "low";
defparam \output_data[5]~I .input_register_mode = "none";
defparam \output_data[5]~I .input_sync_reset = "none";
defparam \output_data[5]~I .oe_async_reset = "none";
defparam \output_data[5]~I .oe_power_up = "low";
defparam \output_data[5]~I .oe_register_mode = "none";
defparam \output_data[5]~I .oe_sync_reset = "none";
defparam \output_data[5]~I .operation_mode = "output";
defparam \output_data[5]~I .output_async_reset = "none";
defparam \output_data[5]~I .output_power_up = "low";
defparam \output_data[5]~I .output_register_mode = "none";
defparam \output_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[6]~I (
	.datain(\output_data[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[6]));
// synopsys translate_off
defparam \output_data[6]~I .input_async_reset = "none";
defparam \output_data[6]~I .input_power_up = "low";
defparam \output_data[6]~I .input_register_mode = "none";
defparam \output_data[6]~I .input_sync_reset = "none";
defparam \output_data[6]~I .oe_async_reset = "none";
defparam \output_data[6]~I .oe_power_up = "low";
defparam \output_data[6]~I .oe_register_mode = "none";
defparam \output_data[6]~I .oe_sync_reset = "none";
defparam \output_data[6]~I .operation_mode = "output";
defparam \output_data[6]~I .output_async_reset = "none";
defparam \output_data[6]~I .output_power_up = "low";
defparam \output_data[6]~I .output_register_mode = "none";
defparam \output_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \output_data[7]~I (
	.datain(\output_data[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(output_data[7]));
// synopsys translate_off
defparam \output_data[7]~I .input_async_reset = "none";
defparam \output_data[7]~I .input_power_up = "low";
defparam \output_data[7]~I .input_register_mode = "none";
defparam \output_data[7]~I .input_sync_reset = "none";
defparam \output_data[7]~I .oe_async_reset = "none";
defparam \output_data[7]~I .oe_power_up = "low";
defparam \output_data[7]~I .oe_register_mode = "none";
defparam \output_data[7]~I .oe_sync_reset = "none";
defparam \output_data[7]~I .operation_mode = "output";
defparam \output_data[7]~I .output_async_reset = "none";
defparam \output_data[7]~I .output_power_up = "low";
defparam \output_data[7]~I .output_register_mode = "none";
defparam \output_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC1[0]));
// synopsys translate_off
defparam \outputVEC1[0]~I .input_async_reset = "none";
defparam \outputVEC1[0]~I .input_power_up = "low";
defparam \outputVEC1[0]~I .input_register_mode = "none";
defparam \outputVEC1[0]~I .input_sync_reset = "none";
defparam \outputVEC1[0]~I .oe_async_reset = "none";
defparam \outputVEC1[0]~I .oe_power_up = "low";
defparam \outputVEC1[0]~I .oe_register_mode = "none";
defparam \outputVEC1[0]~I .oe_sync_reset = "none";
defparam \outputVEC1[0]~I .operation_mode = "output";
defparam \outputVEC1[0]~I .output_async_reset = "none";
defparam \outputVEC1[0]~I .output_power_up = "low";
defparam \outputVEC1[0]~I .output_register_mode = "none";
defparam \outputVEC1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC1[1]~I (
	.datain(\output_data[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC1[1]));
// synopsys translate_off
defparam \outputVEC1[1]~I .input_async_reset = "none";
defparam \outputVEC1[1]~I .input_power_up = "low";
defparam \outputVEC1[1]~I .input_register_mode = "none";
defparam \outputVEC1[1]~I .input_sync_reset = "none";
defparam \outputVEC1[1]~I .oe_async_reset = "none";
defparam \outputVEC1[1]~I .oe_power_up = "low";
defparam \outputVEC1[1]~I .oe_register_mode = "none";
defparam \outputVEC1[1]~I .oe_sync_reset = "none";
defparam \outputVEC1[1]~I .operation_mode = "output";
defparam \outputVEC1[1]~I .output_async_reset = "none";
defparam \outputVEC1[1]~I .output_power_up = "low";
defparam \outputVEC1[1]~I .output_register_mode = "none";
defparam \outputVEC1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC1[2]~I (
	.datain(\outputVEC1[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC1[2]));
// synopsys translate_off
defparam \outputVEC1[2]~I .input_async_reset = "none";
defparam \outputVEC1[2]~I .input_power_up = "low";
defparam \outputVEC1[2]~I .input_register_mode = "none";
defparam \outputVEC1[2]~I .input_sync_reset = "none";
defparam \outputVEC1[2]~I .oe_async_reset = "none";
defparam \outputVEC1[2]~I .oe_power_up = "low";
defparam \outputVEC1[2]~I .oe_register_mode = "none";
defparam \outputVEC1[2]~I .oe_sync_reset = "none";
defparam \outputVEC1[2]~I .operation_mode = "output";
defparam \outputVEC1[2]~I .output_async_reset = "none";
defparam \outputVEC1[2]~I .output_power_up = "low";
defparam \outputVEC1[2]~I .output_register_mode = "none";
defparam \outputVEC1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC1[3]~I (
	.datain(\outputVEC1[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC1[3]));
// synopsys translate_off
defparam \outputVEC1[3]~I .input_async_reset = "none";
defparam \outputVEC1[3]~I .input_power_up = "low";
defparam \outputVEC1[3]~I .input_register_mode = "none";
defparam \outputVEC1[3]~I .input_sync_reset = "none";
defparam \outputVEC1[3]~I .oe_async_reset = "none";
defparam \outputVEC1[3]~I .oe_power_up = "low";
defparam \outputVEC1[3]~I .oe_register_mode = "none";
defparam \outputVEC1[3]~I .oe_sync_reset = "none";
defparam \outputVEC1[3]~I .operation_mode = "output";
defparam \outputVEC1[3]~I .output_async_reset = "none";
defparam \outputVEC1[3]~I .output_power_up = "low";
defparam \outputVEC1[3]~I .output_register_mode = "none";
defparam \outputVEC1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC1[4]));
// synopsys translate_off
defparam \outputVEC1[4]~I .input_async_reset = "none";
defparam \outputVEC1[4]~I .input_power_up = "low";
defparam \outputVEC1[4]~I .input_register_mode = "none";
defparam \outputVEC1[4]~I .input_sync_reset = "none";
defparam \outputVEC1[4]~I .oe_async_reset = "none";
defparam \outputVEC1[4]~I .oe_power_up = "low";
defparam \outputVEC1[4]~I .oe_register_mode = "none";
defparam \outputVEC1[4]~I .oe_sync_reset = "none";
defparam \outputVEC1[4]~I .operation_mode = "output";
defparam \outputVEC1[4]~I .output_async_reset = "none";
defparam \outputVEC1[4]~I .output_power_up = "low";
defparam \outputVEC1[4]~I .output_register_mode = "none";
defparam \outputVEC1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC2[0]~I (
	.datain(\output_data[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC2[0]));
// synopsys translate_off
defparam \outputVEC2[0]~I .input_async_reset = "none";
defparam \outputVEC2[0]~I .input_power_up = "low";
defparam \outputVEC2[0]~I .input_register_mode = "none";
defparam \outputVEC2[0]~I .input_sync_reset = "none";
defparam \outputVEC2[0]~I .oe_async_reset = "none";
defparam \outputVEC2[0]~I .oe_power_up = "low";
defparam \outputVEC2[0]~I .oe_register_mode = "none";
defparam \outputVEC2[0]~I .oe_sync_reset = "none";
defparam \outputVEC2[0]~I .operation_mode = "output";
defparam \outputVEC2[0]~I .output_async_reset = "none";
defparam \outputVEC2[0]~I .output_power_up = "low";
defparam \outputVEC2[0]~I .output_register_mode = "none";
defparam \outputVEC2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC2[1]~I (
	.datain(\output_data[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC2[1]));
// synopsys translate_off
defparam \outputVEC2[1]~I .input_async_reset = "none";
defparam \outputVEC2[1]~I .input_power_up = "low";
defparam \outputVEC2[1]~I .input_register_mode = "none";
defparam \outputVEC2[1]~I .input_sync_reset = "none";
defparam \outputVEC2[1]~I .oe_async_reset = "none";
defparam \outputVEC2[1]~I .oe_power_up = "low";
defparam \outputVEC2[1]~I .oe_register_mode = "none";
defparam \outputVEC2[1]~I .oe_sync_reset = "none";
defparam \outputVEC2[1]~I .operation_mode = "output";
defparam \outputVEC2[1]~I .output_async_reset = "none";
defparam \outputVEC2[1]~I .output_power_up = "low";
defparam \outputVEC2[1]~I .output_register_mode = "none";
defparam \outputVEC2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC2[2]~I (
	.datain(\outputVEC1[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC2[2]));
// synopsys translate_off
defparam \outputVEC2[2]~I .input_async_reset = "none";
defparam \outputVEC2[2]~I .input_power_up = "low";
defparam \outputVEC2[2]~I .input_register_mode = "none";
defparam \outputVEC2[2]~I .input_sync_reset = "none";
defparam \outputVEC2[2]~I .oe_async_reset = "none";
defparam \outputVEC2[2]~I .oe_power_up = "low";
defparam \outputVEC2[2]~I .oe_register_mode = "none";
defparam \outputVEC2[2]~I .oe_sync_reset = "none";
defparam \outputVEC2[2]~I .operation_mode = "output";
defparam \outputVEC2[2]~I .output_async_reset = "none";
defparam \outputVEC2[2]~I .output_power_up = "low";
defparam \outputVEC2[2]~I .output_register_mode = "none";
defparam \outputVEC2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC2[3]~I (
	.datain(\outputVEC1[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC2[3]));
// synopsys translate_off
defparam \outputVEC2[3]~I .input_async_reset = "none";
defparam \outputVEC2[3]~I .input_power_up = "low";
defparam \outputVEC2[3]~I .input_register_mode = "none";
defparam \outputVEC2[3]~I .input_sync_reset = "none";
defparam \outputVEC2[3]~I .oe_async_reset = "none";
defparam \outputVEC2[3]~I .oe_power_up = "low";
defparam \outputVEC2[3]~I .oe_register_mode = "none";
defparam \outputVEC2[3]~I .oe_sync_reset = "none";
defparam \outputVEC2[3]~I .operation_mode = "output";
defparam \outputVEC2[3]~I .output_async_reset = "none";
defparam \outputVEC2[3]~I .output_power_up = "low";
defparam \outputVEC2[3]~I .output_register_mode = "none";
defparam \outputVEC2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputVEC2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputVEC2[4]));
// synopsys translate_off
defparam \outputVEC2[4]~I .input_async_reset = "none";
defparam \outputVEC2[4]~I .input_power_up = "low";
defparam \outputVEC2[4]~I .input_register_mode = "none";
defparam \outputVEC2[4]~I .input_sync_reset = "none";
defparam \outputVEC2[4]~I .oe_async_reset = "none";
defparam \outputVEC2[4]~I .oe_power_up = "low";
defparam \outputVEC2[4]~I .oe_register_mode = "none";
defparam \outputVEC2[4]~I .oe_sync_reset = "none";
defparam \outputVEC2[4]~I .operation_mode = "output";
defparam \outputVEC2[4]~I .output_async_reset = "none";
defparam \outputVEC2[4]~I .output_power_up = "low";
defparam \outputVEC2[4]~I .output_register_mode = "none";
defparam \outputVEC2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[0]~I (
	.datain(\outputVEC1[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[0]));
// synopsys translate_off
defparam \outputUPTO[0]~I .input_async_reset = "none";
defparam \outputUPTO[0]~I .input_power_up = "low";
defparam \outputUPTO[0]~I .input_register_mode = "none";
defparam \outputUPTO[0]~I .input_sync_reset = "none";
defparam \outputUPTO[0]~I .oe_async_reset = "none";
defparam \outputUPTO[0]~I .oe_power_up = "low";
defparam \outputUPTO[0]~I .oe_register_mode = "none";
defparam \outputUPTO[0]~I .oe_sync_reset = "none";
defparam \outputUPTO[0]~I .operation_mode = "output";
defparam \outputUPTO[0]~I .output_async_reset = "none";
defparam \outputUPTO[0]~I .output_power_up = "low";
defparam \outputUPTO[0]~I .output_register_mode = "none";
defparam \outputUPTO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[1]));
// synopsys translate_off
defparam \outputUPTO[1]~I .input_async_reset = "none";
defparam \outputUPTO[1]~I .input_power_up = "low";
defparam \outputUPTO[1]~I .input_register_mode = "none";
defparam \outputUPTO[1]~I .input_sync_reset = "none";
defparam \outputUPTO[1]~I .oe_async_reset = "none";
defparam \outputUPTO[1]~I .oe_power_up = "low";
defparam \outputUPTO[1]~I .oe_register_mode = "none";
defparam \outputUPTO[1]~I .oe_sync_reset = "none";
defparam \outputUPTO[1]~I .operation_mode = "output";
defparam \outputUPTO[1]~I .output_async_reset = "none";
defparam \outputUPTO[1]~I .output_power_up = "low";
defparam \outputUPTO[1]~I .output_register_mode = "none";
defparam \outputUPTO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[2]~I (
	.datain(\outputVEC1[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[2]));
// synopsys translate_off
defparam \outputUPTO[2]~I .input_async_reset = "none";
defparam \outputUPTO[2]~I .input_power_up = "low";
defparam \outputUPTO[2]~I .input_register_mode = "none";
defparam \outputUPTO[2]~I .input_sync_reset = "none";
defparam \outputUPTO[2]~I .oe_async_reset = "none";
defparam \outputUPTO[2]~I .oe_power_up = "low";
defparam \outputUPTO[2]~I .oe_register_mode = "none";
defparam \outputUPTO[2]~I .oe_sync_reset = "none";
defparam \outputUPTO[2]~I .operation_mode = "output";
defparam \outputUPTO[2]~I .output_async_reset = "none";
defparam \outputUPTO[2]~I .output_power_up = "low";
defparam \outputUPTO[2]~I .output_register_mode = "none";
defparam \outputUPTO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[3]));
// synopsys translate_off
defparam \outputUPTO[3]~I .input_async_reset = "none";
defparam \outputUPTO[3]~I .input_power_up = "low";
defparam \outputUPTO[3]~I .input_register_mode = "none";
defparam \outputUPTO[3]~I .input_sync_reset = "none";
defparam \outputUPTO[3]~I .oe_async_reset = "none";
defparam \outputUPTO[3]~I .oe_power_up = "low";
defparam \outputUPTO[3]~I .oe_register_mode = "none";
defparam \outputUPTO[3]~I .oe_sync_reset = "none";
defparam \outputUPTO[3]~I .operation_mode = "output";
defparam \outputUPTO[3]~I .output_async_reset = "none";
defparam \outputUPTO[3]~I .output_power_up = "low";
defparam \outputUPTO[3]~I .output_register_mode = "none";
defparam \outputUPTO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[4]));
// synopsys translate_off
defparam \outputUPTO[4]~I .input_async_reset = "none";
defparam \outputUPTO[4]~I .input_power_up = "low";
defparam \outputUPTO[4]~I .input_register_mode = "none";
defparam \outputUPTO[4]~I .input_sync_reset = "none";
defparam \outputUPTO[4]~I .oe_async_reset = "none";
defparam \outputUPTO[4]~I .oe_power_up = "low";
defparam \outputUPTO[4]~I .oe_register_mode = "none";
defparam \outputUPTO[4]~I .oe_sync_reset = "none";
defparam \outputUPTO[4]~I .operation_mode = "output";
defparam \outputUPTO[4]~I .output_async_reset = "none";
defparam \outputUPTO[4]~I .output_power_up = "low";
defparam \outputUPTO[4]~I .output_register_mode = "none";
defparam \outputUPTO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[5]));
// synopsys translate_off
defparam \outputUPTO[5]~I .input_async_reset = "none";
defparam \outputUPTO[5]~I .input_power_up = "low";
defparam \outputUPTO[5]~I .input_register_mode = "none";
defparam \outputUPTO[5]~I .input_sync_reset = "none";
defparam \outputUPTO[5]~I .oe_async_reset = "none";
defparam \outputUPTO[5]~I .oe_power_up = "low";
defparam \outputUPTO[5]~I .oe_register_mode = "none";
defparam \outputUPTO[5]~I .oe_sync_reset = "none";
defparam \outputUPTO[5]~I .operation_mode = "output";
defparam \outputUPTO[5]~I .output_async_reset = "none";
defparam \outputUPTO[5]~I .output_power_up = "low";
defparam \outputUPTO[5]~I .output_register_mode = "none";
defparam \outputUPTO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[6]));
// synopsys translate_off
defparam \outputUPTO[6]~I .input_async_reset = "none";
defparam \outputUPTO[6]~I .input_power_up = "low";
defparam \outputUPTO[6]~I .input_register_mode = "none";
defparam \outputUPTO[6]~I .input_sync_reset = "none";
defparam \outputUPTO[6]~I .oe_async_reset = "none";
defparam \outputUPTO[6]~I .oe_power_up = "low";
defparam \outputUPTO[6]~I .oe_register_mode = "none";
defparam \outputUPTO[6]~I .oe_sync_reset = "none";
defparam \outputUPTO[6]~I .operation_mode = "output";
defparam \outputUPTO[6]~I .output_async_reset = "none";
defparam \outputUPTO[6]~I .output_power_up = "low";
defparam \outputUPTO[6]~I .output_register_mode = "none";
defparam \outputUPTO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[7]));
// synopsys translate_off
defparam \outputUPTO[7]~I .input_async_reset = "none";
defparam \outputUPTO[7]~I .input_power_up = "low";
defparam \outputUPTO[7]~I .input_register_mode = "none";
defparam \outputUPTO[7]~I .input_sync_reset = "none";
defparam \outputUPTO[7]~I .oe_async_reset = "none";
defparam \outputUPTO[7]~I .oe_power_up = "low";
defparam \outputUPTO[7]~I .oe_register_mode = "none";
defparam \outputUPTO[7]~I .oe_sync_reset = "none";
defparam \outputUPTO[7]~I .operation_mode = "output";
defparam \outputUPTO[7]~I .output_async_reset = "none";
defparam \outputUPTO[7]~I .output_power_up = "low";
defparam \outputUPTO[7]~I .output_register_mode = "none";
defparam \outputUPTO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[8]));
// synopsys translate_off
defparam \outputUPTO[8]~I .input_async_reset = "none";
defparam \outputUPTO[8]~I .input_power_up = "low";
defparam \outputUPTO[8]~I .input_register_mode = "none";
defparam \outputUPTO[8]~I .input_sync_reset = "none";
defparam \outputUPTO[8]~I .oe_async_reset = "none";
defparam \outputUPTO[8]~I .oe_power_up = "low";
defparam \outputUPTO[8]~I .oe_register_mode = "none";
defparam \outputUPTO[8]~I .oe_sync_reset = "none";
defparam \outputUPTO[8]~I .operation_mode = "output";
defparam \outputUPTO[8]~I .output_async_reset = "none";
defparam \outputUPTO[8]~I .output_power_up = "low";
defparam \outputUPTO[8]~I .output_register_mode = "none";
defparam \outputUPTO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[9]));
// synopsys translate_off
defparam \outputUPTO[9]~I .input_async_reset = "none";
defparam \outputUPTO[9]~I .input_power_up = "low";
defparam \outputUPTO[9]~I .input_register_mode = "none";
defparam \outputUPTO[9]~I .input_sync_reset = "none";
defparam \outputUPTO[9]~I .oe_async_reset = "none";
defparam \outputUPTO[9]~I .oe_power_up = "low";
defparam \outputUPTO[9]~I .oe_register_mode = "none";
defparam \outputUPTO[9]~I .oe_sync_reset = "none";
defparam \outputUPTO[9]~I .operation_mode = "output";
defparam \outputUPTO[9]~I .output_async_reset = "none";
defparam \outputUPTO[9]~I .output_power_up = "low";
defparam \outputUPTO[9]~I .output_register_mode = "none";
defparam \outputUPTO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[10]));
// synopsys translate_off
defparam \outputUPTO[10]~I .input_async_reset = "none";
defparam \outputUPTO[10]~I .input_power_up = "low";
defparam \outputUPTO[10]~I .input_register_mode = "none";
defparam \outputUPTO[10]~I .input_sync_reset = "none";
defparam \outputUPTO[10]~I .oe_async_reset = "none";
defparam \outputUPTO[10]~I .oe_power_up = "low";
defparam \outputUPTO[10]~I .oe_register_mode = "none";
defparam \outputUPTO[10]~I .oe_sync_reset = "none";
defparam \outputUPTO[10]~I .operation_mode = "output";
defparam \outputUPTO[10]~I .output_async_reset = "none";
defparam \outputUPTO[10]~I .output_power_up = "low";
defparam \outputUPTO[10]~I .output_register_mode = "none";
defparam \outputUPTO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputUPTO[11]~I (
	.datain(\outputUPTO[11]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputUPTO[11]));
// synopsys translate_off
defparam \outputUPTO[11]~I .input_async_reset = "none";
defparam \outputUPTO[11]~I .input_power_up = "low";
defparam \outputUPTO[11]~I .input_register_mode = "none";
defparam \outputUPTO[11]~I .input_sync_reset = "none";
defparam \outputUPTO[11]~I .oe_async_reset = "none";
defparam \outputUPTO[11]~I .oe_power_up = "low";
defparam \outputUPTO[11]~I .oe_register_mode = "none";
defparam \outputUPTO[11]~I .oe_sync_reset = "none";
defparam \outputUPTO[11]~I .operation_mode = "output";
defparam \outputUPTO[11]~I .output_async_reset = "none";
defparam \outputUPTO[11]~I .output_power_up = "low";
defparam \outputUPTO[11]~I .output_register_mode = "none";
defparam \outputUPTO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \clk150_tb~I (
	.datain(\pll|altpll_component|_clk0~clkctrl_e_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk150_tb));
// synopsys translate_off
defparam \clk150_tb~I .input_async_reset = "none";
defparam \clk150_tb~I .input_power_up = "low";
defparam \clk150_tb~I .input_register_mode = "none";
defparam \clk150_tb~I .input_sync_reset = "none";
defparam \clk150_tb~I .oe_async_reset = "none";
defparam \clk150_tb~I .oe_power_up = "low";
defparam \clk150_tb~I .oe_register_mode = "none";
defparam \clk150_tb~I .oe_sync_reset = "none";
defparam \clk150_tb~I .operation_mode = "output";
defparam \clk150_tb~I .output_async_reset = "none";
defparam \clk150_tb~I .output_power_up = "low";
defparam \clk150_tb~I .output_register_mode = "none";
defparam \clk150_tb~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \locked_tb~I (
	.datain(\pll|altpll_component|_locked ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(locked_tb));
// synopsys translate_off
defparam \locked_tb~I .input_async_reset = "none";
defparam \locked_tb~I .input_power_up = "low";
defparam \locked_tb~I .input_register_mode = "none";
defparam \locked_tb~I .input_sync_reset = "none";
defparam \locked_tb~I .oe_async_reset = "none";
defparam \locked_tb~I .oe_power_up = "low";
defparam \locked_tb~I .oe_register_mode = "none";
defparam \locked_tb~I .oe_sync_reset = "none";
defparam \locked_tb~I .operation_mode = "output";
defparam \locked_tb~I .output_async_reset = "none";
defparam \locked_tb~I .output_power_up = "low";
defparam \locked_tb~I .output_register_mode = "none";
defparam \locked_tb~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toggleDone_tb~I (
	.datain(\toggle|toggleDone_reg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toggleDone_tb));
// synopsys translate_off
defparam \toggleDone_tb~I .input_async_reset = "none";
defparam \toggleDone_tb~I .input_power_up = "low";
defparam \toggleDone_tb~I .input_register_mode = "none";
defparam \toggleDone_tb~I .input_sync_reset = "none";
defparam \toggleDone_tb~I .oe_async_reset = "none";
defparam \toggleDone_tb~I .oe_power_up = "low";
defparam \toggleDone_tb~I .oe_register_mode = "none";
defparam \toggleDone_tb~I .oe_sync_reset = "none";
defparam \toggleDone_tb~I .operation_mode = "output";
defparam \toggleDone_tb~I .output_async_reset = "none";
defparam \toggleDone_tb~I .output_power_up = "low";
defparam \toggleDone_tb~I .output_register_mode = "none";
defparam \toggleDone_tb~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state_reg_tb[0]~I (
	.datain(!\WideOr9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state_reg_tb[0]));
// synopsys translate_off
defparam \state_reg_tb[0]~I .input_async_reset = "none";
defparam \state_reg_tb[0]~I .input_power_up = "low";
defparam \state_reg_tb[0]~I .input_register_mode = "none";
defparam \state_reg_tb[0]~I .input_sync_reset = "none";
defparam \state_reg_tb[0]~I .oe_async_reset = "none";
defparam \state_reg_tb[0]~I .oe_power_up = "low";
defparam \state_reg_tb[0]~I .oe_register_mode = "none";
defparam \state_reg_tb[0]~I .oe_sync_reset = "none";
defparam \state_reg_tb[0]~I .operation_mode = "output";
defparam \state_reg_tb[0]~I .output_async_reset = "none";
defparam \state_reg_tb[0]~I .output_power_up = "low";
defparam \state_reg_tb[0]~I .output_register_mode = "none";
defparam \state_reg_tb[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state_reg_tb[1]~I (
	.datain(!\WideOr8~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state_reg_tb[1]));
// synopsys translate_off
defparam \state_reg_tb[1]~I .input_async_reset = "none";
defparam \state_reg_tb[1]~I .input_power_up = "low";
defparam \state_reg_tb[1]~I .input_register_mode = "none";
defparam \state_reg_tb[1]~I .input_sync_reset = "none";
defparam \state_reg_tb[1]~I .oe_async_reset = "none";
defparam \state_reg_tb[1]~I .oe_power_up = "low";
defparam \state_reg_tb[1]~I .oe_register_mode = "none";
defparam \state_reg_tb[1]~I .oe_sync_reset = "none";
defparam \state_reg_tb[1]~I .operation_mode = "output";
defparam \state_reg_tb[1]~I .output_async_reset = "none";
defparam \state_reg_tb[1]~I .output_power_up = "low";
defparam \state_reg_tb[1]~I .output_register_mode = "none";
defparam \state_reg_tb[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state_reg_tb[2]~I (
	.datain(!\WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state_reg_tb[2]));
// synopsys translate_off
defparam \state_reg_tb[2]~I .input_async_reset = "none";
defparam \state_reg_tb[2]~I .input_power_up = "low";
defparam \state_reg_tb[2]~I .input_register_mode = "none";
defparam \state_reg_tb[2]~I .input_sync_reset = "none";
defparam \state_reg_tb[2]~I .oe_async_reset = "none";
defparam \state_reg_tb[2]~I .oe_power_up = "low";
defparam \state_reg_tb[2]~I .oe_register_mode = "none";
defparam \state_reg_tb[2]~I .oe_sync_reset = "none";
defparam \state_reg_tb[2]~I .operation_mode = "output";
defparam \state_reg_tb[2]~I .output_async_reset = "none";
defparam \state_reg_tb[2]~I .output_power_up = "low";
defparam \state_reg_tb[2]~I .output_register_mode = "none";
defparam \state_reg_tb[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state_reg_tb[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state_reg_tb[3]));
// synopsys translate_off
defparam \state_reg_tb[3]~I .input_async_reset = "none";
defparam \state_reg_tb[3]~I .input_power_up = "low";
defparam \state_reg_tb[3]~I .input_register_mode = "none";
defparam \state_reg_tb[3]~I .input_sync_reset = "none";
defparam \state_reg_tb[3]~I .oe_async_reset = "none";
defparam \state_reg_tb[3]~I .oe_power_up = "low";
defparam \state_reg_tb[3]~I .oe_register_mode = "none";
defparam \state_reg_tb[3]~I .oe_sync_reset = "none";
defparam \state_reg_tb[3]~I .operation_mode = "output";
defparam \state_reg_tb[3]~I .output_async_reset = "none";
defparam \state_reg_tb[3]~I .output_power_up = "low";
defparam \state_reg_tb[3]~I .output_register_mode = "none";
defparam \state_reg_tb[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[0]~I (
	.datain(CNT_reg[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[0]));
// synopsys translate_off
defparam \CNT_reg_tb[0]~I .input_async_reset = "none";
defparam \CNT_reg_tb[0]~I .input_power_up = "low";
defparam \CNT_reg_tb[0]~I .input_register_mode = "none";
defparam \CNT_reg_tb[0]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[0]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[0]~I .oe_power_up = "low";
defparam \CNT_reg_tb[0]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[0]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[0]~I .operation_mode = "output";
defparam \CNT_reg_tb[0]~I .output_async_reset = "none";
defparam \CNT_reg_tb[0]~I .output_power_up = "low";
defparam \CNT_reg_tb[0]~I .output_register_mode = "none";
defparam \CNT_reg_tb[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[1]~I (
	.datain(CNT_reg[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[1]));
// synopsys translate_off
defparam \CNT_reg_tb[1]~I .input_async_reset = "none";
defparam \CNT_reg_tb[1]~I .input_power_up = "low";
defparam \CNT_reg_tb[1]~I .input_register_mode = "none";
defparam \CNT_reg_tb[1]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[1]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[1]~I .oe_power_up = "low";
defparam \CNT_reg_tb[1]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[1]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[1]~I .operation_mode = "output";
defparam \CNT_reg_tb[1]~I .output_async_reset = "none";
defparam \CNT_reg_tb[1]~I .output_power_up = "low";
defparam \CNT_reg_tb[1]~I .output_register_mode = "none";
defparam \CNT_reg_tb[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[2]~I (
	.datain(CNT_reg[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[2]));
// synopsys translate_off
defparam \CNT_reg_tb[2]~I .input_async_reset = "none";
defparam \CNT_reg_tb[2]~I .input_power_up = "low";
defparam \CNT_reg_tb[2]~I .input_register_mode = "none";
defparam \CNT_reg_tb[2]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[2]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[2]~I .oe_power_up = "low";
defparam \CNT_reg_tb[2]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[2]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[2]~I .operation_mode = "output";
defparam \CNT_reg_tb[2]~I .output_async_reset = "none";
defparam \CNT_reg_tb[2]~I .output_power_up = "low";
defparam \CNT_reg_tb[2]~I .output_register_mode = "none";
defparam \CNT_reg_tb[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[3]~I (
	.datain(CNT_reg[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[3]));
// synopsys translate_off
defparam \CNT_reg_tb[3]~I .input_async_reset = "none";
defparam \CNT_reg_tb[3]~I .input_power_up = "low";
defparam \CNT_reg_tb[3]~I .input_register_mode = "none";
defparam \CNT_reg_tb[3]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[3]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[3]~I .oe_power_up = "low";
defparam \CNT_reg_tb[3]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[3]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[3]~I .operation_mode = "output";
defparam \CNT_reg_tb[3]~I .output_async_reset = "none";
defparam \CNT_reg_tb[3]~I .output_power_up = "low";
defparam \CNT_reg_tb[3]~I .output_register_mode = "none";
defparam \CNT_reg_tb[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[4]~I (
	.datain(CNT_reg[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[4]));
// synopsys translate_off
defparam \CNT_reg_tb[4]~I .input_async_reset = "none";
defparam \CNT_reg_tb[4]~I .input_power_up = "low";
defparam \CNT_reg_tb[4]~I .input_register_mode = "none";
defparam \CNT_reg_tb[4]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[4]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[4]~I .oe_power_up = "low";
defparam \CNT_reg_tb[4]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[4]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[4]~I .operation_mode = "output";
defparam \CNT_reg_tb[4]~I .output_async_reset = "none";
defparam \CNT_reg_tb[4]~I .output_power_up = "low";
defparam \CNT_reg_tb[4]~I .output_register_mode = "none";
defparam \CNT_reg_tb[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[5]~I (
	.datain(CNT_reg[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[5]));
// synopsys translate_off
defparam \CNT_reg_tb[5]~I .input_async_reset = "none";
defparam \CNT_reg_tb[5]~I .input_power_up = "low";
defparam \CNT_reg_tb[5]~I .input_register_mode = "none";
defparam \CNT_reg_tb[5]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[5]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[5]~I .oe_power_up = "low";
defparam \CNT_reg_tb[5]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[5]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[5]~I .operation_mode = "output";
defparam \CNT_reg_tb[5]~I .output_async_reset = "none";
defparam \CNT_reg_tb[5]~I .output_power_up = "low";
defparam \CNT_reg_tb[5]~I .output_register_mode = "none";
defparam \CNT_reg_tb[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[6]~I (
	.datain(CNT_reg[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[6]));
// synopsys translate_off
defparam \CNT_reg_tb[6]~I .input_async_reset = "none";
defparam \CNT_reg_tb[6]~I .input_power_up = "low";
defparam \CNT_reg_tb[6]~I .input_register_mode = "none";
defparam \CNT_reg_tb[6]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[6]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[6]~I .oe_power_up = "low";
defparam \CNT_reg_tb[6]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[6]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[6]~I .operation_mode = "output";
defparam \CNT_reg_tb[6]~I .output_async_reset = "none";
defparam \CNT_reg_tb[6]~I .output_power_up = "low";
defparam \CNT_reg_tb[6]~I .output_register_mode = "none";
defparam \CNT_reg_tb[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[7]~I (
	.datain(CNT_reg[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[7]));
// synopsys translate_off
defparam \CNT_reg_tb[7]~I .input_async_reset = "none";
defparam \CNT_reg_tb[7]~I .input_power_up = "low";
defparam \CNT_reg_tb[7]~I .input_register_mode = "none";
defparam \CNT_reg_tb[7]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[7]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[7]~I .oe_power_up = "low";
defparam \CNT_reg_tb[7]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[7]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[7]~I .operation_mode = "output";
defparam \CNT_reg_tb[7]~I .output_async_reset = "none";
defparam \CNT_reg_tb[7]~I .output_power_up = "low";
defparam \CNT_reg_tb[7]~I .output_register_mode = "none";
defparam \CNT_reg_tb[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[8]~I (
	.datain(CNT_reg[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[8]));
// synopsys translate_off
defparam \CNT_reg_tb[8]~I .input_async_reset = "none";
defparam \CNT_reg_tb[8]~I .input_power_up = "low";
defparam \CNT_reg_tb[8]~I .input_register_mode = "none";
defparam \CNT_reg_tb[8]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[8]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[8]~I .oe_power_up = "low";
defparam \CNT_reg_tb[8]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[8]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[8]~I .operation_mode = "output";
defparam \CNT_reg_tb[8]~I .output_async_reset = "none";
defparam \CNT_reg_tb[8]~I .output_power_up = "low";
defparam \CNT_reg_tb[8]~I .output_register_mode = "none";
defparam \CNT_reg_tb[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[9]~I (
	.datain(CNT_reg[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[9]));
// synopsys translate_off
defparam \CNT_reg_tb[9]~I .input_async_reset = "none";
defparam \CNT_reg_tb[9]~I .input_power_up = "low";
defparam \CNT_reg_tb[9]~I .input_register_mode = "none";
defparam \CNT_reg_tb[9]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[9]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[9]~I .oe_power_up = "low";
defparam \CNT_reg_tb[9]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[9]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[9]~I .operation_mode = "output";
defparam \CNT_reg_tb[9]~I .output_async_reset = "none";
defparam \CNT_reg_tb[9]~I .output_power_up = "low";
defparam \CNT_reg_tb[9]~I .output_register_mode = "none";
defparam \CNT_reg_tb[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[10]~I (
	.datain(CNT_reg[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[10]));
// synopsys translate_off
defparam \CNT_reg_tb[10]~I .input_async_reset = "none";
defparam \CNT_reg_tb[10]~I .input_power_up = "low";
defparam \CNT_reg_tb[10]~I .input_register_mode = "none";
defparam \CNT_reg_tb[10]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[10]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[10]~I .oe_power_up = "low";
defparam \CNT_reg_tb[10]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[10]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[10]~I .operation_mode = "output";
defparam \CNT_reg_tb[10]~I .output_async_reset = "none";
defparam \CNT_reg_tb[10]~I .output_power_up = "low";
defparam \CNT_reg_tb[10]~I .output_register_mode = "none";
defparam \CNT_reg_tb[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CNT_reg_tb[11]~I (
	.datain(CNT_reg[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CNT_reg_tb[11]));
// synopsys translate_off
defparam \CNT_reg_tb[11]~I .input_async_reset = "none";
defparam \CNT_reg_tb[11]~I .input_power_up = "low";
defparam \CNT_reg_tb[11]~I .input_register_mode = "none";
defparam \CNT_reg_tb[11]~I .input_sync_reset = "none";
defparam \CNT_reg_tb[11]~I .oe_async_reset = "none";
defparam \CNT_reg_tb[11]~I .oe_power_up = "low";
defparam \CNT_reg_tb[11]~I .oe_register_mode = "none";
defparam \CNT_reg_tb[11]~I .oe_sync_reset = "none";
defparam \CNT_reg_tb[11]~I .operation_mode = "output";
defparam \CNT_reg_tb[11]~I .output_async_reset = "none";
defparam \CNT_reg_tb[11]~I .output_power_up = "low";
defparam \CNT_reg_tb[11]~I .output_register_mode = "none";
defparam \CNT_reg_tb[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_cnt_reg_tb[0]~I (
	.datain(add_cnt_reg[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_cnt_reg_tb[0]));
// synopsys translate_off
defparam \add_cnt_reg_tb[0]~I .input_async_reset = "none";
defparam \add_cnt_reg_tb[0]~I .input_power_up = "low";
defparam \add_cnt_reg_tb[0]~I .input_register_mode = "none";
defparam \add_cnt_reg_tb[0]~I .input_sync_reset = "none";
defparam \add_cnt_reg_tb[0]~I .oe_async_reset = "none";
defparam \add_cnt_reg_tb[0]~I .oe_power_up = "low";
defparam \add_cnt_reg_tb[0]~I .oe_register_mode = "none";
defparam \add_cnt_reg_tb[0]~I .oe_sync_reset = "none";
defparam \add_cnt_reg_tb[0]~I .operation_mode = "output";
defparam \add_cnt_reg_tb[0]~I .output_async_reset = "none";
defparam \add_cnt_reg_tb[0]~I .output_power_up = "low";
defparam \add_cnt_reg_tb[0]~I .output_register_mode = "none";
defparam \add_cnt_reg_tb[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_cnt_reg_tb[1]~I (
	.datain(add_cnt_reg[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_cnt_reg_tb[1]));
// synopsys translate_off
defparam \add_cnt_reg_tb[1]~I .input_async_reset = "none";
defparam \add_cnt_reg_tb[1]~I .input_power_up = "low";
defparam \add_cnt_reg_tb[1]~I .input_register_mode = "none";
defparam \add_cnt_reg_tb[1]~I .input_sync_reset = "none";
defparam \add_cnt_reg_tb[1]~I .oe_async_reset = "none";
defparam \add_cnt_reg_tb[1]~I .oe_power_up = "low";
defparam \add_cnt_reg_tb[1]~I .oe_register_mode = "none";
defparam \add_cnt_reg_tb[1]~I .oe_sync_reset = "none";
defparam \add_cnt_reg_tb[1]~I .operation_mode = "output";
defparam \add_cnt_reg_tb[1]~I .output_async_reset = "none";
defparam \add_cnt_reg_tb[1]~I .output_power_up = "low";
defparam \add_cnt_reg_tb[1]~I .output_register_mode = "none";
defparam \add_cnt_reg_tb[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_cnt_reg_tb[2]~I (
	.datain(add_cnt_reg[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_cnt_reg_tb[2]));
// synopsys translate_off
defparam \add_cnt_reg_tb[2]~I .input_async_reset = "none";
defparam \add_cnt_reg_tb[2]~I .input_power_up = "low";
defparam \add_cnt_reg_tb[2]~I .input_register_mode = "none";
defparam \add_cnt_reg_tb[2]~I .input_sync_reset = "none";
defparam \add_cnt_reg_tb[2]~I .oe_async_reset = "none";
defparam \add_cnt_reg_tb[2]~I .oe_power_up = "low";
defparam \add_cnt_reg_tb[2]~I .oe_register_mode = "none";
defparam \add_cnt_reg_tb[2]~I .oe_sync_reset = "none";
defparam \add_cnt_reg_tb[2]~I .operation_mode = "output";
defparam \add_cnt_reg_tb[2]~I .output_async_reset = "none";
defparam \add_cnt_reg_tb[2]~I .output_power_up = "low";
defparam \add_cnt_reg_tb[2]~I .output_register_mode = "none";
defparam \add_cnt_reg_tb[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \toggle_enable_reg_tb~I (
	.datain(\toggle_enable_reg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(toggle_enable_reg_tb));
// synopsys translate_off
defparam \toggle_enable_reg_tb~I .input_async_reset = "none";
defparam \toggle_enable_reg_tb~I .input_power_up = "low";
defparam \toggle_enable_reg_tb~I .input_register_mode = "none";
defparam \toggle_enable_reg_tb~I .input_sync_reset = "none";
defparam \toggle_enable_reg_tb~I .oe_async_reset = "none";
defparam \toggle_enable_reg_tb~I .oe_power_up = "low";
defparam \toggle_enable_reg_tb~I .oe_register_mode = "none";
defparam \toggle_enable_reg_tb~I .oe_sync_reset = "none";
defparam \toggle_enable_reg_tb~I .operation_mode = "output";
defparam \toggle_enable_reg_tb~I .output_async_reset = "none";
defparam \toggle_enable_reg_tb~I .output_power_up = "low";
defparam \toggle_enable_reg_tb~I .output_register_mode = "none";
defparam \toggle_enable_reg_tb~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
