#contributor : Aaron , generated by script from template provided by Xilinx
#name : V4_SRLC16_1
#key:V4_SRLC16_1
# --

SRLC16_1 #(
   .INIT(16'h0000) // Initial Value of Shift Register
) U_SRLC16_1 (
   .Q(Q),       // SRL data output
   .Q15(Q15),   // Carry output (connect to next SRL)
   .A0(A0),     // Select[0] input
   .A1(A1),     // Select[1] input
   .A2(A2),     // Select[2] input
   .A3(A3),     // Select[3] input
   .CLK(CLK),   // Clock input
   .D(D)        // SRL data input
);

