TimeQuest Timing Analyzer report for pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Thu Mar 31 07:16:54 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Slow 900mV 85C Model Setup Summary
  8. Slow 900mV 85C Model Hold Summary
  9. Slow 900mV 85C Model Recovery Summary
 10. Slow 900mV 85C Model Removal Summary
 11. Slow 900mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Slow 900mV 85C Model Metastability Report
 19. Slow 900mV 0C Model Fmax Summary
 20. Slow 900mV 0C Model Setup Summary
 21. Slow 900mV 0C Model Hold Summary
 22. Slow 900mV 0C Model Recovery Summary
 23. Slow 900mV 0C Model Removal Summary
 24. Slow 900mV 0C Model Minimum Pulse Width Summary
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Slow 900mV 0C Model Metastability Report
 32. Fast 900mV 0C Model Setup Summary
 33. Fast 900mV 0C Model Hold Summary
 34. Fast 900mV 0C Model Recovery Summary
 35. Fast 900mV 0C Model Removal Summary
 36. Fast 900mV 0C Model Minimum Pulse Width Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Fast 900mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 900mv 0c Model)
 54. Signal Integrity Metrics (Slow 900mv 85c Model)
 55. Signal Integrity Metrics (Fast 900mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; pcie_hip_s4gx_gen2_x4_128_example_chaining_top                   ;
; Device Family      ; Stratix IV                                                       ;
; Device Name        ; EP4SGX230KF40C2                                                  ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; SDC File List                                                             ;
+---------------------------------------+--------+--------------------------+
; SDC File Path                         ; Status ; Read at                  ;
+---------------------------------------+--------+--------------------------+
; ../../pcie_hip_s4gx_gen2_x4_128.sdc   ; OK     ; Thu Mar 31 07:16:47 2011 ;
; pcie_hip_s4gx_gen2_x4_128_example.sdc ; OK     ; Thu Mar 31 07:16:47 2011 ;
+---------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                 ; Source                                                                                                                 ; Targets                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0] ; Generated ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0] } ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]     ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0] }     ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse      ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse }      ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout             ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout }             ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock    ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock }    ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout              ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                       ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout }              ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]              ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]                   ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]                   ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0] }              ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]              ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]                   ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]                   ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0] }              ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]              ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]                   ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]                   ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0] }              ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]              ; Generated ; 2.000  ; 500.0 MHz  ; 0.000 ; 1.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]                   ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]                   ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0] }              ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]                      ; Base      ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0] }                      ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]                      ; Base      ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0] }                      ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]                      ; Base      ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0] }                      ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]                      ; Base      ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0] }                      ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]                          ; Base      ; 0.400  ; 2500.0 MHz ; 0.000 ; 0.200  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] }                          ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                         ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; { core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout }                         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                             ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; free_100MHz                                                                                                            ; core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]                                                        ; { core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] }                                                             ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                             ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; free_100MHz                                                                                                            ; core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]                                                        ; { core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] }                                                             ;
; free_100MHz                                                                                                               ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { free_100MHz }                                                                                                               ;
; refclk                                                                                                                    ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                        ;                                                                                                                        ; { refclk }                                                                                                                    ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                               ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; refclk                                                                                                                 ; refclk~input|o                                                                                                         ; { refclk~input~INSERTED_REFCLK_DIVIDER|clkout }                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                                                                                                                                                              ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                    ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 100.02 MHz  ; 50.0 MHz        ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; limit due to minimum period restriction (tmin) ;
; 169.81 MHz  ; 169.81 MHz      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;                                                ;
; 484.5 MHz   ; 484.5 MHz       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ;                                                ;
; 1338.69 MHz ; 800.0 MHz       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1872.66 MHz ; 800.0 MHz       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Setup Summary                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.018  ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 1.253  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 7.466  ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 7.936  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 10.002 ; 0.000         ;
; n/a                                                                                                           ; 12.740 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Hold Summary                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.212 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 0.264 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 0.266 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 0.313 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 0.437 ; 0.000         ;
; n/a                                                                                                           ; 1.387 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Recovery Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 2.515 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 9.003 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.501 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 0.517 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 0.000 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 0.419 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; 0.834 ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 3.215 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 3.430 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 4.486 ; 0.000         ;
; free_100MHz                                                                                                            ; 4.970 ; 0.000         ;
; refclk                                                                                                                 ; 5.000 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; 1.623 ; 1.649 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; -0.518 ; -0.579 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.339  ; 2.380  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.656  ; 3.554  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.339  ; 2.380  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.996  ; 2.060  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.611  ; 1.684  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.611  ; 1.684  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.004  ; 2.063  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.929  ; 1.981  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.703  ; 1.665  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.656  ; 3.554  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 12.087 ; 11.992 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.715  ; 7.780  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.913 ; 10.758 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 8.465  ; 8.512  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.862 ; 11.697 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.862 ; 11.697 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.622  ; 7.669  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 8.529  ; 8.561  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.670  ; 7.736  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.260  ; 7.213  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 4.267  ; 4.121  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 3.998  ; 3.797  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.387  ; 1.456  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.473  ; 1.438  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.065  ; 2.103  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.746  ; 1.805  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.387  ; 1.456  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.387  ; 1.456  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.754  ; 1.808  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.684  ; 1.732  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.473  ; 1.438  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.291  ; 3.196  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.224 ; 11.137 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.152  ; 7.216  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.129 ; 9.987  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.847  ; 7.895  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.068  ; 7.114  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.011 ; 10.861 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.068  ; 7.114  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.914  ; 7.947  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.111  ; 7.176  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.368  ; 5.445  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 3.395  ; 3.221  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 3.228  ; 3.053  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                                                                                                                                                     ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                                                                                                                                                             ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.829 ;    ;    ; 5.830 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.829 ;    ;    ; 5.830 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Slow 900mV 85C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                                                                                                                                                               ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                    ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 100.6 MHz   ; 50.0 MHz        ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; limit due to minimum period restriction (tmin) ;
; 178.57 MHz  ; 178.57 MHz      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;                                                ;
; 504.8 MHz   ; 504.8 MHz       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ;                                                ;
; 1379.31 MHz ; 800.0 MHz       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; limit due to minimum period restriction (tmin) ;
; 1926.78 MHz ; 800.0 MHz       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Setup Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.091  ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 1.275  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 7.481  ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 8.019  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 10.060 ; 0.000         ;
; n/a                                                                                                           ; 13.116 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Hold Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.192 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 0.259 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 0.264 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 0.307 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 0.425 ; 0.000         ;
; n/a                                                                                                           ; 1.367 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 2.763 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 9.040 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Removal Summary                                                                                       ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.481 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 0.496 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 0.000 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 0.408 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; 0.811 ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 3.162 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 3.434 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 4.492 ; 0.000         ;
; free_100MHz                                                                                                            ; 4.989 ; 0.000         ;
; refclk                                                                                                                 ; 5.000 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; 1.487 ; 1.483 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; -0.454 ; -0.485 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.259  ; 2.276  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.471  ; 3.338  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.259  ; 2.276  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.940  ; 1.983  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.591  ; 1.652  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.591  ; 1.652  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.943  ; 1.983  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.881  ; 1.917  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.674  ; 1.623  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.471  ; 3.338  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.312 ; 11.165 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.296  ; 7.365  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.241 ; 10.026 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.986  ; 8.008  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.115 ; 10.898 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.115 ; 10.898 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.209  ; 7.260  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 8.039  ; 8.066  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.262  ; 7.312  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.884  ; 6.800  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 4.000  ; 3.796  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 3.746  ; 3.496  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.367  ; 1.423  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.444  ; 1.397  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.988  ; 2.005  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.692  ; 1.731  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.367  ; 1.423  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.367  ; 1.423  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.694  ; 1.732  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.637  ; 1.670  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.444  ; 1.397  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.116  ; 2.993  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.508 ; 10.372 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.768  ; 6.833  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 9.508  ; 9.310  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.408  ; 7.429  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.689  ; 6.738  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.321 ; 10.120 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.689  ; 6.738  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.463  ; 7.490  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.738  ; 6.786  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.125  ; 5.182  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 3.173  ; 2.948  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 3.012  ; 2.793  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                                                                                                                                                     ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.851 ;    ;    ; 5.768 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.851 ;    ;    ; 5.768 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                                                                                                                                                             ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 5.579 ;    ;    ; 5.504 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 5.579 ;    ;    ; 5.504 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


--------------------------------------------
; Slow 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Setup Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.732  ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 1.589  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 7.695  ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 8.894  ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 14.766 ; 0.000         ;
; n/a                                                                                                           ; 15.368 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Hold Summary                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ; 0.131 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ; 0.148 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                 ; 0.153 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                   ; 0.164 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ; 0.253 ; 0.000         ;
; n/a                                                                                                           ; 0.875 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 4.601 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 9.445 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Removal Summary                                                                                       ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 0.272 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 0.284 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 0.000 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 0.623 ; 0.000         ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; 0.901 ; 0.000         ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 3.195 ; 0.000         ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 3.624 ; 0.000         ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 4.655 ; 0.000         ;
; free_100MHz                                                                                                            ; 4.707 ; 0.000         ;
; refclk                                                                                                                 ; 5.000 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; 0.698 ; 1.058 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; -0.184 ; -0.526 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.522 ; 1.554 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.388 ; 2.334 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.522 ; 1.554 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.298 ; 1.351 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.052 ; 1.115 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.052 ; 1.115 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.306 ; 1.359 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.246 ; 1.290 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.106 ; 1.091 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.388 ; 2.334 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.856 ; 7.802 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.985 ; 5.031 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.052 ; 6.981 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.495 ; 5.553 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.732 ; 7.650 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.732 ; 7.650 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.949 ; 4.984 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.568 ; 5.597 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.974 ; 5.046 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.632 ; 4.616 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 2.704 ; 2.630 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 2.536 ; 2.434 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.925 ; 0.911 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.314 ; 1.344 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.105 ; 1.155 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.112 ; 1.162 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.056 ; 1.097 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.925 ; 0.911 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.123 ; 2.073 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.306 ; 7.255 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.621 ; 4.664 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.551 ; 6.487 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.097 ; 5.152 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.591 ; 4.624 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.189 ; 7.113 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.591 ; 4.624 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.171 ; 5.198 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.612 ; 4.682 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.388 ; 3.447 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 2.188 ; 2.098 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 2.083 ; 1.996 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                                                                                                                                                     ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.808 ;    ;    ; 4.153 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.808 ;    ;    ; 4.153 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                                                                                                                                                             ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


--------------------------------------------
; Fast 900mV 0C Model Metastability Report ;
--------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                        ; 0.018  ; 0.131 ; 2.515    ; 0.272   ; 0.000               ;
;  core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 1.253  ; 0.253 ; N/A      ; N/A     ; 0.408               ;
;  core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A   ; N/A      ; N/A     ; 0.811               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 0.018  ; 0.131 ; 2.515    ; 0.272   ; 3.162               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 10.002 ; 0.148 ; N/A      ; N/A     ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 7.466  ; 0.153 ; N/A      ; N/A     ; 3.430               ;
;  free_100MHz                                                                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 4.707               ;
;  n/a                                                                                                                    ; 12.740 ; 0.875 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 5.000               ;
;  refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 7.936  ; 0.164 ; 9.003    ; 0.284   ; 4.486               ;
; Design-wide TNS                                                                                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  free_100MHz                                                                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; 1.623 ; 1.649 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+-------+-------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+
; req_compliance_push_button_n ; refclk     ; -0.184 ; -0.485 ; Rise       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout ;
+------------------------------+------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.339  ; 2.380  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.656  ; 3.554  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.339  ; 2.380  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.996  ; 2.060  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.611  ; 1.684  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.611  ; 1.684  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.004  ; 2.063  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.929  ; 1.981  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.703  ; 1.665  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.656  ; 3.554  ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 12.087 ; 11.992 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.715  ; 7.780  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 10.913 ; 10.758 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 8.465  ; 8.512  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.862 ; 11.697 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 11.862 ; 11.697 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.622  ; 7.669  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 8.529  ; 8.561  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.670  ; 7.736  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.260  ; 7.213  ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 4.267  ; 4.121  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 3.998  ; 3.797  ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                           ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.925 ; 0.911 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.314 ; 1.344 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.105 ; 1.155 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.875 ; 0.934 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.112 ; 1.162 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 1.056 ; 1.097 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 0.925 ; 0.911 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 2.123 ; 2.073 ; Rise       ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout ;
; L0_led                                                                                                                                                                                                                                                                                                              ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.306 ; 7.255 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; alive_led                                                                                                                                                                                                                                                                                                           ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.621 ; 4.664 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; comp_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 6.551 ; 6.487 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; gen2_led                                                                                                                                                                                                                                                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.097 ; 5.152 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; lane_active_led[*]                                                                                                                                                                                                                                                                                                  ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.591 ; 4.624 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[0]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 7.189 ; 7.113 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[1]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.591 ; 4.624 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[2]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 5.171 ; 5.198 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
;  lane_active_led[3]                                                                                                                                                                                                                                                                                                 ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 4.612 ; 4.682 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET     ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0] ; 3.388 ; 3.447 ; Rise       ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout             ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; free_100MHz                                                                                      ; 2.188 ; 2.098 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; free_100MHz                                                                                      ; 2.083 ; 1.996 ; Rise       ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Progagation Delay                                                                                                                                                                                                                                                                                                                                     ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 6.147 ;    ;    ; 6.146 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                                                                                                                                                                                                                                                                                             ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port ; Output Port                                                                                                                                                                                                                                                                                                    ; RR    ; RF ; FR ; FF    ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET  ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
; pcie_rstn  ; pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET ; 3.632 ;    ;    ; 3.973 ;
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; L0_led             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; alive_led          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; comp_led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; gen2_led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lane_active_led[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lane_active_led[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lane_active_led[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lane_active_led[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+------------------------------+--------------+-----------------+-----------------+
; Pin                          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------+--------------+-----------------+-----------------+
; usr_sw[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usr_sw[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; free_100MHz                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local_rstn_ext               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; req_compliance_push_button_n ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+------------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; alive_led          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; comp_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; gen2_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-07 V                   ; 2.34 V              ; -0.0119 V           ; 0.145 V                              ; 0.082 V                              ; 4.74e-10 s                  ; 4.08e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-07 V                  ; 2.34 V             ; -0.0119 V          ; 0.145 V                             ; 0.082 V                             ; 4.74e-10 s                 ; 4.08e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.38e-07 V                   ; 2.34 V              ; -0.00912 V          ; 0.147 V                              ; 0.081 V                              ; 5.97e-10 s                  ; 5.07e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.38e-07 V                  ; 2.34 V             ; -0.00912 V         ; 0.147 V                             ; 0.081 V                             ; 5.97e-10 s                 ; 5.07e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; alive_led          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; comp_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; gen2_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00488 V          ; 0.21 V                               ; 0.04 V                               ; 5.09e-10 s                  ; 5.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00488 V         ; 0.21 V                              ; 0.04 V                              ; 5.09e-10 s                 ; 5.03e-10 s                 ; Yes                       ; Yes                       ;
; lane_active_led[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.47e-05 V                   ; 2.34 V              ; -0.00486 V          ; 0.217 V                              ; 0.049 V                              ; 6.37e-10 s                  ; 6.23e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.47e-05 V                  ; 2.34 V             ; -0.00486 V         ; 0.217 V                             ; 0.049 V                             ; 6.37e-10 s                 ; 6.23e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; L0_led             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; alive_led          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; comp_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; gen2_led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; lane_active_led[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
; lane_active_led[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.92e-07 V                   ; 2.66 V              ; -0.02 V             ; 0.197 V                              ; 0.145 V                              ; 3.75e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 8.92e-07 V                  ; 2.66 V             ; -0.02 V            ; 0.197 V                             ; 0.145 V                             ; 3.75e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lane_active_led[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 8.91e-07 V                   ; 2.66 V              ; -0.0189 V           ; 0.179 V                              ; 0.122 V                              ; 4.9e-10 s                   ; 4.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 8.91e-07 V                  ; 2.66 V             ; -0.0189 V          ; 0.179 V                             ; 0.122 V                             ; 4.9e-10 s                  ; 4.6e-10 s                  ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                             ; To Clock                                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 4        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 3        ; 0        ; 0        ; 0        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; 1        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 28       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 115477   ; 0        ; 301      ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 9777     ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 1        ; 0        ; 0        ; 1        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 426      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                             ; To Clock                                                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 4        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout          ; 3        ; 0        ; 0        ; 0        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; 1        ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 28       ; 0        ; 0        ; 0        ;
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout                      ; 115477   ; 0        ; 301      ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]                                                          ; 9777     ; 0        ; 0        ; 0        ;
; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]                                                          ; 1        ; 0        ; 0        ; 1        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                                            ; 426      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 1677     ; 0        ; 0        ; 0        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 21       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout ; 1677     ; 0        ; 0        ; 0        ;
; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; refclk~input~INSERTED_REFCLK_DIVIDER|clkout                                                       ; 21       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 31 07:16:44 2011
Info: Command: quartus_sta pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Info: qsta_default_script.tcl version: #4
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
Info: Reading SDC File: '../../pcie_hip_s4gx_gen2_x4_128.sdc'
Info: Reading SDC File: 'pcie_hip_s4gx_gen2_x4_128_example.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock} -divide_by 4 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_generated_clock -source {refclk~input|o} -duty_cycle 50.00 -name {refclk~input~INSERTED_REFCLK_DIVIDER|clkout} {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2|deserclock[0]}
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
Info: Analyzing Slow 900mV 85C Model
Info: Worst-case setup slack is 0.018
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.018         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.253         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     7.466         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     7.936         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:    10.002         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.740         0.000 n/a 
Info: Worst-case hold slack is 0.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.212         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.264         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.266         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.313         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     0.437         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     1.387         0.000 n/a 
Info: Worst-case recovery slack is 2.515
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.515         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     9.003         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case removal slack is 0.501
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.501         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.517         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.419         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     0.834         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock 
    Info:     3.215         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     3.430         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.486         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     4.970         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
Info: Analyzing Slow 900mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
Info: Worst-case setup slack is 0.091
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.091         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.275         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     7.481         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     8.019         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:    10.060         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    13.116         0.000 n/a 
Info: Worst-case hold slack is 0.192
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.192         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.259         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.264         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.307         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     0.425         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     1.367         0.000 n/a 
Info: Worst-case recovery slack is 2.763
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.763         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     9.040         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case removal slack is 0.481
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.481         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.496         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.408         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     0.811         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock 
    Info:     3.162         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     3.434         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.492         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     4.989         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
Info: Analyzing Fast 900mV 0C Model
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
Info: Worst-case setup slack is 0.732
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.732         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     1.589         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     7.695         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     8.894         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:    14.766         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.368         0.000 n/a 
Info: Worst-case hold slack is 0.131
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.131         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.148         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.153         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.164         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     0.253         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     0.875         0.000 n/a 
Info: Worst-case recovery slack is 4.601
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.601         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     9.445         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case removal slack is 0.272
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.272         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     0.284         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
Info: Worst-case minimum pulse width slack is 0.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.000         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.623         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|coreclkout 
    Info:     0.901         0.000 core|ep_plus|epmap|serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|central_clk_div0|rateswitchbaseclock 
    Info:     3.195         0.000 core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout 
    Info:     3.624         0.000 core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.655         0.000 refclk~input~INSERTED_REFCLK_DIVIDER|clkout 
    Info:     4.707         0.000 free_100MHz 
    Info:     5.000         0.000 refclk 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Thu Mar 31 07:16:54 2011
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


