// Seed: 1597654115
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8
);
  logic id_10 = id_0;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_25 = 32'd79
) (
    input wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input wand id_5,
    inout tri0 id_6
    , id_34,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    output supply1 id_12,
    output wor id_13,
    input wire id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    input tri id_19,
    input wire id_20,
    inout tri id_21,
    input tri0 id_22,
    output uwire id_23,
    input tri0 id_24,
    input wire _id_25,
    input uwire id_26,
    input tri0 id_27,
    output tri1 id_28,
    output tri0 id_29,
    output uwire id_30,
    input wire id_31,
    input uwire id_32
);
  logic [id_25 : {  1 'b0 ,  -1  }] id_35 = -1;
  module_0 modCall_1 (
      id_22,
      id_19,
      id_27,
      id_21,
      id_22,
      id_24,
      id_32,
      id_21,
      id_24
  );
endmodule
