-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_Mat_exit22_pro is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    xleft_s : IN STD_LOGIC_VECTOR (31 downto 0);
    xright_s : IN STD_LOGIC_VECTOR (31 downto 0);
    ytop_s : IN STD_LOGIC_VECTOR (31 downto 0);
    ydown_s : IN STD_LOGIC_VECTOR (31 downto 0);
    xleft_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    xleft_out_full_n : IN STD_LOGIC;
    xleft_out_write : OUT STD_LOGIC;
    xleft_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    xleft_out1_full_n : IN STD_LOGIC;
    xleft_out1_write : OUT STD_LOGIC;
    xright_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    xright_out_full_n : IN STD_LOGIC;
    xright_out_write : OUT STD_LOGIC;
    xright_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    xright_out2_full_n : IN STD_LOGIC;
    xright_out2_write : OUT STD_LOGIC;
    ytop_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ytop_out_full_n : IN STD_LOGIC;
    ytop_out_write : OUT STD_LOGIC;
    ytop_out3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ytop_out3_full_n : IN STD_LOGIC;
    ytop_out3_write : OUT STD_LOGIC;
    ydown_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ydown_out_full_n : IN STD_LOGIC;
    ydown_out_write : OUT STD_LOGIC;
    ydown_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ydown_out4_full_n : IN STD_LOGIC;
    ydown_out4_write : OUT STD_LOGIC;
    rgb_img_rows_V_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    rgb_img_rows_V_out_full_n : IN STD_LOGIC;
    rgb_img_rows_V_out_write : OUT STD_LOGIC;
    rgb_img_cols_V_out_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    rgb_img_cols_V_out_full_n : IN STD_LOGIC;
    rgb_img_cols_V_out_write : OUT STD_LOGIC;
    plate_rows_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    plate_rows_V_out_full_n : IN STD_LOGIC;
    plate_rows_V_out_write : OUT STD_LOGIC;
    plate_cols_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    plate_cols_V_out_full_n : IN STD_LOGIC;
    plate_cols_V_out_write : OUT STD_LOGIC;
    standard_plate_rows_V_out_din : OUT STD_LOGIC_VECTOR (6 downto 0);
    standard_plate_rows_V_out_full_n : IN STD_LOGIC;
    standard_plate_rows_V_out_write : OUT STD_LOGIC;
    standard_plate_cols_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    standard_plate_cols_V_out_full_n : IN STD_LOGIC;
    standard_plate_cols_V_out_write : OUT STD_LOGIC );
end;


architecture behav of Block_Mat_exit22_pro is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv11_2D0 : STD_LOGIC_VECTOR (10 downto 0) := "01011010000";
    constant ap_const_lv12_500 : STD_LOGIC_VECTOR (11 downto 0) := "010100000000";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv9_F0 : STD_LOGIC_VECTOR (8 downto 0) := "011110000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal xleft_out_blk_n : STD_LOGIC;
    signal xleft_out1_blk_n : STD_LOGIC;
    signal xright_out_blk_n : STD_LOGIC;
    signal xright_out2_blk_n : STD_LOGIC;
    signal ytop_out_blk_n : STD_LOGIC;
    signal ytop_out3_blk_n : STD_LOGIC;
    signal ydown_out_blk_n : STD_LOGIC;
    signal ydown_out4_blk_n : STD_LOGIC;
    signal rgb_img_rows_V_out_blk_n : STD_LOGIC;
    signal rgb_img_cols_V_out_blk_n : STD_LOGIC;
    signal plate_rows_V_out_blk_n : STD_LOGIC;
    signal plate_cols_V_out_blk_n : STD_LOGIC;
    signal standard_plate_rows_V_out_blk_n : STD_LOGIC;
    signal standard_plate_cols_V_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal sub_ln23_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln24_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
                ap_block_state1 <= ((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    plate_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, plate_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plate_cols_V_out_blk_n <= plate_cols_V_out_full_n;
        else 
            plate_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    plate_cols_V_out_din <= std_logic_vector(unsigned(sub_ln23_fu_356_p2) + unsigned(xright_s));

    plate_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plate_cols_V_out_write <= ap_const_logic_1;
        else 
            plate_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    plate_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, plate_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plate_rows_V_out_blk_n <= plate_rows_V_out_full_n;
        else 
            plate_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    plate_rows_V_out_din <= std_logic_vector(unsigned(sub_ln24_fu_369_p2) + unsigned(ydown_s));

    plate_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            plate_rows_V_out_write <= ap_const_logic_1;
        else 
            plate_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    rgb_img_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rgb_img_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rgb_img_cols_V_out_blk_n <= rgb_img_cols_V_out_full_n;
        else 
            rgb_img_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rgb_img_cols_V_out_din <= ap_const_lv12_500;

    rgb_img_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rgb_img_cols_V_out_write <= ap_const_logic_1;
        else 
            rgb_img_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    rgb_img_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rgb_img_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rgb_img_rows_V_out_blk_n <= rgb_img_rows_V_out_full_n;
        else 
            rgb_img_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rgb_img_rows_V_out_din <= ap_const_lv11_2D0;

    rgb_img_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rgb_img_rows_V_out_write <= ap_const_logic_1;
        else 
            rgb_img_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    standard_plate_cols_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            standard_plate_cols_V_out_blk_n <= standard_plate_cols_V_out_full_n;
        else 
            standard_plate_cols_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    standard_plate_cols_V_out_din <= ap_const_lv9_F0;

    standard_plate_cols_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            standard_plate_cols_V_out_write <= ap_const_logic_1;
        else 
            standard_plate_cols_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    standard_plate_rows_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, standard_plate_rows_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            standard_plate_rows_V_out_blk_n <= standard_plate_rows_V_out_full_n;
        else 
            standard_plate_rows_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    standard_plate_rows_V_out_din <= ap_const_lv7_3C;

    standard_plate_rows_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            standard_plate_rows_V_out_write <= ap_const_logic_1;
        else 
            standard_plate_rows_V_out_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln23_fu_356_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(xleft_s));
    sub_ln24_fu_369_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(ytop_s));

    xleft_out1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out1_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xleft_out1_blk_n <= xleft_out1_full_n;
        else 
            xleft_out1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xleft_out1_din <= xleft_s;

    xleft_out1_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xleft_out1_write <= ap_const_logic_1;
        else 
            xleft_out1_write <= ap_const_logic_0;
        end if; 
    end process;


    xleft_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xleft_out_blk_n <= xleft_out_full_n;
        else 
            xleft_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xleft_out_din <= xleft_s;

    xleft_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xleft_out_write <= ap_const_logic_1;
        else 
            xleft_out_write <= ap_const_logic_0;
        end if; 
    end process;


    xright_out2_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xright_out2_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xright_out2_blk_n <= xright_out2_full_n;
        else 
            xright_out2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xright_out2_din <= xright_s;

    xright_out2_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xright_out2_write <= ap_const_logic_1;
        else 
            xright_out2_write <= ap_const_logic_0;
        end if; 
    end process;


    xright_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xright_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xright_out_blk_n <= xright_out_full_n;
        else 
            xright_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xright_out_din <= xright_s;

    xright_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xright_out_write <= ap_const_logic_1;
        else 
            xright_out_write <= ap_const_logic_0;
        end if; 
    end process;


    ydown_out4_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ydown_out4_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ydown_out4_blk_n <= ydown_out4_full_n;
        else 
            ydown_out4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ydown_out4_din <= ydown_s;

    ydown_out4_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ydown_out4_write <= ap_const_logic_1;
        else 
            ydown_out4_write <= ap_const_logic_0;
        end if; 
    end process;


    ydown_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ydown_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ydown_out_blk_n <= ydown_out_full_n;
        else 
            ydown_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ydown_out_din <= ydown_s;

    ydown_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ydown_out_write <= ap_const_logic_1;
        else 
            ydown_out_write <= ap_const_logic_0;
        end if; 
    end process;


    ytop_out3_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ytop_out3_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ytop_out3_blk_n <= ytop_out3_full_n;
        else 
            ytop_out3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ytop_out3_din <= ytop_s;

    ytop_out3_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ytop_out3_write <= ap_const_logic_1;
        else 
            ytop_out3_write <= ap_const_logic_0;
        end if; 
    end process;


    ytop_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ytop_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ytop_out_blk_n <= ytop_out_full_n;
        else 
            ytop_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ytop_out_din <= ytop_s;

    ytop_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, xleft_out_full_n, xleft_out1_full_n, xright_out_full_n, xright_out2_full_n, ytop_out_full_n, ytop_out3_full_n, ydown_out_full_n, ydown_out4_full_n, rgb_img_rows_V_out_full_n, rgb_img_cols_V_out_full_n, plate_rows_V_out_full_n, plate_cols_V_out_full_n, standard_plate_rows_V_out_full_n, standard_plate_cols_V_out_full_n)
    begin
        if ((not(((standard_plate_cols_V_out_full_n = ap_const_logic_0) or (standard_plate_rows_V_out_full_n = ap_const_logic_0) or (plate_cols_V_out_full_n = ap_const_logic_0) or (plate_rows_V_out_full_n = ap_const_logic_0) or (rgb_img_cols_V_out_full_n = ap_const_logic_0) or (rgb_img_rows_V_out_full_n = ap_const_logic_0) or (ydown_out4_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ydown_out_full_n = ap_const_logic_0) or (ytop_out3_full_n = ap_const_logic_0) or (ytop_out_full_n = ap_const_logic_0) or (xright_out2_full_n = ap_const_logic_0) or (xright_out_full_n = ap_const_logic_0) or (xleft_out1_full_n = ap_const_logic_0) or (xleft_out_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ytop_out_write <= ap_const_logic_1;
        else 
            ytop_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
