// Seed: 2578580413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  always @(negedge id_19) begin : LABEL_0
    id_17 <= id_7;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_6;
  assign id_6 = id_4;
  assign id_6 = id_6 & id_4;
  integer id_7 (
      id_4,
      id_1,
      1
  );
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3,
      id_6
  );
endmodule
