
IMUTransceiverSTM32L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f14  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080040a4  080040a4  000050a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041e4  080041e4  00006074  2**0
                  CONTENTS
  4 .ARM          00000008  080041e4  080041e4  000051e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041ec  080041ec  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041ec  080041ec  000051ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080041f0  080041f0  000051f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080041f4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003e94  20000074  08004268  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003f08  08004268  00006f08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e70  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e8b  00000000  00000000  0000df14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  0000fda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000746  00000000  00000000  00010778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002885d  00000000  00000000  00010ebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b265  00000000  00000000  0003971b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f32e1  00000000  00000000  00044980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137c61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c5c  00000000  00000000  00137ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0013a900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800408c 	.word	0x0800408c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800408c 	.word	0x0800408c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <I2C1_MultiRead>:
#include "Drivers/USART.h"

volatile uint32_t tmpreg;


void I2C1_MultiRead(uint8_t devAddr, uint8_t regAddr, uint8_t *buf, uint8_t len){
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	603a      	str	r2, [r7, #0]
 8000568:	461a      	mov	r2, r3
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
 800056e:	460b      	mov	r3, r1
 8000570:	71bb      	strb	r3, [r7, #6]
 8000572:	4613      	mov	r3, r2
 8000574:	717b      	strb	r3, [r7, #5]
    while(I2C1->ISR & I2C_ISR_BUSY);
 8000576:	bf00      	nop
 8000578:	4b2d      	ldr	r3, [pc, #180]	@ (8000630 <I2C1_MultiRead+0xd0>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000580:	2b00      	cmp	r3, #0
 8000582:	d1f9      	bne.n	8000578 <I2C1_MultiRead+0x18>

    // Write register address
    I2C1->CR2 = (devAddr << 1) //i dont think i need this bevause we do it again later
 8000584:	79fb      	ldrb	r3, [r7, #7]
 8000586:	005b      	lsls	r3, r3, #1
              | (1 << I2C_CR2_NBYTES_Pos);
 8000588:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
    I2C1->CR2 = (devAddr << 1) //i dont think i need this bevause we do it again later
 800058c:	4b28      	ldr	r3, [pc, #160]	@ (8000630 <I2C1_MultiRead+0xd0>)
 800058e:	605a      	str	r2, [r3, #4]
    I2C1->CR2 |= I2C_CR2_START;
 8000590:	4b27      	ldr	r3, [pc, #156]	@ (8000630 <I2C1_MultiRead+0xd0>)
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	4a26      	ldr	r2, [pc, #152]	@ (8000630 <I2C1_MultiRead+0xd0>)
 8000596:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800059a:	6053      	str	r3, [r2, #4]
    while(!(I2C1->ISR & I2C_ISR_TXIS));
 800059c:	bf00      	nop
 800059e:	4b24      	ldr	r3, [pc, #144]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	f003 0302 	and.w	r3, r3, #2
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d0f9      	beq.n	800059e <I2C1_MultiRead+0x3e>
    I2C1->TXDR = regAddr;
 80005aa:	4a21      	ldr	r2, [pc, #132]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005ac:	79bb      	ldrb	r3, [r7, #6]
 80005ae:	6293      	str	r3, [r2, #40]	@ 0x28

    while(!(I2C1->ISR & I2C_ISR_TC));
 80005b0:	bf00      	nop
 80005b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005b4:	699b      	ldr	r3, [r3, #24]
 80005b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d0f9      	beq.n	80005b2 <I2C1_MultiRead+0x52>
    I2C1->CR2 = (devAddr << 1)
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	005a      	lsls	r2, r3, #1
              | (len << I2C_CR2_NBYTES_Pos)
 80005c2:	797b      	ldrb	r3, [r7, #5]
 80005c4:	041b      	lsls	r3, r3, #16
 80005c6:	4313      	orrs	r3, r2
    I2C1->CR2 = (devAddr << 1)
 80005c8:	4a19      	ldr	r2, [pc, #100]	@ (8000630 <I2C1_MultiRead+0xd0>)
              | I2C_CR2_RD_WRN
              | I2C_CR2_AUTOEND;
 80005ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
    I2C1->CR2 = (devAddr << 1)
 80005d2:	6053      	str	r3, [r2, #4]
    I2C1->CR2 |= I2C_CR2_START;
 80005d4:	4b16      	ldr	r3, [pc, #88]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	4a15      	ldr	r2, [pc, #84]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005de:	6053      	str	r3, [r2, #4]

    for(uint8_t i=0; i<len; i++){
 80005e0:	2300      	movs	r3, #0
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	e010      	b.n	8000608 <I2C1_MultiRead+0xa8>
    	while(!(I2C1->ISR & I2C_ISR_RXNE));
 80005e6:	bf00      	nop
 80005e8:	4b11      	ldr	r3, [pc, #68]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	f003 0304 	and.w	r3, r3, #4
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d0f9      	beq.n	80005e8 <I2C1_MultiRead+0x88>
    	buf[i] = I2C1->RXDR; //remember indexing already sets it to value of pointer, not the address
 80005f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <I2C1_MultiRead+0xd0>)
 80005f6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
 80005fa:	683a      	ldr	r2, [r7, #0]
 80005fc:	4413      	add	r3, r2
 80005fe:	b2ca      	uxtb	r2, r1
 8000600:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0; i<len; i++){
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	3301      	adds	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
 8000608:	7bfa      	ldrb	r2, [r7, #15]
 800060a:	797b      	ldrb	r3, [r7, #5]
 800060c:	429a      	cmp	r2, r3
 800060e:	d3ea      	bcc.n	80005e6 <I2C1_MultiRead+0x86>
    }

    while(!(I2C1->ISR & I2C_ISR_STOPF));
 8000610:	bf00      	nop
 8000612:	4b07      	ldr	r3, [pc, #28]	@ (8000630 <I2C1_MultiRead+0xd0>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	f003 0320 	and.w	r3, r3, #32
 800061a:	2b00      	cmp	r3, #0
 800061c:	d0f9      	beq.n	8000612 <I2C1_MultiRead+0xb2>
    I2C1->ICR = I2C_ICR_STOPCF;
 800061e:	4b04      	ldr	r3, [pc, #16]	@ (8000630 <I2C1_MultiRead+0xd0>)
 8000620:	2220      	movs	r2, #32
 8000622:	61da      	str	r2, [r3, #28]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	40005400 	.word	0x40005400

08000634 <I2C1_Read>:


uint8_t I2C1_Read(uint8_t devAddr, uint8_t regAddr){
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	460a      	mov	r2, r1
 800063e:	71fb      	strb	r3, [r7, #7]
 8000640:	4613      	mov	r3, r2
 8000642:	71bb      	strb	r3, [r7, #6]
	uint8_t data;

	while(I2C1->ISR & I2C_ISR_BUSY); //Wait until bus is free
 8000644:	bf00      	nop
 8000646:	4b26      	ldr	r3, [pc, #152]	@ (80006e0 <I2C1_Read+0xac>)
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800064e:	2b00      	cmp	r3, #0
 8000650:	d1f9      	bne.n	8000646 <I2C1_Read+0x12>
	//AUTOEND=0, RELOAD=0	Check TC (you decide START or STOP)
	//RELOAD=1	RELOAD 1 means after NBYTES are sent, pause to reprogram new NBYTES for next chunk. Controls how data bytes continue, must use same address, same direction, no start, no stop, just more bytes (you must reload NBYTES and use TCR in ISR)

	//First START: Write to slave address, ack, TXIS flag gets set, then TXDR register address
	//We keep AUTOEND and RELOAD 0 because there is no STOP, we dont want to lose control of the bus so no AUTOEND and we will do a direction change from initial write to read so no RELOAD
	I2C1->CR2 = (devAddr << 1)
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	005b      	lsls	r3, r3, #1
			  | (1 << I2C_CR2_NBYTES_Pos); //1 byte (register addr), remember that slave address (devAddr) does not count as NBYTE data bytes
 8000656:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
	I2C1->CR2 = (devAddr << 1)
 800065a:	4b21      	ldr	r3, [pc, #132]	@ (80006e0 <I2C1_Read+0xac>)
 800065c:	605a      	str	r2, [r3, #4]
	I2C1->CR2 |= I2C_CR2_START; //Generate and send I2C start signal (start signals are pull low while scl goes high), then send slave address+R/W bit to slave device, receive ACK/NACK from the slave, and process ACK/NACKF internally. If we get NACK then set NACKF on ISR, if ACK and rd_wrn = 0(write) and NBYTES > 0 then hardware sets TXIS = 1. Also every device on the bus sees this signal.
 800065e:	4b20      	ldr	r3, [pc, #128]	@ (80006e0 <I2C1_Read+0xac>)
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	4a1f      	ldr	r2, [pc, #124]	@ (80006e0 <I2C1_Read+0xac>)
 8000664:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000668:	6053      	str	r3, [r2, #4]
	while (!(I2C1->ISR & I2C_ISR_TXIS)); //Back an ACK confirmation. If we get ACK after START, TXIS flag on ISR should be 1, meaning TXDR is empty and ready to be filled with data to send to slave. Also, any time you read a register as done here, you’re working on a copy, as long as result is not 0 then its true.
 800066a:	bf00      	nop
 800066c:	4b1c      	ldr	r3, [pc, #112]	@ (80006e0 <I2C1_Read+0xac>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f003 0302 	and.w	r3, r3, #2
 8000674:	2b00      	cmp	r3, #0
 8000676:	d0f9      	beq.n	800066c <I2C1_Read+0x38>
	I2C1->TXDR = regAddr; //After the slave ACKs its address, the first data byte you send tells the slave which internal register you want to talk to, the slave stores that value as an internal register pointer. btw I2C RXDR/TXDR is only 8 bits long, thats why we have output high and low registers in IMU
 8000678:	4a19      	ldr	r2, [pc, #100]	@ (80006e0 <I2C1_Read+0xac>)
 800067a:	79bb      	ldrb	r3, [r7, #6]
 800067c:	6293      	str	r3, [r2, #40]	@ 0x28

	while(!(I2C1->ISR & I2C_ISR_TC)); //Wait for transfer complete, this flag is set by hardware only when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred
 800067e:	bf00      	nop
 8000680:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <I2C1_Read+0xac>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000688:	2b00      	cmp	r3, #0
 800068a:	d0f9      	beq.n	8000680 <I2C1_Read+0x4c>
	I2C1->CR2 = (devAddr << 1) //Second START: Read 1 byte with repeated START. Repeated STARTS lets you change read/write direction and new NBYTES (you can have multiple starts without a stop, master never releases bus)
			  | (1 << I2C_CR2_NBYTES_Pos)
			  | I2C_CR2_RD_WRN //Read mode
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	005b      	lsls	r3, r3, #1
	I2C1->CR2 = (devAddr << 1) //Second START: Read 1 byte with repeated START. Repeated STARTS lets you change read/write direction and new NBYTES (you can have multiple starts without a stop, master never releases bus)
 8000690:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <I2C1_Read+0xac>)
			  | I2C_CR2_AUTOEND; //AUTOEND 1 means when NBYTES reaches 0 automatically generate STOP. We actually want to let go of bus after this read.
 8000692:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000696:	f443 3382 	orr.w	r3, r3, #66560	@ 0x10400
	I2C1->CR2 = (devAddr << 1) //Second START: Read 1 byte with repeated START. Repeated STARTS lets you change read/write direction and new NBYTES (you can have multiple starts without a stop, master never releases bus)
 800069a:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_START; //As the master, you really do tell the slave what to do, when to start, what registers to point to next, sends requests for what data it wants, etc
 800069c:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <I2C1_Read+0xac>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	4a0f      	ldr	r2, [pc, #60]	@ (80006e0 <I2C1_Read+0xac>)
 80006a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006a6:	6053      	str	r3, [r2, #4]

	while(!(I2C1->ISR & I2C_ISR_RXNE)); //Wait for RXNE (data received)
 80006a8:	bf00      	nop
 80006aa:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <I2C1_Read+0xac>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	f003 0304 	and.w	r3, r3, #4
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d0f9      	beq.n	80006aa <I2C1_Read+0x76>
	data = I2C1->RXDR;
 80006b6:	4b0a      	ldr	r3, [pc, #40]	@ (80006e0 <I2C1_Read+0xac>)
 80006b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ba:	73fb      	strb	r3, [r7, #15]

	while(!(I2C1->ISR & I2C_ISR_STOPF)); // Wait for STOP (we set AUTOEND = 1 in 2nd start which will produce STOPF flag in ISR)
 80006bc:	bf00      	nop
 80006be:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <I2C1_Read+0xac>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	f003 0320 	and.w	r3, r3, #32
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d0f9      	beq.n	80006be <I2C1_Read+0x8a>
	I2C1->ICR = ( //Clear flags in ICR (different from ISR)
 80006ca:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <I2C1_Read+0xac>)
 80006cc:	f241 7230 	movw	r2, #5936	@ 0x1730
 80006d0:	61da      	str	r2, [r3, #28]
			I2C_ICR_STOPCF |
			I2C_ICR_BERRCF |
			I2C_ICR_ARLOCF |
			I2C_ICR_OVRCF |
			I2C_ICR_TIMOUTCF);
	return data;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3714      	adds	r7, #20
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	40005400 	.word	0x40005400

080006e4 <I2C1_Write>:


void I2C1_Write(uint8_t devAddr, uint8_t regAddr, uint8_t data){
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
 80006ee:	460b      	mov	r3, r1
 80006f0:	71bb      	strb	r3, [r7, #6]
 80006f2:	4613      	mov	r3, r2
 80006f4:	717b      	strb	r3, [r7, #5]

	while(I2C1->ISR & I2C_ISR_BUSY);
 80006f6:	bf00      	nop
 80006f8:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <I2C1_Write+0x88>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000700:	2b00      	cmp	r3, #0
 8000702:	d1f9      	bne.n	80006f8 <I2C1_Write+0x14>

	I2C1->CR2 = (devAddr << 1)
			  | (2 << I2C_CR2_NBYTES_Pos) //2 bytes to send (regAddr + data)
			  | I2C_CR2_AUTOEND;
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	005b      	lsls	r3, r3, #1
	I2C1->CR2 = (devAddr << 1)
 8000708:	4a18      	ldr	r2, [pc, #96]	@ (800076c <I2C1_Write+0x88>)
			  | I2C_CR2_AUTOEND;
 800070a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800070e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
	I2C1->CR2 = (devAddr << 1)
 8000712:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_START;
 8000714:	4b15      	ldr	r3, [pc, #84]	@ (800076c <I2C1_Write+0x88>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	4a14      	ldr	r2, [pc, #80]	@ (800076c <I2C1_Write+0x88>)
 800071a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800071e:	6053      	str	r3, [r2, #4]
	while(!(I2C1->ISR & I2C_ISR_TXIS));
 8000720:	bf00      	nop
 8000722:	4b12      	ldr	r3, [pc, #72]	@ (800076c <I2C1_Write+0x88>)
 8000724:	699b      	ldr	r3, [r3, #24]
 8000726:	f003 0302 	and.w	r3, r3, #2
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0f9      	beq.n	8000722 <I2C1_Write+0x3e>
	I2C1->TXDR = regAddr;
 800072e:	4a0f      	ldr	r2, [pc, #60]	@ (800076c <I2C1_Write+0x88>)
 8000730:	79bb      	ldrb	r3, [r7, #6]
 8000732:	6293      	str	r3, [r2, #40]	@ 0x28
	while(!(I2C1->ISR & I2C_ISR_TXIS));
 8000734:	bf00      	nop
 8000736:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <I2C1_Write+0x88>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	f003 0302 	and.w	r3, r3, #2
 800073e:	2b00      	cmp	r3, #0
 8000740:	d0f9      	beq.n	8000736 <I2C1_Write+0x52>
	I2C1->TXDR = data;
 8000742:	4a0a      	ldr	r2, [pc, #40]	@ (800076c <I2C1_Write+0x88>)
 8000744:	797b      	ldrb	r3, [r7, #5]
 8000746:	6293      	str	r3, [r2, #40]	@ 0x28

	while(!(I2C1->ISR & I2C_ISR_STOPF)); //Remember we set AUTOEND=1 so it will automatically do STOPF when TX is complete
 8000748:	bf00      	nop
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <I2C1_Write+0x88>)
 800074c:	699b      	ldr	r3, [r3, #24]
 800074e:	f003 0320 	and.w	r3, r3, #32
 8000752:	2b00      	cmp	r3, #0
 8000754:	d0f9      	beq.n	800074a <I2C1_Write+0x66>
	I2C1->ICR = (
 8000756:	4b05      	ldr	r3, [pc, #20]	@ (800076c <I2C1_Write+0x88>)
 8000758:	f241 7230 	movw	r2, #5936	@ 0x1730
 800075c:	61da      	str	r2, [r3, #28]
				I2C_ICR_STOPCF |
				I2C_ICR_BERRCF |
				I2C_ICR_ARLOCF |
				I2C_ICR_OVRCF |
				I2C_ICR_TIMOUTCF);
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40005400 	.word	0x40005400

08000770 <I2C1_Config>:

void I2C1_Config(void){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; //Turn on clock for AHB2 bus
 8000774:	4b4a      	ldr	r3, [pc, #296]	@ (80008a0 <I2C1_Config+0x130>)
 8000776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000778:	4a49      	ldr	r2, [pc, #292]	@ (80008a0 <I2C1_Config+0x130>)
 800077a:	f043 0302 	orr.w	r3, r3, #2
 800077e:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 8000780:	4b47      	ldr	r3, [pc, #284]	@ (80008a0 <I2C1_Config+0x130>)
 8000782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000784:	4a47      	ldr	r2, [pc, #284]	@ (80008a4 <I2C1_Config+0x134>)
 8000786:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 8000788:	4b46      	ldr	r3, [pc, #280]	@ (80008a4 <I2C1_Config+0x134>)
 800078a:	681b      	ldr	r3, [r3, #0]
	GPIOB->MODER &= ~(GPIO_MODER_MODE8_Msk | GPIO_MODER_MODE9_Msk);
 800078c:	4b46      	ldr	r3, [pc, #280]	@ (80008a8 <I2C1_Config+0x138>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a45      	ldr	r2, [pc, #276]	@ (80008a8 <I2C1_Config+0x138>)
 8000792:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000796:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1); //Alternate Function
 8000798:	4b43      	ldr	r3, [pc, #268]	@ (80008a8 <I2C1_Config+0x138>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a42      	ldr	r2, [pc, #264]	@ (80008a8 <I2C1_Config+0x138>)
 800079e:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 80007a2:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8_Msk | GPIO_AFRH_AFSEL9_Msk);
 80007a4:	4b40      	ldr	r3, [pc, #256]	@ (80008a8 <I2C1_Config+0x138>)
 80007a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007a8:	4a3f      	ldr	r2, [pc, #252]	@ (80008a8 <I2C1_Config+0x138>)
 80007aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80007ae:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (GPIO_AFRH_AFSEL8_2 | GPIO_AFRH_AFSEL9_2); //AF4 (0100)
 80007b0:	4b3d      	ldr	r3, [pc, #244]	@ (80008a8 <I2C1_Config+0x138>)
 80007b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007b4:	4a3c      	ldr	r2, [pc, #240]	@ (80008a8 <I2C1_Config+0x138>)
 80007b6:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80007ba:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9; //Output type open-drain, needed for I2C because open-drain allows multiple devices to share SDA/SCL safely
 80007bc:	4b3a      	ldr	r3, [pc, #232]	@ (80008a8 <I2C1_Config+0x138>)
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	4a39      	ldr	r2, [pc, #228]	@ (80008a8 <I2C1_Config+0x138>)
 80007c2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80007c6:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~((GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0));
 80007c8:	4b37      	ldr	r3, [pc, #220]	@ (80008a8 <I2C1_Config+0x138>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	4a36      	ldr	r2, [pc, #216]	@ (80008a8 <I2C1_Config+0x138>)
 80007ce:	f423 23a0 	bic.w	r3, r3, #327680	@ 0x50000
 80007d2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0); //PB8/PB9 pull-up register. We set output type to be open-drain,so we need a pull up resistor, also need external 4.7kOhms resistor, internal one too weak
 80007d4:	4b34      	ldr	r3, [pc, #208]	@ (80008a8 <I2C1_Config+0x138>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	4a33      	ldr	r2, [pc, #204]	@ (80008a8 <I2C1_Config+0x138>)
 80007da:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80007de:	60d3      	str	r3, [r2, #12]
	GPIOB->OSPEEDR &= ~((GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9));
 80007e0:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <I2C1_Config+0x138>)
 80007e2:	689b      	ldr	r3, [r3, #8]
 80007e4:	4a30      	ldr	r2, [pc, #192]	@ (80008a8 <I2C1_Config+0x138>)
 80007e6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80007ea:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9); //Set speed to the highest (very high speed) cuz why not(11)
 80007ec:	4b2e      	ldr	r3, [pc, #184]	@ (80008a8 <I2C1_Config+0x138>)
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	4a2d      	ldr	r2, [pc, #180]	@ (80008a8 <I2C1_Config+0x138>)
 80007f2:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 80007f6:	6093      	str	r3, [r2, #8]

	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;
 80007f8:	4b29      	ldr	r3, [pc, #164]	@ (80008a0 <I2C1_Config+0x130>)
 80007fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fc:	4a28      	ldr	r2, [pc, #160]	@ (80008a0 <I2C1_Config+0x130>)
 80007fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000802:	6593      	str	r3, [r2, #88]	@ 0x58
	tmpreg = RCC->APB1ENR1;
 8000804:	4b26      	ldr	r3, [pc, #152]	@ (80008a0 <I2C1_Config+0x130>)
 8000806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000808:	4a26      	ldr	r2, [pc, #152]	@ (80008a4 <I2C1_Config+0x134>)
 800080a:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 800080c:	4b25      	ldr	r3, [pc, #148]	@ (80008a4 <I2C1_Config+0x134>)
 800080e:	681b      	ldr	r3, [r3, #0]
	I2C1->CR1 &= ~I2C_CR1_PE; //Turn off I2C1 control for now
 8000810:	4b26      	ldr	r3, [pc, #152]	@ (80008ac <I2C1_Config+0x13c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a25      	ldr	r2, [pc, #148]	@ (80008ac <I2C1_Config+0x13c>)
 8000816:	f023 0301 	bic.w	r3, r3, #1
 800081a:	6013      	str	r3, [r2, #0]
	RCC->APB1RSTR1 |= RCC_APB1RSTR1_I2C1RST; //Im not sure why its recommended to reset, but I guess if we REALLY want to make sure, we reset
 800081c:	4b20      	ldr	r3, [pc, #128]	@ (80008a0 <I2C1_Config+0x130>)
 800081e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000820:	4a1f      	ldr	r2, [pc, #124]	@ (80008a0 <I2C1_Config+0x130>)
 8000822:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000826:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST; //So we don't want to keep the register value as 1, or else it will constantly reset, we set it back to 0 to stop resetting.
 8000828:	4b1d      	ldr	r3, [pc, #116]	@ (80008a0 <I2C1_Config+0x130>)
 800082a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800082c:	4a1c      	ldr	r2, [pc, #112]	@ (80008a0 <I2C1_Config+0x130>)
 800082e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000832:	6393      	str	r3, [r2, #56]	@ 0x38

	// Keep analog filter ON (default), digital filter DNF=0 (default)
	I2C1->CR1 &= ~I2C_CR1_ANFOFF; // 0 = analog filter enabled (This removes very short glitches/spikes (typical <50 ns) that could be mistaken as edges. You almost always leave it enabled)
 8000834:	4b1d      	ldr	r3, [pc, #116]	@ (80008ac <I2C1_Config+0x13c>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a1c      	ldr	r2, [pc, #112]	@ (80008ac <I2C1_Config+0x13c>)
 800083a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800083e:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~I2C_CR1_DNF;  // DNF = 0 digital filter off (I guess similar role of filtering random stuff but digitally?
 8000840:	4b1a      	ldr	r3, [pc, #104]	@ (80008ac <I2C1_Config+0x13c>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a19      	ldr	r2, [pc, #100]	@ (80008ac <I2C1_Config+0x13c>)
 8000846:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800084a:	6013      	str	r3, [r2, #0]


	RCC->CCIPR &= ~RCC_CCIPR_I2C1SEL_1;
 800084c:	4b14      	ldr	r3, [pc, #80]	@ (80008a0 <I2C1_Config+0x130>)
 800084e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000852:	4a13      	ldr	r2, [pc, #76]	@ (80008a0 <I2C1_Config+0x130>)
 8000854:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000858:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR |= RCC_CCIPR_I2C1SEL_1; //Choose the HSI16 clock (16MHz), this is not the I2C SCL speed, its just the internal peripheral clock feeding the I2C timing generator
 800085c:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <I2C1_Config+0x130>)
 800085e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000862:	4a0f      	ldr	r2, [pc, #60]	@ (80008a0 <I2C1_Config+0x130>)
 8000864:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000868:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CR &= ~RCC_CR_HSION;
 800086c:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <I2C1_Config+0x130>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a0b      	ldr	r2, [pc, #44]	@ (80008a0 <I2C1_Config+0x130>)
 8000872:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000876:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_HSION; //Turn on HSI clock
 8000878:	4b09      	ldr	r3, [pc, #36]	@ (80008a0 <I2C1_Config+0x130>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a08      	ldr	r2, [pc, #32]	@ (80008a0 <I2C1_Config+0x130>)
 800087e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000882:	6013      	str	r3, [r2, #0]

	//Configured I2C for 400kHz mode
	I2C1->TIMINGR = //TIMINGR should be fully assigned, so = not |=
 8000884:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <I2C1_Config+0x13c>)
 8000886:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <I2C1_Config+0x140>)
 8000888:	611a      	str	r2, [r3, #16]
	//I2C1->ICR = I2C_ICR_CLEAR; //clear I2C ICR masks

	//NVIC_SetIRQ(I2C1_EV_IRQn); //enable interrupt events
	//NVIC_SetIRQ(I2C1_ER_IRQn); //enable interrupt errors

	I2C1->CR1 |= I2C_CR1_PE; //enable the I2C peripheral
 800088a:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <I2C1_Config+0x13c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a07      	ldr	r2, [pc, #28]	@ (80008ac <I2C1_Config+0x13c>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6013      	str	r3, [r2, #0]
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	40021000 	.word	0x40021000
 80008a4:	20000090 	.word	0x20000090
 80008a8:	48000400 	.word	0x48000400
 80008ac:	40005400 	.word	0x40005400
 80008b0:	10320309 	.word	0x10320309

080008b4 <LSM6DS3_Init>:
#include "stm32l476xx.h"
#include "Drivers/LSM6DS3.h"
#include "Drivers/I2C.h"


void LSM6DS3_Init(void){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
	uint8_t result = I2C1_Read(LSM6DS3_ADDR, WHO_AM_I);
 80008ba:	210f      	movs	r1, #15
 80008bc:	206a      	movs	r0, #106	@ 0x6a
 80008be:	f7ff feb9 	bl	8000634 <I2C1_Read>
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
	if(result == 0x69){
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b69      	cmp	r3, #105	@ 0x69
 80008ca:	d112      	bne.n	80008f2 <LSM6DS3_Init+0x3e>
		I2C1_Write(LSM6DS3_ADDR, CTRL1_XL, 0x70); //Acceleration 833Hz sampling rate, 2g before saturation, 400Hz in changes per second
 80008cc:	2270      	movs	r2, #112	@ 0x70
 80008ce:	2110      	movs	r1, #16
 80008d0:	206a      	movs	r0, #106	@ 0x6a
 80008d2:	f7ff ff07 	bl	80006e4 <I2C1_Write>
		I2C1_Write(LSM6DS3_ADDR, CTRL2_G, 0x60); //Gyroscope 416Hz sampling rate, 250 dps
 80008d6:	2260      	movs	r2, #96	@ 0x60
 80008d8:	2111      	movs	r1, #17
 80008da:	206a      	movs	r0, #106	@ 0x6a
 80008dc:	f7ff ff02 	bl	80006e4 <I2C1_Write>
		I2C1_Write(LSM6DS3_ADDR, CTRL3_C, 0x44); //Enable block data update (read MSB & LSB first then write into register) and auto increment addresses while reading multiple bytes
 80008e0:	2244      	movs	r2, #68	@ 0x44
 80008e2:	2112      	movs	r1, #18
 80008e4:	206a      	movs	r0, #106	@ 0x6a
 80008e6:	f7ff fefd 	bl	80006e4 <I2C1_Write>
		printf("Successfully initialized LSM6DS3 IMU");
 80008ea:	4805      	ldr	r0, [pc, #20]	@ (8000900 <LSM6DS3_Init+0x4c>)
 80008ec:	f002 fd60 	bl	80033b0 <iprintf>
	}
	else{
		printf("Failed to initialize LSM6DS3 IMU");
	}
}
 80008f0:	e002      	b.n	80008f8 <LSM6DS3_Init+0x44>
		printf("Failed to initialize LSM6DS3 IMU");
 80008f2:	4804      	ldr	r0, [pc, #16]	@ (8000904 <LSM6DS3_Init+0x50>)
 80008f4:	f002 fd5c 	bl	80033b0 <iprintf>
}
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	080040a4 	.word	0x080040a4
 8000904:	080040cc 	.word	0x080040cc

08000908 <LSM6DS3_GyroAccelRead>:


//The LSM6DS3 will keep providing the next byte as long as the master keeps ACKing and clocking SCL.
//The master doesn’t “stop listening”; it ends the transaction by NACK + STOP (or STOP).
void LSM6DS3_GyroAccelRead(LSM6DS3_Sample *data){
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	uint8_t buf[GyroAccelReadSize]; //It seems silly to copy 96 bits from IMU to MCU's buffer, then copy it again to data struct

	I2C1_MultiRead(LSM6DS3_ADDR, OUTX_L_Gyro, buf, GyroAccelReadSize); //Starts reading at OUTX_L_Gyro then register increments by GyroAccelReadSize
 8000910:	f107 020c 	add.w	r2, r7, #12
 8000914:	230c      	movs	r3, #12
 8000916:	2122      	movs	r1, #34	@ 0x22
 8000918:	206a      	movs	r0, #106	@ 0x6a
 800091a:	f7ff fe21 	bl	8000560 <I2C1_MultiRead>
	data->gx = (uint16_t)(buf[1] << 8 | buf[0]);
 800091e:	7b7b      	ldrb	r3, [r7, #13]
 8000920:	021b      	lsls	r3, r3, #8
 8000922:	b21a      	sxth	r2, r3
 8000924:	7b3b      	ldrb	r3, [r7, #12]
 8000926:	b21b      	sxth	r3, r3
 8000928:	4313      	orrs	r3, r2
 800092a:	b21a      	sxth	r2, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	801a      	strh	r2, [r3, #0]
	data->gy = (uint16_t)(buf[3] << 8 | buf[2]);
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	021b      	lsls	r3, r3, #8
 8000934:	b21a      	sxth	r2, r3
 8000936:	7bbb      	ldrb	r3, [r7, #14]
 8000938:	b21b      	sxth	r3, r3
 800093a:	4313      	orrs	r3, r2
 800093c:	b21a      	sxth	r2, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	805a      	strh	r2, [r3, #2]
	data->gz = (uint16_t)(buf[5] << 8 | buf[4]);
 8000942:	7c7b      	ldrb	r3, [r7, #17]
 8000944:	021b      	lsls	r3, r3, #8
 8000946:	b21a      	sxth	r2, r3
 8000948:	7c3b      	ldrb	r3, [r7, #16]
 800094a:	b21b      	sxth	r3, r3
 800094c:	4313      	orrs	r3, r2
 800094e:	b21a      	sxth	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	809a      	strh	r2, [r3, #4]
	data->ax = (uint16_t)(buf[7] << 8 | buf[6]);
 8000954:	7cfb      	ldrb	r3, [r7, #19]
 8000956:	021b      	lsls	r3, r3, #8
 8000958:	b21a      	sxth	r2, r3
 800095a:	7cbb      	ldrb	r3, [r7, #18]
 800095c:	b21b      	sxth	r3, r3
 800095e:	4313      	orrs	r3, r2
 8000960:	b21a      	sxth	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	80da      	strh	r2, [r3, #6]
	data->ay = (uint16_t)(buf[9] << 8 | buf[8]);
 8000966:	7d7b      	ldrb	r3, [r7, #21]
 8000968:	021b      	lsls	r3, r3, #8
 800096a:	b21a      	sxth	r2, r3
 800096c:	7d3b      	ldrb	r3, [r7, #20]
 800096e:	b21b      	sxth	r3, r3
 8000970:	4313      	orrs	r3, r2
 8000972:	b21a      	sxth	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	811a      	strh	r2, [r3, #8]
	data->az = (uint16_t)(buf[11] << 8 | buf[10]);
 8000978:	7dfb      	ldrb	r3, [r7, #23]
 800097a:	021b      	lsls	r3, r3, #8
 800097c:	b21a      	sxth	r2, r3
 800097e:	7dbb      	ldrb	r3, [r7, #22]
 8000980:	b21b      	sxth	r3, r3
 8000982:	4313      	orrs	r3, r2
 8000984:	b21a      	sxth	r2, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	815a      	strh	r2, [r3, #10]
}
 800098a:	bf00      	nop
 800098c:	3718      	adds	r7, #24
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <USART2_Config>:
#include <Drivers/USART.h>
#include "stm32l476xx.h"
#include "Drivers/LSM6DS3.h"
#include "Drivers/I2C.h"

void USART2_Config(void) {
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
	//Port A already opened in TurretMotors_Config
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_USART2EN_Msk;
 8000998:	4b34      	ldr	r3, [pc, #208]	@ (8000a6c <USART2_Config+0xd8>)
 800099a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800099c:	4a33      	ldr	r2, [pc, #204]	@ (8000a6c <USART2_Config+0xd8>)
 800099e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80009a2:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN; //start APB1 timer (didnt need AHB1 to open APB1)
 80009a4:	4b31      	ldr	r3, [pc, #196]	@ (8000a6c <USART2_Config+0xd8>)
 80009a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a8:	4a30      	ldr	r2, [pc, #192]	@ (8000a6c <USART2_Config+0xd8>)
 80009aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ae:	6593      	str	r3, [r2, #88]	@ 0x58
	//tmpreg = RCC->APB1ENR1;
	//UNUSED(tmpreg);

	GPIOA->MODER &= ~GPIO_MODER_MODE2_Msk; //keep in mind the reset value is 11, so need to BIC the mask first
 80009b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80009be:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE2_1; //PA_2 (TX) 10 Alternate function
 80009c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009ca:	f043 0320 	orr.w	r3, r3, #32
 80009ce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~GPIO_MODER_MODE3_Msk;
 80009d0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009da:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80009de:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE3_1; //PA_3 (RX) 10 Alternate function
 80009e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009ee:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] &= ~((0xFUL << 8U)|(0xFUL << 12U));
 80009f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009f4:	6a1b      	ldr	r3, [r3, #32]
 80009f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80009fe:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((0x7UL << 8U)|(0x7UL << 12U)); //Alternate function 0111 (USART2) for PA_2 and Alternate function 0111 (USART2) for PA_3
 8000a00:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000a04:	6a1b      	ldr	r3, [r3, #32]
 8000a06:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000a0a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000a0e:	6213      	str	r3, [r2, #32]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD2_Msk | GPIO_PUPDR_PUPD3_Msk);
 8000a10:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000a1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000a1e:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPD3_0; //Only pull up RX, because UART TX pins are by default set high by hardware
 8000a20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a2e:	60d3      	str	r3, [r2, #12]
	//USART2->CR1 |= USART_CR1_PS; //parity 0 even, 1 odd. This field only written when USART disabled
	//USART2->CR1 &= ~USART_CR1_M1; //I want M[1:0] to be 00: 1 Start bit, 8 data bits, n stop bits (reset value)
	//USART2->CR1 &= ~USART_CR1_M0; (reset value)
	//USART2->CR2 &= ~USART_CR2_STOP; //set n stop bits to 1 stop bit (also, keep in mind 0 for all of these are default) im just setting these here for learning reasons (reset value)

	USART2->CR1 &= ~USART_CR1_UE;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <USART2_Config+0xdc>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a0e      	ldr	r2, [pc, #56]	@ (8000a70 <USART2_Config+0xdc>)
 8000a36:	f023 0301 	bic.w	r3, r3, #1
 8000a3a:	6013      	str	r3, [r2, #0]
	RCC->CCIPR |= RCC_CCIPR_USART2SEL_1; //HSI 16 MHz
 8000a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <USART2_Config+0xd8>)
 8000a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a42:	4a0a      	ldr	r2, [pc, #40]	@ (8000a6c <USART2_Config+0xd8>)
 8000a44:	f043 0308 	orr.w	r3, r3, #8
 8000a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	USART2->BRR = 16000000 / 9600; //16MHz/9600 baud = 1666. change the rest of these commentsUART frame is 1 bit every 694.4 APB1 clock cycles
 8000a4c:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <USART2_Config+0xdc>)
 8000a4e:	f240 6282 	movw	r2, #1666	@ 0x682
 8000a52:	60da      	str	r2, [r3, #12]
								  //we set M[1:0] as 00 so 1 start bit, 8 data bits, and 1 end bit. 10 x 694.4 is 6944 clock cycles per word
							      //if 80MHz that mean each uart bit is 12.5 nano seconds, so word takes 125 nano seconds, 8 million bytes per second at that rate, which by the way i think my math is off, thats higher than what uart can max on.

	USART2->CR1 |= (
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <USART2_Config+0xdc>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a05      	ldr	r2, [pc, #20]	@ (8000a70 <USART2_Config+0xdc>)
 8000a5a:	f043 030d 	orr.w	r3, r3, #13
 8000a5e:	6013      	str	r3, [r2, #0]
			//USART_CR1_RXNEIE | //allow RXNE interrupts in USART2
			USART_CR1_UE); //enable usart2. This is last because other USART2 stuff needs to configure first
						   //also keep in mind, bit 28 M1 word length default at 0, 1 start bit, 8 data bits, n stop bits.

	//NVIC_SetIRQ(USART2_IRQn); //set up NVIC to allow USART2 interrupts. Now the hardware takes over so whenever RDR has data, the hardware will trigger the interrupt handler
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	40004400 	.word	0x40004400

08000a74 <USART2_Print>:

void USART2_Print(uint8_t *val){
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	while(!(USART2->ISR & USART_ISR_TXE));
 8000a7c:	bf00      	nop
 8000a7e:	4b08      	ldr	r3, [pc, #32]	@ (8000aa0 <USART2_Print+0x2c>)
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d0f9      	beq.n	8000a7e <USART2_Print+0xa>
	USART2->TDR = *val;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <USART2_Print+0x2c>)
 8000a90:	629a      	str	r2, [r3, #40]	@ 0x28


	//will need USART_ISR_TC when its time to disable usart. TC obly used for when line fully idle
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40004400 	.word	0x40004400

08000aa4 <USART2_StringPrint>:

void USART2_StringPrint(const char *s) //remember that strings are const char[] arrarys, and array decays into pointers, so we can do USART2_Print2
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    while (*s) {
 8000aac:	e00c      	b.n	8000ac8 <USART2_StringPrint+0x24>
        while(!(USART2->ISR & USART_ISR_TXE)) {}
 8000aae:	bf00      	nop
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <USART2_StringPrint+0x3c>)
 8000ab2:	69db      	ldr	r3, [r3, #28]
 8000ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d0f9      	beq.n	8000ab0 <USART2_StringPrint+0xc>
        USART2->TDR = *s++;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	607a      	str	r2, [r7, #4]
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <USART2_StringPrint+0x3c>)
 8000ac6:	629a      	str	r2, [r3, #40]	@ 0x28
    while (*s) {
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1ee      	bne.n	8000aae <USART2_StringPrint+0xa>
    }
}
 8000ad0:	bf00      	nop
 8000ad2:	bf00      	nop
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40004400 	.word	0x40004400

08000ae4 <vApplicationStackOverflowHook>:
#include "FreeRTOS.h"
#include "task.h"
#include "stm32l4xx_hal.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	6039      	str	r1, [r7, #0]
    (void)xTask;
    (void)pcTaskName;
    for (;;);
 8000aee:	bf00      	nop
 8000af0:	e7fd      	b.n	8000aee <vApplicationStackOverflowHook+0xa>

08000af2 <vApplicationTickHook>:
}

void vApplicationTickHook(void) {
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000af6:	f000 fb09 	bl	800110c <HAL_IncTick>
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <main>:
void vHeartbeat(void *pvParameters);
void vIMURead();//void *pvParameters);

//static LSM6DS3_Sample IMU_Sample;

int main(void){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
  USART2_StringPrint("Hello World");
 8000b06:	480f      	ldr	r0, [pc, #60]	@ (8000b44 <main+0x44>)
 8000b08:	f7ff ffcc 	bl	8000aa4 <USART2_StringPrint>
  HAL_Init(); //Necessary for now
 8000b0c:	f000 faa9 	bl	8001062 <HAL_Init>
  SystemClock_Config();
 8000b10:	f000 f932 	bl	8000d78 <SystemClock_Config>
  USART2_StringPrint("HAL initialized and Clock configed");
 8000b14:	480c      	ldr	r0, [pc, #48]	@ (8000b48 <main+0x48>)
 8000b16:	f7ff ffc5 	bl	8000aa4 <USART2_StringPrint>
  GPIOPortConfig();
 8000b1a:	f000 f907 	bl	8000d2c <GPIOPortConfig>
  USART2_Config();
 8000b1e:	f7ff ff39 	bl	8000994 <USART2_Config>
  I2C1_Config();
 8000b22:	f7ff fe25 	bl	8000770 <I2C1_Config>
  LSM6DS3_Init();
 8000b26:	f7ff fec5 	bl	80008b4 <LSM6DS3_Init>
  uint8_t test = 5;
 8000b2a:	2305      	movs	r3, #5
 8000b2c:	70fb      	strb	r3, [r7, #3]
  uint8_t *n = &test;
 8000b2e:	1cfb      	adds	r3, r7, #3
 8000b30:	607b      	str	r3, [r7, #4]
  USART2_Print(n);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff ff9e 	bl	8000a74 <USART2_Print>


  prvCreateTasks();
 8000b38:	f000 f808 	bl	8000b4c <prvCreateTasks>
  vTaskStartScheduler(); //Actually runs rtos
 8000b3c:	f001 ff88 	bl	8002a50 <vTaskStartScheduler>

  for(;;);
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <main+0x40>
 8000b44:	080040f0 	.word	0x080040f0
 8000b48:	080040fc 	.word	0x080040fc

08000b4c <prvCreateTasks>:
}

static void prvCreateTasks(void){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af02      	add	r7, sp, #8
	static uint32_t rate = 500; //Static variables dont live on stack, they get permanent address in .data or .bss section that persists for the whole program
	xTaskCreate(vHeartbeat, "Heartbeat", 128, (void*)&rate, 1, NULL);
 8000b52:	2300      	movs	r3, #0
 8000b54:	9301      	str	r3, [sp, #4]
 8000b56:	2301      	movs	r3, #1
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <prvCreateTasks+0x38>)
 8000b5c:	2280      	movs	r2, #128	@ 0x80
 8000b5e:	490a      	ldr	r1, [pc, #40]	@ (8000b88 <prvCreateTasks+0x3c>)
 8000b60:	480a      	ldr	r0, [pc, #40]	@ (8000b8c <prvCreateTasks+0x40>)
 8000b62:	f001 fdd3 	bl	800270c <xTaskCreate>
	xTaskCreate(vIMURead, "IMURead", 1024, NULL, 2, NULL);
 8000b66:	2300      	movs	r3, #0
 8000b68:	9301      	str	r3, [sp, #4]
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b74:	4906      	ldr	r1, [pc, #24]	@ (8000b90 <prvCreateTasks+0x44>)
 8000b76:	4807      	ldr	r0, [pc, #28]	@ (8000b94 <prvCreateTasks+0x48>)
 8000b78:	f001 fdc8 	bl	800270c <xTaskCreate>
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000
 8000b88:	08004120 	.word	0x08004120
 8000b8c:	08000b99 	.word	0x08000b99
 8000b90:	0800412c 	.word	0x0800412c
 8000b94:	08000cdd 	.word	0x08000cdd

08000b98 <vHeartbeat>:

void vHeartbeat(void *pvParameters){
 8000b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b9c:	b08a      	sub	sp, #40	@ 0x28
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	61f8      	str	r0, [r7, #28]
	uint32_t *rate = (uint32_t*)pvParameters;
 8000ba2:	69fb      	ldr	r3, [r7, #28]
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24

	for(;;){
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 8000ba6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000baa:	695b      	ldr	r3, [r3, #20]
 8000bac:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bb4:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	469a      	mov	sl, r3
 8000bbe:	4693      	mov	fp, r2
 8000bc0:	4652      	mov	r2, sl
 8000bc2:	465b      	mov	r3, fp
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	f04f 0100 	mov.w	r1, #0
 8000bcc:	0159      	lsls	r1, r3, #5
 8000bce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000bd2:	0150      	lsls	r0, r2, #5
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	ebb2 040a 	subs.w	r4, r2, sl
 8000bdc:	eb63 050b 	sbc.w	r5, r3, fp
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	00ab      	lsls	r3, r5, #2
 8000bea:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8000bee:	00a2      	lsls	r2, r4, #2
 8000bf0:	4614      	mov	r4, r2
 8000bf2:	461d      	mov	r5, r3
 8000bf4:	eb14 030a 	adds.w	r3, r4, sl
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	eb45 030b 	adc.w	r3, r5, fp
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	f04f 0200 	mov.w	r2, #0
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	68f9      	ldr	r1, [r7, #12]
 8000c0a:	00cb      	lsls	r3, r1, #3
 8000c0c:	68b9      	ldr	r1, [r7, #8]
 8000c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000c12:	68b9      	ldr	r1, [r7, #8]
 8000c14:	00ca      	lsls	r2, r1, #3
 8000c16:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8000c1a:	4610      	mov	r0, r2
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c22:	f04f 0300 	mov.w	r3, #0
 8000c26:	f7ff fb23 	bl	8000270 <__aeabi_uldivmod>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	4613      	mov	r3, r2
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fe93 	bl	800295c <vTaskDelay>
		GPIOA->ODR &= ~GPIO_ODR_OD8; //Turn off
 8000c36:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000c3a:	695b      	ldr	r3, [r3, #20]
 8000c3c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000c40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c44:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 8000c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	617a      	str	r2, [r7, #20]
 8000c50:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	f04f 0100 	mov.w	r1, #0
 8000c5c:	0159      	lsls	r1, r3, #5
 8000c5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000c62:	0150      	lsls	r0, r2, #5
 8000c64:	4602      	mov	r2, r0
 8000c66:	460b      	mov	r3, r1
 8000c68:	6939      	ldr	r1, [r7, #16]
 8000c6a:	ebb2 0801 	subs.w	r8, r2, r1
 8000c6e:	6979      	ldr	r1, [r7, #20]
 8000c70:	eb63 0901 	sbc.w	r9, r3, r1
 8000c74:	f04f 0200 	mov.w	r2, #0
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8000c80:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8000c84:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8000c88:	4690      	mov	r8, r2
 8000c8a:	4699      	mov	r9, r3
 8000c8c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8000c90:	460b      	mov	r3, r1
 8000c92:	eb18 0303 	adds.w	r3, r8, r3
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	eb49 0303 	adc.w	r3, r9, r3
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	f04f 0200 	mov.w	r2, #0
 8000ca4:	f04f 0300 	mov.w	r3, #0
 8000ca8:	6879      	ldr	r1, [r7, #4]
 8000caa:	00cb      	lsls	r3, r1, #3
 8000cac:	6839      	ldr	r1, [r7, #0]
 8000cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000cb2:	6839      	ldr	r1, [r7, #0]
 8000cb4:	00ca      	lsls	r2, r1, #3
 8000cb6:	e9c7 2300 	strd	r2, r3, [r7]
 8000cba:	4610      	mov	r0, r2
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cc2:	f04f 0300 	mov.w	r3, #0
 8000cc6:	f7ff fad3 	bl	8000270 <__aeabi_uldivmod>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	460b      	mov	r3, r1
 8000cce:	4613      	mov	r3, r2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 fe43 	bl	800295c <vTaskDelay>
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 8000cd6:	bf00      	nop
 8000cd8:	e765      	b.n	8000ba6 <vHeartbeat+0xe>
	...

08000cdc <vIMURead>:
	}
}

void vIMURead(void *pvParameters){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	LSM6DS3_Sample IMU_Sample;

	for(;;){
		LSM6DS3_GyroAccelRead(&IMU_Sample);
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fe0d 	bl	8000908 <LSM6DS3_GyroAccelRead>
		printf("Gyro: gx=%d gy=%d gz=%d", IMU_Sample.gx, IMU_Sample.gy, IMU_Sample.gz);
 8000cee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000cfe:	4809      	ldr	r0, [pc, #36]	@ (8000d24 <vIMURead+0x48>)
 8000d00:	f002 fb56 	bl	80033b0 <iprintf>
		printf("Accel: ax=%d ay=%d az=%d", IMU_Sample.ax, IMU_Sample.ay, IMU_Sample.az);
 8000d04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <vIMURead+0x4c>)
 8000d16:	f002 fb4b 	bl	80033b0 <iprintf>
		vTaskDelay(pdMS_TO_TICKS(50));
 8000d1a:	2032      	movs	r0, #50	@ 0x32
 8000d1c:	f001 fe1e 	bl	800295c <vTaskDelay>
		LSM6DS3_GyroAccelRead(&IMU_Sample);
 8000d20:	bf00      	nop
 8000d22:	e7df      	b.n	8000ce4 <vIMURead+0x8>
 8000d24:	08004134 	.word	0x08004134
 8000d28:	0800414c 	.word	0x0800414c

08000d2c <GPIOPortConfig>:
	}
}

void GPIOPortConfig(void){
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
	volatile uint32_t tmpreg;

	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; //Turn on clock for AHB2 bus
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <GPIOPortConfig+0x48>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	4a0f      	ldr	r2, [pc, #60]	@ (8000d74 <GPIOPortConfig+0x48>)
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <GPIOPortConfig+0x48>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	607b      	str	r3, [r7, #4]
	UNUSED(tmpreg);
 8000d44:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER &= ~GPIO_MODER_MODE8_Msk; //The starting value of MODER is like 111111111111111111111 so you need to mask to make sure the register you want is primed to set value
 8000d46:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d50:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000d54:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE8_0; //General output
 8000d56:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d64:	6013      	str	r3, [r2, #0]
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40021000 	.word	0x40021000

08000d78 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b096      	sub	sp, #88	@ 0x58
 8000d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	2244      	movs	r2, #68	@ 0x44
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f002 fb67 	bl	800345a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]
 8000d94:	609a      	str	r2, [r3, #8]
 8000d96:	60da      	str	r2, [r3, #12]
 8000d98:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d9e:	f000 fac9 	bl	8001334 <HAL_PWREx_ControlVoltageScaling>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000da8:	f000 f838 	bl	8000e1c <Error_Handler>
  }

  // Enable MSI and the PLL for 80MHz
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000dac:	2310      	movs	r3, #16
 8000dae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000db0:	2301      	movs	r3, #1
 8000db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_7; // Set to 8MHz. CubeIDE defaults project to RCC_CR_MSIRANGE_6 (4MHz). Internal RC oscillator (MSI) tops out at 48MHz.
 8000db8:	2370      	movs	r3, #112	@ 0x70
 8000dba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1; // 8MHz / 1 = 8MHz input to PLL
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20; // 8MHz * 20 = 160MHz VCO
 8000dc8:	2314      	movs	r3, #20
 8000dca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2; // 160MHz / 2 = 80MHz output
 8000dcc:	2302      	movs	r3, #2
 8000dce:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000dd0:	2307      	movs	r3, #7
 8000dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000dd4:	2304      	movs	r3, #4
 8000dd6:	653b      	str	r3, [r7, #80]	@ 0x50

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f000 faff 	bl	80013e0 <HAL_RCC_OscConfig>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000de8:	f000 f818 	bl	8000e1c <Error_Handler>
  }

  // Set clocks for 80MHz
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000dec:	230f      	movs	r3, #15
 8000dee:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // Went from MSI to PLLCLK
 8000df0:	2303      	movs	r3, #3
 8000df2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) // As RCC_MSIRANGE_X goes higher, you need to increase this. 4 wait states for 80MHz because at that speed CPU much faster than flash memory can keep up with, so have it wait
 8000e00:	463b      	mov	r3, r7
 8000e02:	2104      	movs	r1, #4
 8000e04:	4618      	mov	r0, r3
 8000e06:	f000 fec7 	bl	8001b98 <HAL_RCC_ClockConfig>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000e10:	f000 f804 	bl	8000e1c <Error_Handler>
  }
}
 8000e14:	bf00      	nop
 8000e16:	3758      	adds	r7, #88	@ 0x58
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <Error_Handler>:

void Error_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e20:	b672      	cpsid	i
}
 8000e22:	bf00      	nop
  __disable_irq();
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <Error_Handler+0x8>

08000e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e32:	4a0e      	ldr	r2, [pc, #56]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e4a:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_MspInit+0x44>)
 8000e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5a:	603b      	str	r3, [r7, #0]
 8000e5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	40021000 	.word	0x40021000

08000e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <NMI_Handler+0x4>

08000e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <HardFault_Handler+0x4>

08000e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <MemManage_Handler+0x4>

08000e88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <BusFault_Handler+0x4>

08000e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <UsageFault_Handler+0x4>

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b086      	sub	sp, #24
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	60f8      	str	r0, [r7, #12]
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	e00a      	b.n	8000ece <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eb8:	f3af 8000 	nop.w
 8000ebc:	4601      	mov	r1, r0
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	60ba      	str	r2, [r7, #8]
 8000ec4:	b2ca      	uxtb	r2, r1
 8000ec6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	697a      	ldr	r2, [r7, #20]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	dbf0      	blt.n	8000eb8 <_read+0x12>
  }

  return len;
 8000ed6:	687b      	ldr	r3, [r7, #4]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	e009      	b.n	8000f06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	60ba      	str	r2, [r7, #8]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	3301      	adds	r3, #1
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	697a      	ldr	r2, [r7, #20]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	dbf1      	blt.n	8000ef2 <_write+0x12>
  }
  return len;
 8000f0e:	687b      	ldr	r3, [r7, #4]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3718      	adds	r7, #24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <_close>:

int _close(int file)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f40:	605a      	str	r2, [r3, #4]
  return 0;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <_isatty>:

int _isatty(int file)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f58:	2301      	movs	r3, #1
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b085      	sub	sp, #20
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f88:	4a14      	ldr	r2, [pc, #80]	@ (8000fdc <_sbrk+0x5c>)
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <_sbrk+0x60>)
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f94:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <_sbrk+0x64>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d102      	bne.n	8000fa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <_sbrk+0x64>)
 8000f9e:	4a12      	ldr	r2, [pc, #72]	@ (8000fe8 <_sbrk+0x68>)
 8000fa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fa2:	4b10      	ldr	r3, [pc, #64]	@ (8000fe4 <_sbrk+0x64>)
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4413      	add	r3, r2
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d207      	bcs.n	8000fc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fb0:	f002 faa2 	bl	80034f8 <__errno>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	220c      	movs	r2, #12
 8000fb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fba:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbe:	e009      	b.n	8000fd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fc0:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <_sbrk+0x64>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fc6:	4b07      	ldr	r3, [pc, #28]	@ (8000fe4 <_sbrk+0x64>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	4a05      	ldr	r2, [pc, #20]	@ (8000fe4 <_sbrk+0x64>)
 8000fd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	20018000 	.word	0x20018000
 8000fe0:	00000400 	.word	0x00000400
 8000fe4:	20000094 	.word	0x20000094
 8000fe8:	20003f08 	.word	0x20003f08

08000fec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ff0:	4b06      	ldr	r3, [pc, #24]	@ (800100c <SystemInit+0x20>)
 8000ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ff6:	4a05      	ldr	r2, [pc, #20]	@ (800100c <SystemInit+0x20>)
 8000ff8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ffc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001010:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001048 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001014:	f7ff ffea 	bl	8000fec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001018:	480c      	ldr	r0, [pc, #48]	@ (800104c <LoopForever+0x6>)
  ldr r1, =_edata
 800101a:	490d      	ldr	r1, [pc, #52]	@ (8001050 <LoopForever+0xa>)
  ldr r2, =_sidata
 800101c:	4a0d      	ldr	r2, [pc, #52]	@ (8001054 <LoopForever+0xe>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001020:	e002      	b.n	8001028 <LoopCopyDataInit>

08001022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001026:	3304      	adds	r3, #4

08001028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800102c:	d3f9      	bcc.n	8001022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102e:	4a0a      	ldr	r2, [pc, #40]	@ (8001058 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001030:	4c0a      	ldr	r4, [pc, #40]	@ (800105c <LoopForever+0x16>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001034:	e001      	b.n	800103a <LoopFillZerobss>

08001036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001038:	3204      	adds	r2, #4

0800103a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800103c:	d3fb      	bcc.n	8001036 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800103e:	f002 fa61 	bl	8003504 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001042:	f7ff fd5d 	bl	8000b00 <main>

08001046 <LoopForever>:

LoopForever:
    b LoopForever
 8001046:	e7fe      	b.n	8001046 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001048:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800104c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001050:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001054:	080041f4 	.word	0x080041f4
  ldr r2, =_sbss
 8001058:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800105c:	20003f08 	.word	0x20003f08

08001060 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001060:	e7fe      	b.n	8001060 <ADC1_2_IRQHandler>

08001062 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800106c:	2003      	movs	r0, #3
 800106e:	f000 f91f 	bl	80012b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001072:	200f      	movs	r0, #15
 8001074:	f000 f80e 	bl	8001094 <HAL_InitTick>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d002      	beq.n	8001084 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	71fb      	strb	r3, [r7, #7]
 8001082:	e001      	b.n	8001088 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001084:	f7ff fed0 	bl	8000e28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001088:	79fb      	ldrb	r3, [r7, #7]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010a0:	4b17      	ldr	r3, [pc, #92]	@ (8001100 <HAL_InitTick+0x6c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d023      	beq.n	80010f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010a8:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <HAL_InitTick+0x70>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <HAL_InitTick+0x6c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4619      	mov	r1, r3
 80010b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 f91d 	bl	80012fe <HAL_SYSTICK_Config>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d10f      	bne.n	80010ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2b0f      	cmp	r3, #15
 80010ce:	d809      	bhi.n	80010e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d0:	2200      	movs	r2, #0
 80010d2:	6879      	ldr	r1, [r7, #4]
 80010d4:	f04f 30ff 	mov.w	r0, #4294967295
 80010d8:	f000 f8f5 	bl	80012c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <HAL_InitTick+0x74>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	e007      	b.n	80010f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
 80010e8:	e004      	b.n	80010f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	73fb      	strb	r3, [r7, #15]
 80010ee:	e001      	b.n	80010f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000000c 	.word	0x2000000c
 8001104:	20000004 	.word	0x20000004
 8001108:	20000008 	.word	0x20000008

0800110c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_IncTick+0x20>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <HAL_IncTick+0x24>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4413      	add	r3, r2
 800111c:	4a04      	ldr	r2, [pc, #16]	@ (8001130 <HAL_IncTick+0x24>)
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	2000000c 	.word	0x2000000c
 8001130:	20000098 	.word	0x20000098

08001134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return uwTick;
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <HAL_GetTick+0x14>)
 800113a:	681b      	ldr	r3, [r3, #0]
}
 800113c:	4618      	mov	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000098 	.word	0x20000098

0800114c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800115c:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001168:	4013      	ands	r3, r2
 800116a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001174:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800117c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800117e:	4a04      	ldr	r2, [pc, #16]	@ (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	60d3      	str	r3, [r2, #12]
}
 8001184:	bf00      	nop
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001198:	4b04      	ldr	r3, [pc, #16]	@ (80011ac <__NVIC_GetPriorityGrouping+0x18>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	f003 0307 	and.w	r3, r3, #7
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db0a      	blt.n	80011da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	490c      	ldr	r1, [pc, #48]	@ (80011fc <__NVIC_SetPriority+0x4c>)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	440b      	add	r3, r1
 80011d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d8:	e00a      	b.n	80011f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4908      	ldr	r1, [pc, #32]	@ (8001200 <__NVIC_SetPriority+0x50>)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	3b04      	subs	r3, #4
 80011e8:	0112      	lsls	r2, r2, #4
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	440b      	add	r3, r1
 80011ee:	761a      	strb	r2, [r3, #24]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000e100 	.word	0xe000e100
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001204:	b480      	push	{r7}
 8001206:	b089      	sub	sp, #36	@ 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	f1c3 0307 	rsb	r3, r3, #7
 800121e:	2b04      	cmp	r3, #4
 8001220:	bf28      	it	cs
 8001222:	2304      	movcs	r3, #4
 8001224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3304      	adds	r3, #4
 800122a:	2b06      	cmp	r3, #6
 800122c:	d902      	bls.n	8001234 <NVIC_EncodePriority+0x30>
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3b03      	subs	r3, #3
 8001232:	e000      	b.n	8001236 <NVIC_EncodePriority+0x32>
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	f04f 32ff 	mov.w	r2, #4294967295
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43da      	mvns	r2, r3
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	401a      	ands	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800124c:	f04f 31ff 	mov.w	r1, #4294967295
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	fa01 f303 	lsl.w	r3, r1, r3
 8001256:	43d9      	mvns	r1, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	4313      	orrs	r3, r2
         );
}
 800125e:	4618      	mov	r0, r3
 8001260:	3724      	adds	r7, #36	@ 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
	...

0800126c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3b01      	subs	r3, #1
 8001278:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800127c:	d301      	bcc.n	8001282 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800127e:	2301      	movs	r3, #1
 8001280:	e00f      	b.n	80012a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <SysTick_Config+0x40>)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800128a:	210f      	movs	r1, #15
 800128c:	f04f 30ff 	mov.w	r0, #4294967295
 8001290:	f7ff ff8e 	bl	80011b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SysTick_Config+0x40>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SysTick_Config+0x40>)
 800129c:	2207      	movs	r2, #7
 800129e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ff47 	bl	800114c <__NVIC_SetPriorityGrouping>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b086      	sub	sp, #24
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	60b9      	str	r1, [r7, #8]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012d8:	f7ff ff5c 	bl	8001194 <__NVIC_GetPriorityGrouping>
 80012dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	68b9      	ldr	r1, [r7, #8]
 80012e2:	6978      	ldr	r0, [r7, #20]
 80012e4:	f7ff ff8e 	bl	8001204 <NVIC_EncodePriority>
 80012e8:	4602      	mov	r2, r0
 80012ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff5d 	bl	80011b0 <__NVIC_SetPriority>
}
 80012f6:	bf00      	nop
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffb0 	bl	800126c <SysTick_Config>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800131c:	4b04      	ldr	r3, [pc, #16]	@ (8001330 <HAL_PWREx_GetVoltageRange+0x18>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40007000 	.word	0x40007000

08001334 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001342:	d130      	bne.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001344:	4b23      	ldr	r3, [pc, #140]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800134c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001350:	d038      	beq.n	80013c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001352:	4b20      	ldr	r3, [pc, #128]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800135a:	4a1e      	ldr	r2, [pc, #120]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800135c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001360:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001362:	4b1d      	ldr	r3, [pc, #116]	@ (80013d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2232      	movs	r2, #50	@ 0x32
 8001368:	fb02 f303 	mul.w	r3, r2, r3
 800136c:	4a1b      	ldr	r2, [pc, #108]	@ (80013dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800136e:	fba2 2303 	umull	r2, r3, r2, r3
 8001372:	0c9b      	lsrs	r3, r3, #18
 8001374:	3301      	adds	r3, #1
 8001376:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001378:	e002      	b.n	8001380 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	3b01      	subs	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800138c:	d102      	bne.n	8001394 <HAL_PWREx_ControlVoltageScaling+0x60>
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f2      	bne.n	800137a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001394:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001396:	695b      	ldr	r3, [r3, #20]
 8001398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800139c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013a0:	d110      	bne.n	80013c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e00f      	b.n	80013c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80013a6:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013b2:	d007      	beq.n	80013c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013b4:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013bc:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3714      	adds	r7, #20
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40007000 	.word	0x40007000
 80013d8:	20000004 	.word	0x20000004
 80013dc:	431bde83 	.word	0x431bde83

080013e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e3ca      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013f2:	4b97      	ldr	r3, [pc, #604]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013fc:	4b94      	ldr	r3, [pc, #592]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	f003 0303 	and.w	r3, r3, #3
 8001404:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0310 	and.w	r3, r3, #16
 800140e:	2b00      	cmp	r3, #0
 8001410:	f000 80e4 	beq.w	80015dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d007      	beq.n	800142a <HAL_RCC_OscConfig+0x4a>
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	2b0c      	cmp	r3, #12
 800141e:	f040 808b 	bne.w	8001538 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	2b01      	cmp	r3, #1
 8001426:	f040 8087 	bne.w	8001538 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800142a:	4b89      	ldr	r3, [pc, #548]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d005      	beq.n	8001442 <HAL_RCC_OscConfig+0x62>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e3a2      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a1a      	ldr	r2, [r3, #32]
 8001446:	4b82      	ldr	r3, [pc, #520]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d004      	beq.n	800145c <HAL_RCC_OscConfig+0x7c>
 8001452:	4b7f      	ldr	r3, [pc, #508]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800145a:	e005      	b.n	8001468 <HAL_RCC_OscConfig+0x88>
 800145c:	4b7c      	ldr	r3, [pc, #496]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800145e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001462:	091b      	lsrs	r3, r3, #4
 8001464:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001468:	4293      	cmp	r3, r2
 800146a:	d223      	bcs.n	80014b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fd1d 	bl	8001eb0 <RCC_SetFlashLatencyFromMSIRange>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e383      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001480:	4b73      	ldr	r3, [pc, #460]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a72      	ldr	r2, [pc, #456]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001486:	f043 0308 	orr.w	r3, r3, #8
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4b70      	ldr	r3, [pc, #448]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	496d      	ldr	r1, [pc, #436]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800149a:	4313      	orrs	r3, r2
 800149c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800149e:	4b6c      	ldr	r3, [pc, #432]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	4968      	ldr	r1, [pc, #416]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	604b      	str	r3, [r1, #4]
 80014b2:	e025      	b.n	8001500 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014b4:	4b66      	ldr	r3, [pc, #408]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a65      	ldr	r2, [pc, #404]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014ba:	f043 0308 	orr.w	r3, r3, #8
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	4b63      	ldr	r3, [pc, #396]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a1b      	ldr	r3, [r3, #32]
 80014cc:	4960      	ldr	r1, [pc, #384]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014ce:	4313      	orrs	r3, r2
 80014d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	495b      	ldr	r1, [pc, #364]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d109      	bne.n	8001500 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fcdd 	bl	8001eb0 <RCC_SetFlashLatencyFromMSIRange>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e343      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001500:	f000 fc4a 	bl	8001d98 <HAL_RCC_GetSysClockFreq>
 8001504:	4602      	mov	r2, r0
 8001506:	4b52      	ldr	r3, [pc, #328]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	091b      	lsrs	r3, r3, #4
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	4950      	ldr	r1, [pc, #320]	@ (8001654 <HAL_RCC_OscConfig+0x274>)
 8001512:	5ccb      	ldrb	r3, [r1, r3]
 8001514:	f003 031f 	and.w	r3, r3, #31
 8001518:	fa22 f303 	lsr.w	r3, r2, r3
 800151c:	4a4e      	ldr	r2, [pc, #312]	@ (8001658 <HAL_RCC_OscConfig+0x278>)
 800151e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001520:	4b4e      	ldr	r3, [pc, #312]	@ (800165c <HAL_RCC_OscConfig+0x27c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fdb5 	bl	8001094 <HAL_InitTick>
 800152a:	4603      	mov	r3, r0
 800152c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d052      	beq.n	80015da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	e327      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d032      	beq.n	80015a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001540:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a42      	ldr	r2, [pc, #264]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800154c:	f7ff fdf2 	bl	8001134 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001554:	f7ff fdee 	bl	8001134 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e310      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001566:	4b3a      	ldr	r3, [pc, #232]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001572:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a36      	ldr	r2, [pc, #216]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001578:	f043 0308 	orr.w	r3, r3, #8
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a1b      	ldr	r3, [r3, #32]
 800158a:	4931      	ldr	r1, [pc, #196]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800158c:	4313      	orrs	r3, r2
 800158e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001590:	4b2f      	ldr	r3, [pc, #188]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	492c      	ldr	r1, [pc, #176]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
 80015a4:	e01a      	b.n	80015dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a29      	ldr	r2, [pc, #164]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80015ac:	f023 0301 	bic.w	r3, r3, #1
 80015b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015b2:	f7ff fdbf 	bl	8001134 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015ba:	f7ff fdbb 	bl	8001134 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e2dd      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015cc:	4b20      	ldr	r3, [pc, #128]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0x1da>
 80015d8:	e000      	b.n	80015dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d074      	beq.n	80016d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d005      	beq.n	80015fa <HAL_RCC_OscConfig+0x21a>
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2b0c      	cmp	r3, #12
 80015f2:	d10e      	bne.n	8001612 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d10b      	bne.n	8001612 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d064      	beq.n	80016d0 <HAL_RCC_OscConfig+0x2f0>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d160      	bne.n	80016d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e2ba      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800161a:	d106      	bne.n	800162a <HAL_RCC_OscConfig+0x24a>
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a0b      	ldr	r2, [pc, #44]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001626:	6013      	str	r3, [r2, #0]
 8001628:	e026      	b.n	8001678 <HAL_RCC_OscConfig+0x298>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001632:	d115      	bne.n	8001660 <HAL_RCC_OscConfig+0x280>
 8001634:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a05      	ldr	r2, [pc, #20]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 800163a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a02      	ldr	r2, [pc, #8]	@ (8001650 <HAL_RCC_OscConfig+0x270>)
 8001646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800164a:	6013      	str	r3, [r2, #0]
 800164c:	e014      	b.n	8001678 <HAL_RCC_OscConfig+0x298>
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000
 8001654:	08004170 	.word	0x08004170
 8001658:	20000004 	.word	0x20000004
 800165c:	20000008 	.word	0x20000008
 8001660:	4ba0      	ldr	r3, [pc, #640]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a9f      	ldr	r2, [pc, #636]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4b9d      	ldr	r3, [pc, #628]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a9c      	ldr	r2, [pc, #624]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d013      	beq.n	80016a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001680:	f7ff fd58 	bl	8001134 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001688:	f7ff fd54 	bl	8001134 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b64      	cmp	r3, #100	@ 0x64
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e276      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800169a:	4b92      	ldr	r3, [pc, #584]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x2a8>
 80016a6:	e014      	b.n	80016d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a8:	f7ff fd44 	bl	8001134 <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b0:	f7ff fd40 	bl	8001134 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b64      	cmp	r3, #100	@ 0x64
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e262      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016c2:	4b88      	ldr	r3, [pc, #544]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f0      	bne.n	80016b0 <HAL_RCC_OscConfig+0x2d0>
 80016ce:	e000      	b.n	80016d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d060      	beq.n	80017a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_OscConfig+0x310>
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	d119      	bne.n	800171e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d116      	bne.n	800171e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016f0:	4b7c      	ldr	r3, [pc, #496]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_OscConfig+0x328>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e23f      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001708:	4b76      	ldr	r3, [pc, #472]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	061b      	lsls	r3, r3, #24
 8001716:	4973      	ldr	r1, [pc, #460]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171c:	e040      	b.n	80017a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d023      	beq.n	800176e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001726:	4b6f      	ldr	r3, [pc, #444]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a6e      	ldr	r2, [pc, #440]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800172c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001732:	f7ff fcff 	bl	8001134 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800173a:	f7ff fcfb 	bl	8001134 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e21d      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800174c:	4b65      	ldr	r3, [pc, #404]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001754:	2b00      	cmp	r3, #0
 8001756:	d0f0      	beq.n	800173a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001758:	4b62      	ldr	r3, [pc, #392]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	061b      	lsls	r3, r3, #24
 8001766:	495f      	ldr	r1, [pc, #380]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
 800176c:	e018      	b.n	80017a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800176e:	4b5d      	ldr	r3, [pc, #372]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a5c      	ldr	r2, [pc, #368]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177a:	f7ff fcdb 	bl	8001134 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001782:	f7ff fcd7 	bl	8001134 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e1f9      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001794:	4b53      	ldr	r3, [pc, #332]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1f0      	bne.n	8001782 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0308 	and.w	r3, r3, #8
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d03c      	beq.n	8001826 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d01c      	beq.n	80017ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017b4:	4b4b      	ldr	r3, [pc, #300]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80017b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ba:	4a4a      	ldr	r2, [pc, #296]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c4:	f7ff fcb6 	bl	8001134 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017cc:	f7ff fcb2 	bl	8001134 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e1d4      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017de:	4b41      	ldr	r3, [pc, #260]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80017e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0ef      	beq.n	80017cc <HAL_RCC_OscConfig+0x3ec>
 80017ec:	e01b      	b.n	8001826 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ee:	4b3d      	ldr	r3, [pc, #244]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80017f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017f4:	4a3b      	ldr	r2, [pc, #236]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017fe:	f7ff fc99 	bl	8001134 <HAL_GetTick>
 8001802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001806:	f7ff fc95 	bl	8001134 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e1b7      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001818:	4b32      	ldr	r3, [pc, #200]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800181a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1ef      	bne.n	8001806 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 80a6 	beq.w	8001980 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001834:	2300      	movs	r3, #0
 8001836:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001838:	4b2a      	ldr	r3, [pc, #168]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800183a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10d      	bne.n	8001860 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001844:	4b27      	ldr	r3, [pc, #156]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	4a26      	ldr	r2, [pc, #152]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 800184a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800184e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001850:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001854:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800185c:	2301      	movs	r3, #1
 800185e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001860:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <HAL_RCC_OscConfig+0x508>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001868:	2b00      	cmp	r3, #0
 800186a:	d118      	bne.n	800189e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800186c:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <HAL_RCC_OscConfig+0x508>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a1d      	ldr	r2, [pc, #116]	@ (80018e8 <HAL_RCC_OscConfig+0x508>)
 8001872:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001876:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001878:	f7ff fc5c 	bl	8001134 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001880:	f7ff fc58 	bl	8001134 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e17a      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001892:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <HAL_RCC_OscConfig+0x508>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0f0      	beq.n	8001880 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d108      	bne.n	80018b8 <HAL_RCC_OscConfig+0x4d8>
 80018a6:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018ac:	4a0d      	ldr	r2, [pc, #52]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018b6:	e029      	b.n	800190c <HAL_RCC_OscConfig+0x52c>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b05      	cmp	r3, #5
 80018be:	d115      	bne.n	80018ec <HAL_RCC_OscConfig+0x50c>
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018c6:	4a07      	ldr	r2, [pc, #28]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018d0:	4b04      	ldr	r3, [pc, #16]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d6:	4a03      	ldr	r2, [pc, #12]	@ (80018e4 <HAL_RCC_OscConfig+0x504>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018e0:	e014      	b.n	800190c <HAL_RCC_OscConfig+0x52c>
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40007000 	.word	0x40007000
 80018ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 80018ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018f2:	4a9b      	ldr	r2, [pc, #620]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018fc:	4b98      	ldr	r3, [pc, #608]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 80018fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001902:	4a97      	ldr	r2, [pc, #604]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001904:	f023 0304 	bic.w	r3, r3, #4
 8001908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d016      	beq.n	8001942 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7ff fc0e 	bl	8001134 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff fc0a 	bl	8001134 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e12a      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001932:	4b8b      	ldr	r3, [pc, #556]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0ed      	beq.n	800191c <HAL_RCC_OscConfig+0x53c>
 8001940:	e015      	b.n	800196e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001942:	f7ff fbf7 	bl	8001134 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001948:	e00a      	b.n	8001960 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194a:	f7ff fbf3 	bl	8001134 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001958:	4293      	cmp	r3, r2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e113      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001960:	4b7f      	ldr	r3, [pc, #508]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1ed      	bne.n	800194a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800196e:	7ffb      	ldrb	r3, [r7, #31]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d105      	bne.n	8001980 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001974:	4b7a      	ldr	r3, [pc, #488]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001978:	4a79      	ldr	r2, [pc, #484]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 800197a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800197e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001984:	2b00      	cmp	r3, #0
 8001986:	f000 80fe 	beq.w	8001b86 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198e:	2b02      	cmp	r3, #2
 8001990:	f040 80d0 	bne.w	8001b34 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001994:	4b72      	ldr	r3, [pc, #456]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f003 0203 	and.w	r2, r3, #3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d130      	bne.n	8001a0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	3b01      	subs	r3, #1
 80019b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d127      	bne.n	8001a0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d11f      	bne.n	8001a0a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019d4:	2a07      	cmp	r2, #7
 80019d6:	bf14      	ite	ne
 80019d8:	2201      	movne	r2, #1
 80019da:	2200      	moveq	r2, #0
 80019dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019de:	4293      	cmp	r3, r2
 80019e0:	d113      	bne.n	8001a0a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	3b01      	subs	r3, #1
 80019f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d109      	bne.n	8001a0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a00:	085b      	lsrs	r3, r3, #1
 8001a02:	3b01      	subs	r3, #1
 8001a04:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d06e      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	2b0c      	cmp	r3, #12
 8001a0e:	d069      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001a10:	4b53      	ldr	r3, [pc, #332]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d105      	bne.n	8001a28 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001a1c:	4b50      	ldr	r3, [pc, #320]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e0ad      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a4b      	ldr	r2, [pc, #300]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a36:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a38:	f7ff fb7c 	bl	8001134 <HAL_GetTick>
 8001a3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a3e:	e008      	b.n	8001a52 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a40:	f7ff fb78 	bl	8001134 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e09a      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a52:	4b43      	ldr	r3, [pc, #268]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f0      	bne.n	8001a40 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a5e:	4b40      	ldr	r3, [pc, #256]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	4b40      	ldr	r3, [pc, #256]	@ (8001b64 <HAL_RCC_OscConfig+0x784>)
 8001a64:	4013      	ands	r3, r2
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a6e:	3a01      	subs	r2, #1
 8001a70:	0112      	lsls	r2, r2, #4
 8001a72:	4311      	orrs	r1, r2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a78:	0212      	lsls	r2, r2, #8
 8001a7a:	4311      	orrs	r1, r2
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001a80:	0852      	lsrs	r2, r2, #1
 8001a82:	3a01      	subs	r2, #1
 8001a84:	0552      	lsls	r2, r2, #21
 8001a86:	4311      	orrs	r1, r2
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a8c:	0852      	lsrs	r2, r2, #1
 8001a8e:	3a01      	subs	r2, #1
 8001a90:	0652      	lsls	r2, r2, #25
 8001a92:	4311      	orrs	r1, r2
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a98:	0912      	lsrs	r2, r2, #4
 8001a9a:	0452      	lsls	r2, r2, #17
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	4930      	ldr	r1, [pc, #192]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001aa4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a2d      	ldr	r2, [pc, #180]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001ab6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001abc:	f7ff fb3a 	bl	8001134 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac4:	f7ff fb36 	bl	8001134 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e058      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad6:	4b22      	ldr	r3, [pc, #136]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f0      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ae2:	e050      	b.n	8001b86 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e04f      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d148      	bne.n	8001b86 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a19      	ldr	r2, [pc, #100]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001afa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001afe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b00:	4b17      	ldr	r3, [pc, #92]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	4a16      	ldr	r2, [pc, #88]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001b06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b0c:	f7ff fb12 	bl	8001134 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b14:	f7ff fb0e 	bl	8001134 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e030      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d0f0      	beq.n	8001b14 <HAL_RCC_OscConfig+0x734>
 8001b32:	e028      	b.n	8001b86 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	2b0c      	cmp	r3, #12
 8001b38:	d023      	beq.n	8001b82 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a08      	ldr	r2, [pc, #32]	@ (8001b60 <HAL_RCC_OscConfig+0x780>)
 8001b40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b46:	f7ff faf5 	bl	8001134 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b4c:	e00c      	b.n	8001b68 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b4e:	f7ff faf1 	bl	8001134 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d905      	bls.n	8001b68 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e013      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
 8001b60:	40021000 	.word	0x40021000
 8001b64:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b68:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <HAL_RCC_OscConfig+0x7b0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1ec      	bne.n	8001b4e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_RCC_OscConfig+0x7b0>)
 8001b76:	68da      	ldr	r2, [r3, #12]
 8001b78:	4905      	ldr	r1, [pc, #20]	@ (8001b90 <HAL_RCC_OscConfig+0x7b0>)
 8001b7a:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <HAL_RCC_OscConfig+0x7b4>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60cb      	str	r3, [r1, #12]
 8001b80:	e001      	b.n	8001b86 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e000      	b.n	8001b88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3720      	adds	r7, #32
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40021000 	.word	0x40021000
 8001b94:	feeefffc 	.word	0xfeeefffc

08001b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e0e7      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bac:	4b75      	ldr	r3, [pc, #468]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0307 	and.w	r3, r3, #7
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d910      	bls.n	8001bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bba:	4b72      	ldr	r3, [pc, #456]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f023 0207 	bic.w	r2, r3, #7
 8001bc2:	4970      	ldr	r1, [pc, #448]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bca:	4b6e      	ldr	r3, [pc, #440]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d001      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e0cf      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0302 	and.w	r3, r3, #2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d010      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	4b66      	ldr	r3, [pc, #408]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d908      	bls.n	8001c0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf8:	4b63      	ldr	r3, [pc, #396]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4960      	ldr	r1, [pc, #384]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d04c      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b03      	cmp	r3, #3
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d121      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0a6      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d107      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c36:	4b54      	ldr	r3, [pc, #336]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d115      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e09a      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d107      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d109      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e08e      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c5e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e086      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c6e:	4b46      	ldr	r3, [pc, #280]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f023 0203 	bic.w	r2, r3, #3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4943      	ldr	r1, [pc, #268]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c80:	f7ff fa58 	bl	8001134 <HAL_GetTick>
 8001c84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c86:	e00a      	b.n	8001c9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c88:	f7ff fa54 	bl	8001134 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e06e      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 020c 	and.w	r2, r3, #12
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d1eb      	bne.n	8001c88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d010      	beq.n	8001cde <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	4b31      	ldr	r3, [pc, #196]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d208      	bcs.n	8001cde <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	492b      	ldr	r1, [pc, #172]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cde:	4b29      	ldr	r3, [pc, #164]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d210      	bcs.n	8001d0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cec:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 0207 	bic.w	r2, r3, #7
 8001cf4:	4923      	ldr	r1, [pc, #140]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfc:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <HAL_RCC_ClockConfig+0x1ec>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0307 	and.w	r3, r3, #7
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d001      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e036      	b.n	8001d7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d008      	beq.n	8001d2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	4918      	ldr	r1, [pc, #96]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d009      	beq.n	8001d4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4910      	ldr	r1, [pc, #64]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d4c:	f000 f824 	bl	8001d98 <HAL_RCC_GetSysClockFreq>
 8001d50:	4602      	mov	r2, r0
 8001d52:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <HAL_RCC_ClockConfig+0x1f0>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	091b      	lsrs	r3, r3, #4
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	490b      	ldr	r1, [pc, #44]	@ (8001d8c <HAL_RCC_ClockConfig+0x1f4>)
 8001d5e:	5ccb      	ldrb	r3, [r1, r3]
 8001d60:	f003 031f 	and.w	r3, r3, #31
 8001d64:	fa22 f303 	lsr.w	r3, r2, r3
 8001d68:	4a09      	ldr	r2, [pc, #36]	@ (8001d90 <HAL_RCC_ClockConfig+0x1f8>)
 8001d6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_ClockConfig+0x1fc>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff f98f 	bl	8001094 <HAL_InitTick>
 8001d76:	4603      	mov	r3, r0
 8001d78:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d7a:	7afb      	ldrb	r3, [r7, #11]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40022000 	.word	0x40022000
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	08004170 	.word	0x08004170
 8001d90:	20000004 	.word	0x20000004
 8001d94:	20000008 	.word	0x20000008

08001d98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	@ 0x24
 8001d9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001da6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 030c 	and.w	r3, r3, #12
 8001dae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001db0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_GetSysClockFreq+0x34>
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	2b0c      	cmp	r3, #12
 8001dc4:	d121      	bne.n	8001e0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d11e      	bne.n	8001e0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001dcc:	4b34      	ldr	r3, [pc, #208]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d107      	bne.n	8001de8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001dd8:	4b31      	ldr	r3, [pc, #196]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dde:	0a1b      	lsrs	r3, r3, #8
 8001de0:	f003 030f 	and.w	r3, r3, #15
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	e005      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001de8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001df4:	4a2b      	ldr	r2, [pc, #172]	@ (8001ea4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d10d      	bne.n	8001e20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e08:	e00a      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d102      	bne.n	8001e16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e10:	4b25      	ldr	r3, [pc, #148]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e12:	61bb      	str	r3, [r7, #24]
 8001e14:	e004      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	2b08      	cmp	r3, #8
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e1c:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x114>)
 8001e1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	2b0c      	cmp	r3, #12
 8001e24:	d134      	bne.n	8001e90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e26:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d003      	beq.n	8001e3e <HAL_RCC_GetSysClockFreq+0xa6>
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	2b03      	cmp	r3, #3
 8001e3a:	d003      	beq.n	8001e44 <HAL_RCC_GetSysClockFreq+0xac>
 8001e3c:	e005      	b.n	8001e4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e40:	617b      	str	r3, [r7, #20]
      break;
 8001e42:	e005      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e44:	4b19      	ldr	r3, [pc, #100]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x114>)
 8001e46:	617b      	str	r3, [r7, #20]
      break;
 8001e48:	e002      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	617b      	str	r3, [r7, #20]
      break;
 8001e4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	091b      	lsrs	r3, r3, #4
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	0a1b      	lsrs	r3, r3, #8
 8001e64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	fb03 f202 	mul.w	r2, r3, r2
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	0e5b      	lsrs	r3, r3, #25
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	3301      	adds	r3, #1
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e90:	69bb      	ldr	r3, [r7, #24]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3724      	adds	r7, #36	@ 0x24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	08004180 	.word	0x08004180
 8001ea8:	00f42400 	.word	0x00f42400
 8001eac:	007a1200 	.word	0x007a1200

08001eb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001eb8:	2300      	movs	r3, #0
 8001eba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ec8:	f7ff fa26 	bl	8001318 <HAL_PWREx_GetVoltageRange>
 8001ecc:	6178      	str	r0, [r7, #20]
 8001ece:	e014      	b.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ed0:	4b25      	ldr	r3, [pc, #148]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	4a24      	ldr	r2, [pc, #144]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001edc:	4b22      	ldr	r3, [pc, #136]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ee8:	f7ff fa16 	bl	8001318 <HAL_PWREx_GetVoltageRange>
 8001eec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001eee:	4b1e      	ldr	r3, [pc, #120]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ef4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ef8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f00:	d10b      	bne.n	8001f1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b80      	cmp	r3, #128	@ 0x80
 8001f06:	d919      	bls.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001f0c:	d902      	bls.n	8001f14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f0e:	2302      	movs	r3, #2
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	e013      	b.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f14:	2301      	movs	r3, #1
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	e010      	b.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b80      	cmp	r3, #128	@ 0x80
 8001f1e:	d902      	bls.n	8001f26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f20:	2303      	movs	r3, #3
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	e00a      	b.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b80      	cmp	r3, #128	@ 0x80
 8001f2a:	d102      	bne.n	8001f32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	e004      	b.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b70      	cmp	r3, #112	@ 0x70
 8001f36:	d101      	bne.n	8001f3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f38:	2301      	movs	r3, #1
 8001f3a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 0207 	bic.w	r2, r3, #7
 8001f44:	4909      	ldr	r1, [pc, #36]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f4c:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d001      	beq.n	8001f5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40022000 	.word	0x40022000

08001f70 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	3b04      	subs	r3, #4
 8001f80:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f88:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3b04      	subs	r3, #4
 8001f8e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	f023 0201 	bic.w	r2, r3, #1
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	3b04      	subs	r3, #4
 8001f9e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001fa0:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd4 <pxPortInitialiseStack+0x64>)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	3b14      	subs	r3, #20
 8001faa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	3b04      	subs	r3, #4
 8001fb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f06f 0202 	mvn.w	r2, #2
 8001fbe:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3b20      	subs	r3, #32
 8001fc4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	08001fd9 	.word	0x08001fd9

08001fd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	603b      	str	r3, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fe6:	f383 8811 	msr	BASEPRI, r3
 8001fea:	f3bf 8f6f 	isb	sy
 8001fee:	f3bf 8f4f 	dsb	sy
 8001ff2:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001ff4:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001ff6:	bf00      	nop
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0fc      	beq.n	8001ff8 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001ffe:	bf00      	nop
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800200c:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <SVC_Handler+0x1c>)
 800200e:	6819      	ldr	r1, [r3, #0]
 8002010:	6808      	ldr	r0, [r1, #0]
 8002012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002016:	f380 8809 	msr	PSP, r0
 800201a:	f3bf 8f6f 	isb	sy
 800201e:	f04f 0000 	mov.w	r0, #0
 8002022:	f380 8811 	msr	BASEPRI, r0
 8002026:	4770      	bx	lr
 8002028:	20003cb8 	.word	0x20003cb8
        "   msr basepri, r0                 \n"
        "   bx r14                          \n"
        "                                   \n"
        "   .ltorg                          \n"
        );
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop

08002030 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002030:	4808      	ldr	r0, [pc, #32]	@ (8002054 <prvPortStartFirstTask+0x24>)
 8002032:	6800      	ldr	r0, [r0, #0]
 8002034:	6800      	ldr	r0, [r0, #0]
 8002036:	f380 8808 	msr	MSP, r0
 800203a:	f04f 0000 	mov.w	r0, #0
 800203e:	f380 8814 	msr	CONTROL, r0
 8002042:	b662      	cpsie	i
 8002044:	b661      	cpsie	f
 8002046:	f3bf 8f4f 	dsb	sy
 800204a:	f3bf 8f6f 	isb	sy
 800204e:	df00      	svc	0
 8002050:	bf00      	nop
 8002052:	0000      	.short	0x0000
 8002054:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop

0800205c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8002062:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <xPortStartScheduler+0x5c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	607b      	str	r3, [r7, #4]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <xPortStartScheduler+0x60>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a13      	ldr	r2, [pc, #76]	@ (80020bc <xPortStartScheduler+0x60>)
 800206e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002072:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002074:	4b11      	ldr	r3, [pc, #68]	@ (80020bc <xPortStartScheduler+0x60>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a10      	ldr	r2, [pc, #64]	@ (80020bc <xPortStartScheduler+0x60>)
 800207a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800207e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002080:	4b0f      	ldr	r3, [pc, #60]	@ (80020c0 <xPortStartScheduler+0x64>)
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002086:	f000 f8a9 	bl	80021dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800208a:	4b0e      	ldr	r3, [pc, #56]	@ (80020c4 <xPortStartScheduler+0x68>)
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002090:	f000 f8c0 	bl	8002214 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <xPortStartScheduler+0x6c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0b      	ldr	r2, [pc, #44]	@ (80020c8 <xPortStartScheduler+0x6c>)
 800209a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800209e:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80020a0:	f7ff ffc6 	bl	8002030 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80020a4:	f000 ff18 	bl	8002ed8 <vTaskSwitchContext>
    prvTaskExitError();
 80020a8:	f7ff ff96 	bl	8001fd8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	e000ed08 	.word	0xe000ed08
 80020bc:	e000ed20 	.word	0xe000ed20
 80020c0:	e000ed1c 	.word	0xe000ed1c
 80020c4:	20000010 	.word	0x20000010
 80020c8:	e000ef34 	.word	0xe000ef34

080020cc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
    __asm volatile
 80020d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020d6:	f383 8811 	msr	BASEPRI, r3
 80020da:	f3bf 8f6f 	isb	sy
 80020de:	f3bf 8f4f 	dsb	sy
 80020e2:	607b      	str	r3, [r7, #4]
}
 80020e4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80020e6:	4b05      	ldr	r3, [pc, #20]	@ (80020fc <vPortEnterCritical+0x30>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	3301      	adds	r3, #1
 80020ec:	4a03      	ldr	r2, [pc, #12]	@ (80020fc <vPortEnterCritical+0x30>)
 80020ee:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	20000010 	.word	0x20000010

08002100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <vPortExitCritical+0x30>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	3b01      	subs	r3, #1
 800210c:	4a08      	ldr	r2, [pc, #32]	@ (8002130 <vPortExitCritical+0x30>)
 800210e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002110:	4b07      	ldr	r3, [pc, #28]	@ (8002130 <vPortExitCritical+0x30>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d105      	bne.n	8002124 <vPortExitCritical+0x24>
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8002122:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	20000010 	.word	0x20000010

08002134 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002134:	f3ef 8009 	mrs	r0, PSP
 8002138:	f3bf 8f6f 	isb	sy
 800213c:	4b14      	ldr	r3, [pc, #80]	@ (8002190 <PendSV_Handler+0x5c>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	f01e 0f10 	tst.w	lr, #16
 8002144:	bf08      	it	eq
 8002146:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800214a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800214e:	6010      	str	r0, [r2, #0]
 8002150:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002154:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002158:	f380 8811 	msr	BASEPRI, r0
 800215c:	f3bf 8f4f 	dsb	sy
 8002160:	f3bf 8f6f 	isb	sy
 8002164:	f000 feb8 	bl	8002ed8 <vTaskSwitchContext>
 8002168:	f04f 0000 	mov.w	r0, #0
 800216c:	f380 8811 	msr	BASEPRI, r0
 8002170:	bc09      	pop	{r0, r3}
 8002172:	6819      	ldr	r1, [r3, #0]
 8002174:	6808      	ldr	r0, [r1, #0]
 8002176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800217a:	f01e 0f10 	tst.w	lr, #16
 800217e:	bf08      	it	eq
 8002180:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002184:	f380 8809 	msr	PSP, r0
 8002188:	f3bf 8f6f 	isb	sy
 800218c:	4770      	bx	lr
 800218e:	0000      	.short	0x0000
 8002190:	20003cb8 	.word	0x20003cb8
        "   bx r14                              \n"
        "                                       \n"
        "   .ltorg                              \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop

08002198 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
    __asm volatile
 800219e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021a2:	f383 8811 	msr	BASEPRI, r3
 80021a6:	f3bf 8f6f 	isb	sy
 80021aa:	f3bf 8f4f 	dsb	sy
 80021ae:	607b      	str	r3, [r7, #4]
}
 80021b0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80021b2:	f000 fd81 	bl	8002cb8 <xTaskIncrementTick>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80021bc:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <SysTick_Handler+0x40>)
 80021be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	2300      	movs	r3, #0
 80021c6:	603b      	str	r3, [r7, #0]
    __asm volatile
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	f383 8811 	msr	BASEPRI, r3
}
 80021ce:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	e000ed04 	.word	0xe000ed04

080021dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80021e0:	4b08      	ldr	r3, [pc, #32]	@ (8002204 <vPortSetupTimerInterrupt+0x28>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80021e6:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <vPortSetupTimerInterrupt+0x2c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80021ec:	4b07      	ldr	r3, [pc, #28]	@ (800220c <vPortSetupTimerInterrupt+0x30>)
 80021ee:	4a08      	ldr	r2, [pc, #32]	@ (8002210 <vPortSetupTimerInterrupt+0x34>)
 80021f0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80021f2:	4b04      	ldr	r3, [pc, #16]	@ (8002204 <vPortSetupTimerInterrupt+0x28>)
 80021f4:	2207      	movs	r2, #7
 80021f6:	601a      	str	r2, [r3, #0]
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	e000e010 	.word	0xe000e010
 8002208:	e000e018 	.word	0xe000e018
 800220c:	e000e014 	.word	0xe000e014
 8002210:	0001387f 	.word	0x0001387f

08002214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002214:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002224 <vPortEnableVFP+0x10>
 8002218:	6801      	ldr	r1, [r0, #0]
 800221a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800221e:	6001      	str	r1, [r0, #0]
 8002220:	4770      	bx	lr
 8002222:	0000      	.short	0x0000
 8002224:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop

0800222c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;
    size_t xAllocatedBlockSize = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	613b      	str	r3, [r7, #16]

    if( xWantedSize > 0 )
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d022      	beq.n	8002288 <pvPortMalloc+0x5c>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8002242:	2308      	movs	r3, #8
 8002244:	43db      	mvns	r3, r3
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	d81b      	bhi.n	8002284 <pvPortMalloc+0x58>
        {
            xWantedSize += xHeapStructSize;
 800224c:	2208      	movs	r2, #8
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	2b00      	cmp	r3, #0
 800225c:	d014      	beq.n	8002288 <pvPortMalloc+0x5c>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	f1c3 0308 	rsb	r3, r3, #8
 8002268:	60fb      	str	r3, [r7, #12]

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	43db      	mvns	r3, r3
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	d804      	bhi.n	800227e <pvPortMalloc+0x52>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4413      	add	r3, r2
 800227a:	607b      	str	r3, [r7, #4]
 800227c:	e004      	b.n	8002288 <pvPortMalloc+0x5c>
                }
                else
                {
                    xWantedSize = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
 8002282:	e001      	b.n	8002288 <pvPortMalloc+0x5c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8002288:	f000 fc10 	bl	8002aac <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800228c:	4b3b      	ldr	r3, [pc, #236]	@ (800237c <pvPortMalloc+0x150>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <pvPortMalloc+0x6c>
        {
            prvHeapInit();
 8002294:	f000 f8ba 	bl	800240c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	db67      	blt.n	800236e <pvPortMalloc+0x142>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d064      	beq.n	800236e <pvPortMalloc+0x142>
 80022a4:	4b36      	ldr	r3, [pc, #216]	@ (8002380 <pvPortMalloc+0x154>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d85f      	bhi.n	800236e <pvPortMalloc+0x142>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80022ae:	4b35      	ldr	r3, [pc, #212]	@ (8002384 <pvPortMalloc+0x158>)
 80022b0:	61bb      	str	r3, [r7, #24]
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80022b2:	4b34      	ldr	r3, [pc, #208]	@ (8002384 <pvPortMalloc+0x158>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	61fb      	str	r3, [r7, #28]
                heapVALIDATE_BLOCK_POINTER( pxBlock );

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80022b8:	e004      	b.n	80022c4 <pvPortMalloc+0x98>
                {
                    pxPreviousBlock = pxBlock;
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	61bb      	str	r3, [r7, #24]
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d903      	bls.n	80022d6 <pvPortMalloc+0xaa>
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f1      	bne.n	80022ba <pvPortMalloc+0x8e>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80022d6:	4b29      	ldr	r3, [pc, #164]	@ (800237c <pvPortMalloc+0x150>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69fa      	ldr	r2, [r7, #28]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d046      	beq.n	800236e <pvPortMalloc+0x142>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2208      	movs	r2, #8
 80022e6:	4413      	add	r3, r2
 80022e8:	617b      	str	r3, [r7, #20]
                    heapVALIDATE_BLOCK_POINTER( pvReturn );

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	1ad2      	subs	r2, r2, r3
 80022fa:	2308      	movs	r3, #8
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	429a      	cmp	r2, r3
 8002300:	d913      	bls.n	800232a <pvPortMalloc+0xfe>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4413      	add	r3, r2
 8002308:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	1ad2      	subs	r2, r2, r3
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800232a:	4b15      	ldr	r3, [pc, #84]	@ (8002380 <pvPortMalloc+0x154>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <pvPortMalloc+0x154>)
 8002336:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002338:	4b11      	ldr	r3, [pc, #68]	@ (8002380 <pvPortMalloc+0x154>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <pvPortMalloc+0x15c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d203      	bcs.n	800234c <pvPortMalloc+0x120>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002344:	4b0e      	ldr	r3, [pc, #56]	@ (8002380 <pvPortMalloc+0x154>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0f      	ldr	r2, [pc, #60]	@ (8002388 <pvPortMalloc+0x15c>)
 800234a:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xAllocatedBlockSize = pxBlock->xBlockSize;
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	613b      	str	r3, [r7, #16]

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002364:	4b09      	ldr	r3, [pc, #36]	@ (800238c <pvPortMalloc+0x160>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	3301      	adds	r3, #1
 800236a:	4a08      	ldr	r2, [pc, #32]	@ (800238c <pvPortMalloc+0x160>)
 800236c:	6013      	str	r3, [r2, #0]
        traceMALLOC( pvReturn, xAllocatedBlockSize );

        /* Prevent compiler warnings when trace macros are not used. */
        ( void ) xAllocatedBlockSize;
    }
    ( void ) xTaskResumeAll();
 800236e:	f000 fbab 	bl	8002ac8 <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 8002372:	697b      	ldr	r3, [r7, #20]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3720      	adds	r7, #32
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20003ca4 	.word	0x20003ca4
 8002380:	20003ca8 	.word	0x20003ca8
 8002384:	20003c9c 	.word	0x20003c9c
 8002388:	20003cac 	.word	0x20003cac
 800238c:	20003cb0 	.word	0x20003cb0

08002390 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d02b      	beq.n	80023fa <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80023a2:	2308      	movs	r3, #8
 80023a4:	425b      	negs	r3, r3
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	4413      	add	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	60bb      	str	r3, [r7, #8]

        heapVALIDATE_BLOCK_POINTER( pxLink );
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	0fdb      	lsrs	r3, r3, #31
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d01c      	beq.n	80023fa <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) )
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d118      	bne.n	80023fa <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 80023d4:	f000 fb6a 	bl	8002aac <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <vPortFree+0x74>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4413      	add	r3, r2
 80023e2:	4a08      	ldr	r2, [pc, #32]	@ (8002404 <vPortFree+0x74>)
 80023e4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80023e6:	68b8      	ldr	r0, [r7, #8]
 80023e8:	f000 f86a 	bl	80024c0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <vPortFree+0x78>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	4a05      	ldr	r2, [pc, #20]	@ (8002408 <vPortFree+0x78>)
 80023f4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80023f6:	f000 fb67 	bl	8002ac8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20003ca8 	.word	0x20003ca8
 8002408:	20003cb4 	.word	0x20003cb4

0800240c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002412:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002416:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002418:	4b24      	ldr	r3, [pc, #144]	@ (80024ac <prvHeapInit+0xa0>)
 800241a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00c      	beq.n	8002440 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	3307      	adds	r3, #7
 800242a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f023 0307 	bic.w	r3, r3, #7
 8002432:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	4a1c      	ldr	r2, [pc, #112]	@ (80024ac <prvHeapInit+0xa0>)
 800243c:	4413      	add	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4a1b      	ldr	r2, [pc, #108]	@ (80024b0 <prvHeapInit+0xa4>)
 8002444:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002446:	4b1a      	ldr	r3, [pc, #104]	@ (80024b0 <prvHeapInit+0xa4>)
 8002448:	2200      	movs	r2, #0
 800244a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	4413      	add	r3, r2
 8002452:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8002454:	2208      	movs	r2, #8
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	1a9b      	subs	r3, r3, r2
 800245a:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f023 0307 	bic.w	r3, r3, #7
 8002462:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a13      	ldr	r2, [pc, #76]	@ (80024b4 <prvHeapInit+0xa8>)
 8002468:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800246a:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <prvHeapInit+0xa8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2200      	movs	r2, #0
 8002470:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8002472:	4b10      	ldr	r3, [pc, #64]	@ (80024b4 <prvHeapInit+0xa8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	1ad2      	subs	r2, r2, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002488:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <prvHeapInit+0xa8>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4a08      	ldr	r2, [pc, #32]	@ (80024b8 <prvHeapInit+0xac>)
 8002496:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a07      	ldr	r2, [pc, #28]	@ (80024bc <prvHeapInit+0xb0>)
 800249e:	6013      	str	r3, [r2, #0]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	2000009c 	.word	0x2000009c
 80024b0:	20003c9c 	.word	0x20003c9c
 80024b4:	20003ca4 	.word	0x20003ca4
 80024b8:	20003cac 	.word	0x20003cac
 80024bc:	20003ca8 	.word	0x20003ca8

080024c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80024c8:	4b28      	ldr	r3, [pc, #160]	@ (800256c <prvInsertBlockIntoFreeList+0xac>)
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	e002      	b.n	80024d4 <prvInsertBlockIntoFreeList+0x14>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d8f7      	bhi.n	80024ce <prvInsertBlockIntoFreeList+0xe>
        heapVALIDATE_BLOCK_POINTER( pxIterator );
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	4413      	add	r3, r2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d108      	bne.n	8002502 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	441a      	add	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	441a      	add	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d118      	bne.n	8002548 <prvInsertBlockIntoFreeList+0x88>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <prvInsertBlockIntoFreeList+0xb0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d00d      	beq.n	800253e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	441a      	add	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	e008      	b.n	8002550 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800253e:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <prvInsertBlockIntoFreeList+0xb0>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	e003      	b.n	8002550 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gap, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	429a      	cmp	r2, r3
 8002556:	d002      	beq.n	800255e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800255e:	bf00      	nop
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20003c9c 	.word	0x20003c9c
 8002570:	20003ca4 	.word	0x20003ca4

08002574 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f103 0208 	add.w	r2, r3, #8
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f04f 32ff 	mov.w	r2, #4294967295
 800258c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f103 0208 	add.w	r2, r3, #8
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f103 0208 	add.w	r2, r3, #8
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80025ce:	b480      	push	{r7}
 80025d0:	b085      	sub	sp, #20
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e4:	d103      	bne.n	80025ee <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	e00c      	b.n	8002608 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3308      	adds	r3, #8
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	e002      	b.n	80025fc <vListInsert+0x2e>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	429a      	cmp	r2, r3
 8002606:	d2f6      	bcs.n	80025f6 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6892      	ldr	r2, [r2, #8]
 8002656:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6852      	ldr	r2, [r2, #4]
 8002660:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	429a      	cmp	r2, r3
 800266a:	d103      	bne.n	8002674 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	1e5a      	subs	r2, r3, #1
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	@ 0x28
 8002698:	af04      	add	r7, sp, #16
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
 80026a0:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = ( StackType_t * ) pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fdc0 	bl	800222c <pvPortMalloc>
 80026ac:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d013      	beq.n	80026dc <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80026b4:	2054      	movs	r0, #84	@ 0x54
 80026b6:	f7ff fdb9 	bl	800222c <pvPortMalloc>
 80026ba:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d008      	beq.n	80026d4 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80026c2:	2254      	movs	r2, #84	@ 0x54
 80026c4:	2100      	movs	r1, #0
 80026c6:	6978      	ldr	r0, [r7, #20]
 80026c8:	f000 fec7 	bl	800345a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80026d2:	e005      	b.n	80026e0 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80026d4:	6938      	ldr	r0, [r7, #16]
 80026d6:	f7ff fe5b 	bl	8002390 <vPortFree>
 80026da:	e001      	b.n	80026e0 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00d      	beq.n	8002702 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80026e6:	2300      	movs	r3, #0
 80026e8:	9303      	str	r3, [sp, #12]
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	9302      	str	r3, [sp, #8]
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	9301      	str	r3, [sp, #4]
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	68b9      	ldr	r1, [r7, #8]
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 f828 	bl	8002752 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002702:	697b      	ldr	r3, [r7, #20]
    }
 8002704:	4618      	mov	r0, r3
 8002706:	3718      	adds	r7, #24
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800270c:	b580      	push	{r7, lr}
 800270e:	b088      	sub	sp, #32
 8002710:	af02      	add	r7, sp, #8
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
 8002718:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	9301      	str	r3, [sp, #4]
 800271e:	6a3b      	ldr	r3, [r7, #32]
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	68b9      	ldr	r1, [r7, #8]
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f7ff ffb3 	bl	8002694 <prvCreateTask>
 800272e:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d005      	beq.n	8002742 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8002736:	6938      	ldr	r0, [r7, #16]
 8002738:	f000 f87c 	bl	8002834 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800273c:	2301      	movs	r3, #1
 800273e:	617b      	str	r3, [r7, #20]
 8002740:	e002      	b.n	8002748 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002742:	f04f 33ff 	mov.w	r3, #4294967295
 8002746:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8002748:	697b      	ldr	r3, [r7, #20]
    }
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b086      	sub	sp, #24
 8002756:	af00      	add	r7, sp, #0
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	607a      	str	r2, [r7, #4]
 800275e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8002760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002762:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	461a      	mov	r2, r3
 800276a:	21a5      	movs	r1, #165	@ 0xa5
 800276c:	f000 fe75 	bl	800345a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800277a:	3b01      	subs	r3, #1
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f023 0307 	bic.w	r3, r3, #7
 8002788:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d01e      	beq.n	80027ce <prvInitialiseNewTask+0x7c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e012      	b.n	80027bc <prvInitialiseNewTask+0x6a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	4413      	add	r3, r2
 800279c:	7819      	ldrb	r1, [r3, #0]
 800279e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	4413      	add	r3, r2
 80027a4:	3334      	adds	r3, #52	@ 0x34
 80027a6:	460a      	mov	r2, r1
 80027a8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	4413      	add	r3, r2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d006      	beq.n	80027c4 <prvInitialiseNewTask+0x72>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	3301      	adds	r3, #1
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	2b0f      	cmp	r3, #15
 80027c0:	d9e9      	bls.n	8002796 <prvInitialiseNewTask+0x44>
 80027c2:	e000      	b.n	80027c6 <prvInitialiseNewTask+0x74>
            {
                break;
 80027c4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80027c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d901      	bls.n	80027d8 <prvInitialiseNewTask+0x86>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80027d4:	2304      	movs	r3, #4
 80027d6:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	6a3a      	ldr	r2, [r7, #32]
 80027dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80027de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e0:	6a3a      	ldr	r2, [r7, #32]
 80027e2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80027e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e6:	3304      	adds	r3, #4
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fee3 	bl	80025b4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80027ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f0:	3318      	adds	r3, #24
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff fede 	bl	80025b4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80027f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027fc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	f1c3 0205 	rsb	r2, r3, #5
 8002804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002806:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800280a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800280c:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	68f9      	ldr	r1, [r7, #12]
 8002812:	6938      	ldr	r0, [r7, #16]
 8002814:	f7ff fbac 	bl	8001f70 <pxPortInitialiseStack>
 8002818:	4602      	mov	r2, r0
 800281a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800281c:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	2b00      	cmp	r3, #0
 8002822:	d002      	beq.n	800282a <prvInitialiseNewTask+0xd8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002828:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800282a:	bf00      	nop
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800283c:	f7ff fc46 	bl	80020cc <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002840:	4b3f      	ldr	r3, [pc, #252]	@ (8002940 <prvAddNewTaskToReadyList+0x10c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	4a3e      	ldr	r2, [pc, #248]	@ (8002940 <prvAddNewTaskToReadyList+0x10c>)
 8002848:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800284a:	4b3e      	ldr	r3, [pc, #248]	@ (8002944 <prvAddNewTaskToReadyList+0x110>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8002852:	4a3c      	ldr	r2, [pc, #240]	@ (8002944 <prvAddNewTaskToReadyList+0x110>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002858:	4b39      	ldr	r3, [pc, #228]	@ (8002940 <prvAddNewTaskToReadyList+0x10c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d110      	bne.n	8002882 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002860:	f000 fbc8 	bl	8002ff4 <prvInitialiseTaskLists>
 8002864:	e00d      	b.n	8002882 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8002866:	4b38      	ldr	r3, [pc, #224]	@ (8002948 <prvAddNewTaskToReadyList+0x114>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800286e:	4b35      	ldr	r3, [pc, #212]	@ (8002944 <prvAddNewTaskToReadyList+0x110>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002878:	429a      	cmp	r2, r3
 800287a:	d802      	bhi.n	8002882 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800287c:	4a31      	ldr	r2, [pc, #196]	@ (8002944 <prvAddNewTaskToReadyList+0x110>)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8002882:	4b32      	ldr	r3, [pc, #200]	@ (800294c <prvAddNewTaskToReadyList+0x118>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3301      	adds	r3, #1
 8002888:	4a30      	ldr	r2, [pc, #192]	@ (800294c <prvAddNewTaskToReadyList+0x118>)
 800288a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002890:	2201      	movs	r2, #1
 8002892:	409a      	lsls	r2, r3
 8002894:	4b2e      	ldr	r3, [pc, #184]	@ (8002950 <prvAddNewTaskToReadyList+0x11c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4313      	orrs	r3, r2
 800289a:	4a2d      	ldr	r2, [pc, #180]	@ (8002950 <prvAddNewTaskToReadyList+0x11c>)
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a2:	492c      	ldr	r1, [pc, #176]	@ (8002954 <prvAddNewTaskToReadyList+0x120>)
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3304      	adds	r3, #4
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	609a      	str	r2, [r3, #8]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	3204      	adds	r2, #4
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	1d1a      	adds	r2, r3, #4
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002954 <prvAddNewTaskToReadyList+0x120>)
 80028e2:	441a      	add	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	615a      	str	r2, [r3, #20]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ec:	4919      	ldr	r1, [pc, #100]	@ (8002954 <prvAddNewTaskToReadyList+0x120>)
 80028ee:	4613      	mov	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4413      	add	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028fe:	1c59      	adds	r1, r3, #1
 8002900:	4814      	ldr	r0, [pc, #80]	@ (8002954 <prvAddNewTaskToReadyList+0x120>)
 8002902:	4613      	mov	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4403      	add	r3, r0
 800290c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800290e:	f7ff fbf7 	bl	8002100 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8002912:	4b0d      	ldr	r3, [pc, #52]	@ (8002948 <prvAddNewTaskToReadyList+0x114>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00e      	beq.n	8002938 <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800291a:	4b0a      	ldr	r3, [pc, #40]	@ (8002944 <prvAddNewTaskToReadyList+0x110>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002924:	429a      	cmp	r2, r3
 8002926:	d207      	bcs.n	8002938 <prvAddNewTaskToReadyList+0x104>
 8002928:	4b0b      	ldr	r3, [pc, #44]	@ (8002958 <prvAddNewTaskToReadyList+0x124>)
 800292a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	f3bf 8f4f 	dsb	sy
 8002934:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002938:	bf00      	nop
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20003d90 	.word	0x20003d90
 8002944:	20003cb8 	.word	0x20003cb8
 8002948:	20003d9c 	.word	0x20003d9c
 800294c:	20003dac 	.word	0x20003dac
 8002950:	20003d98 	.word	0x20003d98
 8002954:	20003cbc 	.word	0x20003cbc
 8002958:	e000ed04 	.word	0xe000ed04

0800295c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002964:	2300      	movs	r3, #0
 8002966:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d008      	beq.n	8002980 <vTaskDelay+0x24>
        {
            vTaskSuspendAll();
 800296e:	f000 f89d 	bl	8002aac <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002972:	2100      	movs	r1, #0
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 fbd7 	bl	8003128 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800297a:	f000 f8a5 	bl	8002ac8 <xTaskResumeAll>
 800297e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d107      	bne.n	8002996 <vTaskDelay+0x3a>
        {
            taskYIELD_WITHIN_API();
 8002986:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <vTaskDelay+0x44>)
 8002988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8002996:	bf00      	nop
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	e000ed04 	.word	0xe000ed04

080029a4 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	@ 0x28
 80029a8:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80029aa:	2301      	movs	r3, #1
 80029ac:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ] = { 0 };
 80029ae:	2300      	movs	r3, #0
 80029b0:	603b      	str	r3, [r7, #0]
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
    TaskFunction_t pxIdleTaskFunction = NULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	613b      	str	r3, [r7, #16]
    UBaseType_t xIdleTaskNameIndex;

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-143. */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
 80029c4:	e011      	b.n	80029ea <prvCreateIdleTasks+0x46>
    {
        /* MISRA Ref 18.1.1 [Configuration dependent bounds checking] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-181. */
        /* coverity[misra_c_2012_rule_18_1_violation] */
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80029c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a44 <prvCreateIdleTasks+0xa0>)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	4413      	add	r3, r2
 80029cc:	7819      	ldrb	r1, [r3, #0]
 80029ce:	463a      	mov	r2, r7
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	4413      	add	r3, r2
 80029d4:	460a      	mov	r2, r1
 80029d6:	701a      	strb	r2, [r3, #0]

        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80029d8:	463a      	mov	r2, r7
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	4413      	add	r3, r2
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d006      	beq.n	80029f2 <prvCreateIdleTasks+0x4e>
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	2b0e      	cmp	r3, #14
 80029ee:	d9ea      	bls.n	80029c6 <prvCreateIdleTasks+0x22>
 80029f0:	e000      	b.n	80029f4 <prvCreateIdleTasks+0x50>
        {
            break;
 80029f2:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Ensure null termination. */
    cIdleName[ xIdleTaskNameIndex ] = '\0';
 80029f4:	463a      	mov	r2, r7
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	4413      	add	r3, r2
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80029fe:	2300      	movs	r3, #0
 8002a00:	61bb      	str	r3, [r7, #24]
 8002a02:	e015      	b.n	8002a30 <prvCreateIdleTasks+0x8c>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = &prvIdleTask;
 8002a04:	4b10      	ldr	r3, [pc, #64]	@ (8002a48 <prvCreateIdleTasks+0xa4>)
 8002a06:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a4c <prvCreateIdleTasks+0xa8>)
 8002a0e:	4413      	add	r3, r2
 8002a10:	4639      	mov	r1, r7
 8002a12:	9301      	str	r3, [sp, #4]
 8002a14:	2300      	movs	r3, #0
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2300      	movs	r3, #0
 8002a1a:	2280      	movs	r2, #128	@ 0x80
 8002a1c:	6938      	ldr	r0, [r7, #16]
 8002a1e:	f7ff fe75 	bl	800270c <xTaskCreate>
 8002a22:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn != pdPASS )
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d106      	bne.n	8002a38 <prvCreateIdleTasks+0x94>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	61bb      	str	r3, [r7, #24]
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	dde6      	ble.n	8002a04 <prvCreateIdleTasks+0x60>
 8002a36:	e000      	b.n	8002a3a <prvCreateIdleTasks+0x96>
        {
            break;
 8002a38:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002a3a:	69fb      	ldr	r3, [r7, #28]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3720      	adds	r7, #32
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	08004168 	.word	0x08004168
 8002a48:	08002fc5 	.word	0x08002fc5
 8002a4c:	20003db4 	.word	0x20003db4

08002a50 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8002a56:	f7ff ffa5 	bl	80029a4 <prvCreateIdleTasks>
 8002a5a:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d115      	bne.n	8002a8e <vTaskStartScheduler+0x3e>
    __asm volatile
 8002a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	f3bf 8f6f 	isb	sy
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	603b      	str	r3, [r7, #0]
}
 8002a74:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002a76:	4b09      	ldr	r3, [pc, #36]	@ (8002a9c <vTaskStartScheduler+0x4c>)
 8002a78:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002a7e:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <vTaskStartScheduler+0x50>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002a84:	4b07      	ldr	r3, [pc, #28]	@ (8002aa4 <vTaskStartScheduler+0x54>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002a8a:	f7ff fae7 	bl	800205c <xPortStartScheduler>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002a8e:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <vTaskStartScheduler+0x58>)
 8002a90:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20003db0 	.word	0x20003db0
 8002aa0:	20003d9c 	.word	0x20003d9c
 8002aa4:	20003d94 	.word	0x20003d94
 8002aa8:	20000014 	.word	0x20000014

08002aac <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8002ab0:	4b04      	ldr	r3, [pc, #16]	@ (8002ac4 <vTaskSuspendAll+0x18>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	4a03      	ldr	r2, [pc, #12]	@ (8002ac4 <vTaskSuspendAll+0x18>)
 8002ab8:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	20003db8 	.word	0x20003db8

08002ac8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8002ad6:	f7ff faf9 	bl	80020cc <vPortEnterCritical>
        {
            const BaseType_t xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8002ada:	2300      	movs	r3, #0
 8002adc:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8002ade:	4b6d      	ldr	r3, [pc, #436]	@ (8002c94 <xTaskResumeAll+0x1cc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	4a6b      	ldr	r2, [pc, #428]	@ (8002c94 <xTaskResumeAll+0x1cc>)
 8002ae6:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK( xCoreID );

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c94 <xTaskResumeAll+0x1cc>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f040 80ca 	bne.w	8002c86 <xTaskResumeAll+0x1be>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002af2:	4b69      	ldr	r3, [pc, #420]	@ (8002c98 <xTaskResumeAll+0x1d0>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80c5 	beq.w	8002c86 <xTaskResumeAll+0x1be>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002afc:	e08e      	b.n	8002c1c <xTaskResumeAll+0x154>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002afe:	4b67      	ldr	r3, [pc, #412]	@ (8002c9c <xTaskResumeAll+0x1d4>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	69fa      	ldr	r2, [r7, #28]
 8002b12:	6a12      	ldr	r2, [r2, #32]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	69d2      	ldr	r2, [r2, #28]
 8002b1e:	605a      	str	r2, [r3, #4]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	3318      	adds	r3, #24
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d103      	bne.n	8002b34 <xTaskResumeAll+0x6c>
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	6a1a      	ldr	r2, [r3, #32]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	2200      	movs	r2, #0
 8002b38:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	1e5a      	subs	r2, r3, #1
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	695b      	ldr	r3, [r3, #20]
 8002b48:	60bb      	str	r3, [r7, #8]
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	69fa      	ldr	r2, [r7, #28]
 8002b50:	68d2      	ldr	r2, [r2, #12]
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	69fa      	ldr	r2, [r7, #28]
 8002b5a:	6892      	ldr	r2, [r2, #8]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d103      	bne.n	8002b72 <xTaskResumeAll+0xaa>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	2200      	movs	r2, #0
 8002b76:	615a      	str	r2, [r3, #20]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	1e5a      	subs	r2, r3, #1
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b86:	2201      	movs	r2, #1
 8002b88:	409a      	lsls	r2, r3
 8002b8a:	4b45      	ldr	r3, [pc, #276]	@ (8002ca0 <xTaskResumeAll+0x1d8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	4a43      	ldr	r2, [pc, #268]	@ (8002ca0 <xTaskResumeAll+0x1d8>)
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b98:	4942      	ldr	r1, [pc, #264]	@ (8002ca4 <xTaskResumeAll+0x1dc>)
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	60da      	str	r2, [r3, #12]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	3204      	adds	r2, #4
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	1d1a      	adds	r2, r3, #4
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bce:	4613      	mov	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4a33      	ldr	r2, [pc, #204]	@ (8002ca4 <xTaskResumeAll+0x1dc>)
 8002bd8:	441a      	add	r2, r3
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	615a      	str	r2, [r3, #20]
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be2:	4930      	ldr	r1, [pc, #192]	@ (8002ca4 <xTaskResumeAll+0x1dc>)
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bf4:	1c59      	adds	r1, r3, #1
 8002bf6:	482b      	ldr	r0, [pc, #172]	@ (8002ca4 <xTaskResumeAll+0x1dc>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4413      	add	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4403      	add	r3, r0
 8002c02:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c08:	4b27      	ldr	r3, [pc, #156]	@ (8002ca8 <xTaskResumeAll+0x1e0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d904      	bls.n	8002c1c <xTaskResumeAll+0x154>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8002c12:	4a26      	ldr	r2, [pc, #152]	@ (8002cac <xTaskResumeAll+0x1e4>)
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	2101      	movs	r1, #1
 8002c18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002c9c <xTaskResumeAll+0x1d4>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f47f af6c 	bne.w	8002afe <xTaskResumeAll+0x36>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <xTaskResumeAll+0x168>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002c2c:	f000 fa60 	bl	80030f0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002c30:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb0 <xTaskResumeAll+0x1e8>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d012      	beq.n	8002c62 <xTaskResumeAll+0x19a>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002c3c:	f000 f83c 	bl	8002cb8 <xTaskIncrementTick>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d004      	beq.n	8002c50 <xTaskResumeAll+0x188>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002c46:	4a19      	ldr	r2, [pc, #100]	@ (8002cac <xTaskResumeAll+0x1e4>)
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1ef      	bne.n	8002c3c <xTaskResumeAll+0x174>

                            xPendedTicks = 0;
 8002c5c:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <xTaskResumeAll+0x1e8>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8002c62:	4a12      	ldr	r2, [pc, #72]	@ (8002cac <xTaskResumeAll+0x1e4>)
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00b      	beq.n	8002c86 <xTaskResumeAll+0x1be>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <xTaskResumeAll+0x1e0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb4 <xTaskResumeAll+0x1ec>)
 8002c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	f3bf 8f4f 	dsb	sy
 8002c82:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002c86:	f7ff fa3b 	bl	8002100 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8002c8a:	69bb      	ldr	r3, [r7, #24]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3720      	adds	r7, #32
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20003db8 	.word	0x20003db8
 8002c98:	20003d90 	.word	0x20003d90
 8002c9c:	20003d50 	.word	0x20003d50
 8002ca0:	20003d98 	.word	0x20003d98
 8002ca4:	20003cbc 	.word	0x20003cbc
 8002ca8:	20003cb8 	.word	0x20003cb8
 8002cac:	20003da4 	.word	0x20003da4
 8002cb0:	20003da0 	.word	0x20003da0
 8002cb4:	e000ed04 	.word	0xe000ed04

08002cb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61fb      	str	r3, [r7, #28]

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002cc2:	4b7a      	ldr	r3, [pc, #488]	@ (8002eac <xTaskIncrementTick+0x1f4>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 80e4 	bne.w	8002e94 <xTaskIncrementTick+0x1dc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ccc:	4b78      	ldr	r3, [pc, #480]	@ (8002eb0 <xTaskIncrementTick+0x1f8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002cd4:	4a76      	ldr	r2, [pc, #472]	@ (8002eb0 <xTaskIncrementTick+0x1f8>)
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d110      	bne.n	8002d02 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002ce0:	4b74      	ldr	r3, [pc, #464]	@ (8002eb4 <xTaskIncrementTick+0x1fc>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	4b74      	ldr	r3, [pc, #464]	@ (8002eb8 <xTaskIncrementTick+0x200>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a72      	ldr	r2, [pc, #456]	@ (8002eb4 <xTaskIncrementTick+0x1fc>)
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	4a72      	ldr	r2, [pc, #456]	@ (8002eb8 <xTaskIncrementTick+0x200>)
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	4b71      	ldr	r3, [pc, #452]	@ (8002ebc <xTaskIncrementTick+0x204>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	4a70      	ldr	r2, [pc, #448]	@ (8002ebc <xTaskIncrementTick+0x204>)
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	f000 f9f7 	bl	80030f0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002d02:	4b6f      	ldr	r3, [pc, #444]	@ (8002ec0 <xTaskIncrementTick+0x208>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	f0c0 80a8 	bcc.w	8002e5e <xTaskIncrementTick+0x1a6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d0e:	4b69      	ldr	r3, [pc, #420]	@ (8002eb4 <xTaskIncrementTick+0x1fc>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d104      	bne.n	8002d22 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002d18:	4b69      	ldr	r3, [pc, #420]	@ (8002ec0 <xTaskIncrementTick+0x208>)
 8002d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d1e:	601a      	str	r2, [r3, #0]
                    break;
 8002d20:	e09d      	b.n	8002e5e <xTaskIncrementTick+0x1a6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d22:	4b64      	ldr	r3, [pc, #400]	@ (8002eb4 <xTaskIncrementTick+0x1fc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d203      	bcs.n	8002d42 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002d3a:	4a61      	ldr	r2, [pc, #388]	@ (8002ec0 <xTaskIncrementTick+0x208>)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6013      	str	r3, [r2, #0]
                        break;
 8002d40:	e08d      	b.n	8002e5e <xTaskIncrementTick+0x1a6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	60bb      	str	r3, [r7, #8]
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	68d2      	ldr	r2, [r2, #12]
 8002d50:	609a      	str	r2, [r3, #8]
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	6892      	ldr	r2, [r2, #8]
 8002d5a:	605a      	str	r2, [r3, #4]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	3304      	adds	r3, #4
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d103      	bne.n	8002d70 <xTaskIncrementTick+0xb8>
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	68da      	ldr	r2, [r3, #12]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	605a      	str	r2, [r3, #4]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	2200      	movs	r2, #0
 8002d74:	615a      	str	r2, [r3, #20]
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	1e5a      	subs	r2, r3, #1
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01e      	beq.n	8002dc6 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	6a12      	ldr	r2, [r2, #32]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	69d2      	ldr	r2, [r2, #28]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	3318      	adds	r3, #24
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d103      	bne.n	8002db6 <xTaskIncrementTick+0xfe>
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	6a1a      	ldr	r2, [r3, #32]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2200      	movs	r2, #0
 8002dba:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	1e5a      	subs	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dca:	2201      	movs	r2, #1
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec4 <xTaskIncrementTick+0x20c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ec4 <xTaskIncrementTick+0x20c>)
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ddc:	493a      	ldr	r1, [pc, #232]	@ (8002ec8 <xTaskIncrementTick+0x210>)
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	3304      	adds	r3, #4
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	603b      	str	r3, [r7, #0]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	60da      	str	r2, [r3, #12]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	3204      	adds	r2, #4
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1d1a      	adds	r2, r3, #4
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8002ec8 <xTaskIncrementTick+0x210>)
 8002e1c:	441a      	add	r2, r3
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	615a      	str	r2, [r3, #20]
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e26:	4928      	ldr	r1, [pc, #160]	@ (8002ec8 <xTaskIncrementTick+0x210>)
 8002e28:	4613      	mov	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	693a      	ldr	r2, [r7, #16]
 8002e36:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	4823      	ldr	r0, [pc, #140]	@ (8002ec8 <xTaskIncrementTick+0x210>)
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4403      	add	r3, r0
 8002e46:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ecc <xTaskIncrementTick+0x214>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e52:	429a      	cmp	r2, r3
 8002e54:	f67f af5b 	bls.w	8002d0e <xTaskIncrementTick+0x56>
                            {
                                xSwitchRequired = pdTRUE;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e5c:	e757      	b.n	8002d0e <xTaskIncrementTick+0x56>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8002e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ecc <xTaskIncrementTick+0x214>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e64:	4918      	ldr	r1, [pc, #96]	@ (8002ec8 <xTaskIncrementTick+0x210>)
 8002e66:	4613      	mov	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d901      	bls.n	8002e7a <xTaskIncrementTick+0x1c2>
                {
                    xSwitchRequired = pdTRUE;
 8002e76:	2301      	movs	r3, #1
 8002e78:	61fb      	str	r3, [r7, #28]

        #if ( configUSE_TICK_HOOK == 1 )
        {
            /* Guard against the tick hook being called when the pended tick
             * count is being unwound (when the scheduler is being unlocked). */
            if( xPendedTicks == ( TickType_t ) 0 )
 8002e7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <xTaskIncrementTick+0x218>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <xTaskIncrementTick+0x1ce>
            {
                vApplicationTickHook();
 8002e82:	f7fd fe36 	bl	8000af2 <vApplicationTickHook>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8002e86:	4b13      	ldr	r3, [pc, #76]	@ (8002ed4 <xTaskIncrementTick+0x21c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d009      	beq.n	8002ea2 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	e006      	b.n	8002ea2 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002e94:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <xTaskIncrementTick+0x218>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed0 <xTaskIncrementTick+0x218>)
 8002e9c:	6013      	str	r3, [r2, #0]

        /* The tick hook gets called at regular intervals, even if the
         * scheduler is locked. */
        #if ( configUSE_TICK_HOOK == 1 )
        {
            vApplicationTickHook();
 8002e9e:	f7fd fe28 	bl	8000af2 <vApplicationTickHook>
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8002ea2:	69fb      	ldr	r3, [r7, #28]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3720      	adds	r7, #32
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20003db8 	.word	0x20003db8
 8002eb0:	20003d94 	.word	0x20003d94
 8002eb4:	20003d48 	.word	0x20003d48
 8002eb8:	20003d4c 	.word	0x20003d4c
 8002ebc:	20003da8 	.word	0x20003da8
 8002ec0:	20003db0 	.word	0x20003db0
 8002ec4:	20003d98 	.word	0x20003d98
 8002ec8:	20003cbc 	.word	0x20003cbc
 8002ecc:	20003cb8 	.word	0x20003cb8
 8002ed0:	20003da0 	.word	0x20003da0
 8002ed4:	20003da4 	.word	0x20003da4

08002ed8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002ede:	4b34      	ldr	r3, [pc, #208]	@ (8002fb0 <vTaskSwitchContext+0xd8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002ee6:	4b33      	ldr	r3, [pc, #204]	@ (8002fb4 <vTaskSwitchContext+0xdc>)
 8002ee8:	2201      	movs	r2, #1
 8002eea:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002eec:	e05b      	b.n	8002fa6 <vTaskSwitchContext+0xce>
            xYieldPendings[ 0 ] = pdFALSE;
 8002eee:	4b31      	ldr	r3, [pc, #196]	@ (8002fb4 <vTaskSwitchContext+0xdc>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8002ef4:	4b30      	ldr	r3, [pc, #192]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8002f00:	61bb      	str	r3, [r7, #24]
 8002f02:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d916      	bls.n	8002f40 <vTaskSwitchContext+0x68>
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d111      	bne.n	8002f40 <vTaskSwitchContext+0x68>
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	3304      	adds	r3, #4
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d10b      	bne.n	8002f40 <vTaskSwitchContext+0x68>
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d105      	bne.n	8002f40 <vTaskSwitchContext+0x68>
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	330c      	adds	r3, #12
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d009      	beq.n	8002f54 <vTaskSwitchContext+0x7c>
 8002f40:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3334      	adds	r3, #52	@ 0x34
 8002f46:	617b      	str	r3, [r7, #20]
 8002f48:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6979      	ldr	r1, [r7, #20]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd fdc8 	bl	8000ae4 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002f54:	4b19      	ldr	r3, [pc, #100]	@ (8002fbc <vTaskSwitchContext+0xe4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	f1c3 031f 	rsb	r3, r3, #31
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4a12      	ldr	r2, [pc, #72]	@ (8002fc0 <vTaskSwitchContext+0xe8>)
 8002f76:	4413      	add	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	605a      	str	r2, [r3, #4]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	3308      	adds	r3, #8
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d103      	bne.n	8002f98 <vTaskSwitchContext+0xc0>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	605a      	str	r2, [r3, #4]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	4a06      	ldr	r2, [pc, #24]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002fa0:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002fa2:	4b05      	ldr	r3, [pc, #20]	@ (8002fb8 <vTaskSwitchContext+0xe0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
    }
 8002fa6:	bf00      	nop
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20003db8 	.word	0x20003db8
 8002fb4:	20003da4 	.word	0x20003da4
 8002fb8:	20003cb8 	.word	0x20003cb8
 8002fbc:	20003d98 	.word	0x20003d98
 8002fc0:	20003cbc 	.word	0x20003cbc

08002fc4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002fcc:	f000 f852 	bl	8003074 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8002fd0:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <prvIdleTask+0x28>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d9f9      	bls.n	8002fcc <prvIdleTask+0x8>
            {
                taskYIELD();
 8002fd8:	4b05      	ldr	r3, [pc, #20]	@ (8002ff0 <prvIdleTask+0x2c>)
 8002fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002fe8:	e7f0      	b.n	8002fcc <prvIdleTask+0x8>
 8002fea:	bf00      	nop
 8002fec:	20003cbc 	.word	0x20003cbc
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	607b      	str	r3, [r7, #4]
 8002ffe:	e00c      	b.n	800301a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	4613      	mov	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4a12      	ldr	r2, [pc, #72]	@ (8003054 <prvInitialiseTaskLists+0x60>)
 800300c:	4413      	add	r3, r2
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff fab0 	bl	8002574 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3301      	adds	r3, #1
 8003018:	607b      	str	r3, [r7, #4]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b04      	cmp	r3, #4
 800301e:	d9ef      	bls.n	8003000 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003020:	480d      	ldr	r0, [pc, #52]	@ (8003058 <prvInitialiseTaskLists+0x64>)
 8003022:	f7ff faa7 	bl	8002574 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003026:	480d      	ldr	r0, [pc, #52]	@ (800305c <prvInitialiseTaskLists+0x68>)
 8003028:	f7ff faa4 	bl	8002574 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800302c:	480c      	ldr	r0, [pc, #48]	@ (8003060 <prvInitialiseTaskLists+0x6c>)
 800302e:	f7ff faa1 	bl	8002574 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003032:	480c      	ldr	r0, [pc, #48]	@ (8003064 <prvInitialiseTaskLists+0x70>)
 8003034:	f7ff fa9e 	bl	8002574 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003038:	480b      	ldr	r0, [pc, #44]	@ (8003068 <prvInitialiseTaskLists+0x74>)
 800303a:	f7ff fa9b 	bl	8002574 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800303e:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <prvInitialiseTaskLists+0x78>)
 8003040:	4a05      	ldr	r2, [pc, #20]	@ (8003058 <prvInitialiseTaskLists+0x64>)
 8003042:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003044:	4b0a      	ldr	r3, [pc, #40]	@ (8003070 <prvInitialiseTaskLists+0x7c>)
 8003046:	4a05      	ldr	r2, [pc, #20]	@ (800305c <prvInitialiseTaskLists+0x68>)
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20003cbc 	.word	0x20003cbc
 8003058:	20003d20 	.word	0x20003d20
 800305c:	20003d34 	.word	0x20003d34
 8003060:	20003d50 	.word	0x20003d50
 8003064:	20003d64 	.word	0x20003d64
 8003068:	20003d7c 	.word	0x20003d7c
 800306c:	20003d48 	.word	0x20003d48
 8003070:	20003d4c 	.word	0x20003d4c

08003074 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800307a:	e019      	b.n	80030b0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800307c:	f7ff f826 	bl	80020cc <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003080:	4b10      	ldr	r3, [pc, #64]	@ (80030c4 <prvCheckTasksWaitingTermination+0x50>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3304      	adds	r3, #4
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fad7 	bl	8002640 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8003092:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <prvCheckTasksWaitingTermination+0x54>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	3b01      	subs	r3, #1
 8003098:	4a0b      	ldr	r2, [pc, #44]	@ (80030c8 <prvCheckTasksWaitingTermination+0x54>)
 800309a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800309c:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <prvCheckTasksWaitingTermination+0x58>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	3b01      	subs	r3, #1
 80030a2:	4a0a      	ldr	r2, [pc, #40]	@ (80030cc <prvCheckTasksWaitingTermination+0x58>)
 80030a4:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80030a6:	f7ff f82b 	bl	8002100 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f810 	bl	80030d0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030b0:	4b06      	ldr	r3, [pc, #24]	@ (80030cc <prvCheckTasksWaitingTermination+0x58>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1e1      	bne.n	800307c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20003d64 	.word	0x20003d64
 80030c8:	20003d90 	.word	0x20003d90
 80030cc:	20003d78 	.word	0x20003d78

080030d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff f957 	bl	8002390 <vPortFree>
            vPortFree( pxTCB );
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff f954 	bl	8002390 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80030e8:	bf00      	nop
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <prvResetNextTaskUnblockTime+0x30>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d104      	bne.n	8003108 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80030fe:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <prvResetNextTaskUnblockTime+0x34>)
 8003100:	f04f 32ff 	mov.w	r2, #4294967295
 8003104:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003106:	e005      	b.n	8003114 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003108:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <prvResetNextTaskUnblockTime+0x30>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a04      	ldr	r2, [pc, #16]	@ (8003124 <prvResetNextTaskUnblockTime+0x34>)
 8003112:	6013      	str	r3, [r2, #0]
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20003d48 	.word	0x20003d48
 8003124:	20003db0 	.word	0x20003db0

08003128 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b088      	sub	sp, #32
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003132:	4b37      	ldr	r3, [pc, #220]	@ (8003210 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8003138:	4b36      	ldr	r3, [pc, #216]	@ (8003214 <prvAddCurrentTaskToDelayedList+0xec>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800313e:	4b36      	ldr	r3, [pc, #216]	@ (8003218 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003144:	4b35      	ldr	r3, [pc, #212]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	3304      	adds	r3, #4
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff fa78 	bl	8002640 <uxListRemove>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10b      	bne.n	800316e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003156:	4b31      	ldr	r3, [pc, #196]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315c:	2201      	movs	r2, #1
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43da      	mvns	r2, r3
 8003164:	4b2e      	ldr	r3, [pc, #184]	@ (8003220 <prvAddCurrentTaskToDelayedList+0xf8>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4013      	ands	r3, r2
 800316a:	4a2d      	ldr	r2, [pc, #180]	@ (8003220 <prvAddCurrentTaskToDelayedList+0xf8>)
 800316c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003174:	d124      	bne.n	80031c0 <prvAddCurrentTaskToDelayedList+0x98>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d021      	beq.n	80031c0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800317c:	4b29      	ldr	r3, [pc, #164]	@ (8003224 <prvAddCurrentTaskToDelayedList+0xfc>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	4b26      	ldr	r3, [pc, #152]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	609a      	str	r2, [r3, #8]
 800318a:	4b24      	ldr	r3, [pc, #144]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	6892      	ldr	r2, [r2, #8]
 8003192:	60da      	str	r2, [r3, #12]
 8003194:	4b21      	ldr	r3, [pc, #132]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	3204      	adds	r2, #4
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	4b1e      	ldr	r3, [pc, #120]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	1d1a      	adds	r2, r3, #4
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	609a      	str	r2, [r3, #8]
 80031aa:	4b1c      	ldr	r3, [pc, #112]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003224 <prvAddCurrentTaskToDelayedList+0xfc>)
 80031b0:	615a      	str	r2, [r3, #20]
 80031b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <prvAddCurrentTaskToDelayedList+0xfc>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	3301      	adds	r3, #1
 80031b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003224 <prvAddCurrentTaskToDelayedList+0xfc>)
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80031be:	e022      	b.n	8003206 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80031c0:	69fa      	ldr	r2, [r7, #28]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4413      	add	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80031c8:	4b14      	ldr	r3, [pc, #80]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d207      	bcs.n	80031e8 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80031d8:	4b10      	ldr	r3, [pc, #64]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3304      	adds	r3, #4
 80031de:	4619      	mov	r1, r3
 80031e0:	6978      	ldr	r0, [r7, #20]
 80031e2:	f7ff f9f4 	bl	80025ce <vListInsert>
}
 80031e6:	e00e      	b.n	8003206 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80031e8:	4b0c      	ldr	r3, [pc, #48]	@ (800321c <prvAddCurrentTaskToDelayedList+0xf4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	3304      	adds	r3, #4
 80031ee:	4619      	mov	r1, r3
 80031f0:	69b8      	ldr	r0, [r7, #24]
 80031f2:	f7ff f9ec 	bl	80025ce <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80031f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <prvAddCurrentTaskToDelayedList+0x100>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d202      	bcs.n	8003206 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8003200:	4a09      	ldr	r2, [pc, #36]	@ (8003228 <prvAddCurrentTaskToDelayedList+0x100>)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6013      	str	r3, [r2, #0]
}
 8003206:	bf00      	nop
 8003208:	3720      	adds	r7, #32
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20003d94 	.word	0x20003d94
 8003214:	20003d48 	.word	0x20003d48
 8003218:	20003d4c 	.word	0x20003d4c
 800321c:	20003cb8 	.word	0x20003cb8
 8003220:	20003d98 	.word	0x20003d98
 8003224:	20003d7c 	.word	0x20003d7c
 8003228:	20003db0 	.word	0x20003db0

0800322c <std>:
 800322c:	2300      	movs	r3, #0
 800322e:	b510      	push	{r4, lr}
 8003230:	4604      	mov	r4, r0
 8003232:	e9c0 3300 	strd	r3, r3, [r0]
 8003236:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800323a:	6083      	str	r3, [r0, #8]
 800323c:	8181      	strh	r1, [r0, #12]
 800323e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003240:	81c2      	strh	r2, [r0, #14]
 8003242:	6183      	str	r3, [r0, #24]
 8003244:	4619      	mov	r1, r3
 8003246:	2208      	movs	r2, #8
 8003248:	305c      	adds	r0, #92	@ 0x5c
 800324a:	f000 f906 	bl	800345a <memset>
 800324e:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <std+0x58>)
 8003250:	6263      	str	r3, [r4, #36]	@ 0x24
 8003252:	4b0d      	ldr	r3, [pc, #52]	@ (8003288 <std+0x5c>)
 8003254:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003256:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <std+0x60>)
 8003258:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800325a:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <std+0x64>)
 800325c:	6323      	str	r3, [r4, #48]	@ 0x30
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <std+0x68>)
 8003260:	6224      	str	r4, [r4, #32]
 8003262:	429c      	cmp	r4, r3
 8003264:	d006      	beq.n	8003274 <std+0x48>
 8003266:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800326a:	4294      	cmp	r4, r2
 800326c:	d002      	beq.n	8003274 <std+0x48>
 800326e:	33d0      	adds	r3, #208	@ 0xd0
 8003270:	429c      	cmp	r4, r3
 8003272:	d105      	bne.n	8003280 <std+0x54>
 8003274:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800327c:	f000 b966 	b.w	800354c <__retarget_lock_init_recursive>
 8003280:	bd10      	pop	{r4, pc}
 8003282:	bf00      	nop
 8003284:	080033d5 	.word	0x080033d5
 8003288:	080033f7 	.word	0x080033f7
 800328c:	0800342f 	.word	0x0800342f
 8003290:	08003453 	.word	0x08003453
 8003294:	20003dbc 	.word	0x20003dbc

08003298 <stdio_exit_handler>:
 8003298:	4a02      	ldr	r2, [pc, #8]	@ (80032a4 <stdio_exit_handler+0xc>)
 800329a:	4903      	ldr	r1, [pc, #12]	@ (80032a8 <stdio_exit_handler+0x10>)
 800329c:	4803      	ldr	r0, [pc, #12]	@ (80032ac <stdio_exit_handler+0x14>)
 800329e:	f000 b869 	b.w	8003374 <_fwalk_sglue>
 80032a2:	bf00      	nop
 80032a4:	20000018 	.word	0x20000018
 80032a8:	08003ded 	.word	0x08003ded
 80032ac:	20000028 	.word	0x20000028

080032b0 <cleanup_stdio>:
 80032b0:	6841      	ldr	r1, [r0, #4]
 80032b2:	4b0c      	ldr	r3, [pc, #48]	@ (80032e4 <cleanup_stdio+0x34>)
 80032b4:	4299      	cmp	r1, r3
 80032b6:	b510      	push	{r4, lr}
 80032b8:	4604      	mov	r4, r0
 80032ba:	d001      	beq.n	80032c0 <cleanup_stdio+0x10>
 80032bc:	f000 fd96 	bl	8003dec <_fflush_r>
 80032c0:	68a1      	ldr	r1, [r4, #8]
 80032c2:	4b09      	ldr	r3, [pc, #36]	@ (80032e8 <cleanup_stdio+0x38>)
 80032c4:	4299      	cmp	r1, r3
 80032c6:	d002      	beq.n	80032ce <cleanup_stdio+0x1e>
 80032c8:	4620      	mov	r0, r4
 80032ca:	f000 fd8f 	bl	8003dec <_fflush_r>
 80032ce:	68e1      	ldr	r1, [r4, #12]
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <cleanup_stdio+0x3c>)
 80032d2:	4299      	cmp	r1, r3
 80032d4:	d004      	beq.n	80032e0 <cleanup_stdio+0x30>
 80032d6:	4620      	mov	r0, r4
 80032d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032dc:	f000 bd86 	b.w	8003dec <_fflush_r>
 80032e0:	bd10      	pop	{r4, pc}
 80032e2:	bf00      	nop
 80032e4:	20003dbc 	.word	0x20003dbc
 80032e8:	20003e24 	.word	0x20003e24
 80032ec:	20003e8c 	.word	0x20003e8c

080032f0 <global_stdio_init.part.0>:
 80032f0:	b510      	push	{r4, lr}
 80032f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <global_stdio_init.part.0+0x30>)
 80032f4:	4c0b      	ldr	r4, [pc, #44]	@ (8003324 <global_stdio_init.part.0+0x34>)
 80032f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003328 <global_stdio_init.part.0+0x38>)
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	4620      	mov	r0, r4
 80032fc:	2200      	movs	r2, #0
 80032fe:	2104      	movs	r1, #4
 8003300:	f7ff ff94 	bl	800322c <std>
 8003304:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003308:	2201      	movs	r2, #1
 800330a:	2109      	movs	r1, #9
 800330c:	f7ff ff8e 	bl	800322c <std>
 8003310:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003314:	2202      	movs	r2, #2
 8003316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800331a:	2112      	movs	r1, #18
 800331c:	f7ff bf86 	b.w	800322c <std>
 8003320:	20003ef4 	.word	0x20003ef4
 8003324:	20003dbc 	.word	0x20003dbc
 8003328:	08003299 	.word	0x08003299

0800332c <__sfp_lock_acquire>:
 800332c:	4801      	ldr	r0, [pc, #4]	@ (8003334 <__sfp_lock_acquire+0x8>)
 800332e:	f000 b90e 	b.w	800354e <__retarget_lock_acquire_recursive>
 8003332:	bf00      	nop
 8003334:	20003efd 	.word	0x20003efd

08003338 <__sfp_lock_release>:
 8003338:	4801      	ldr	r0, [pc, #4]	@ (8003340 <__sfp_lock_release+0x8>)
 800333a:	f000 b909 	b.w	8003550 <__retarget_lock_release_recursive>
 800333e:	bf00      	nop
 8003340:	20003efd 	.word	0x20003efd

08003344 <__sinit>:
 8003344:	b510      	push	{r4, lr}
 8003346:	4604      	mov	r4, r0
 8003348:	f7ff fff0 	bl	800332c <__sfp_lock_acquire>
 800334c:	6a23      	ldr	r3, [r4, #32]
 800334e:	b11b      	cbz	r3, 8003358 <__sinit+0x14>
 8003350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003354:	f7ff bff0 	b.w	8003338 <__sfp_lock_release>
 8003358:	4b04      	ldr	r3, [pc, #16]	@ (800336c <__sinit+0x28>)
 800335a:	6223      	str	r3, [r4, #32]
 800335c:	4b04      	ldr	r3, [pc, #16]	@ (8003370 <__sinit+0x2c>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1f5      	bne.n	8003350 <__sinit+0xc>
 8003364:	f7ff ffc4 	bl	80032f0 <global_stdio_init.part.0>
 8003368:	e7f2      	b.n	8003350 <__sinit+0xc>
 800336a:	bf00      	nop
 800336c:	080032b1 	.word	0x080032b1
 8003370:	20003ef4 	.word	0x20003ef4

08003374 <_fwalk_sglue>:
 8003374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003378:	4607      	mov	r7, r0
 800337a:	4688      	mov	r8, r1
 800337c:	4614      	mov	r4, r2
 800337e:	2600      	movs	r6, #0
 8003380:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003384:	f1b9 0901 	subs.w	r9, r9, #1
 8003388:	d505      	bpl.n	8003396 <_fwalk_sglue+0x22>
 800338a:	6824      	ldr	r4, [r4, #0]
 800338c:	2c00      	cmp	r4, #0
 800338e:	d1f7      	bne.n	8003380 <_fwalk_sglue+0xc>
 8003390:	4630      	mov	r0, r6
 8003392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003396:	89ab      	ldrh	r3, [r5, #12]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d907      	bls.n	80033ac <_fwalk_sglue+0x38>
 800339c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033a0:	3301      	adds	r3, #1
 80033a2:	d003      	beq.n	80033ac <_fwalk_sglue+0x38>
 80033a4:	4629      	mov	r1, r5
 80033a6:	4638      	mov	r0, r7
 80033a8:	47c0      	blx	r8
 80033aa:	4306      	orrs	r6, r0
 80033ac:	3568      	adds	r5, #104	@ 0x68
 80033ae:	e7e9      	b.n	8003384 <_fwalk_sglue+0x10>

080033b0 <iprintf>:
 80033b0:	b40f      	push	{r0, r1, r2, r3}
 80033b2:	b507      	push	{r0, r1, r2, lr}
 80033b4:	4906      	ldr	r1, [pc, #24]	@ (80033d0 <iprintf+0x20>)
 80033b6:	ab04      	add	r3, sp, #16
 80033b8:	6808      	ldr	r0, [r1, #0]
 80033ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80033be:	6881      	ldr	r1, [r0, #8]
 80033c0:	9301      	str	r3, [sp, #4]
 80033c2:	f000 f9e9 	bl	8003798 <_vfiprintf_r>
 80033c6:	b003      	add	sp, #12
 80033c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80033cc:	b004      	add	sp, #16
 80033ce:	4770      	bx	lr
 80033d0:	20000024 	.word	0x20000024

080033d4 <__sread>:
 80033d4:	b510      	push	{r4, lr}
 80033d6:	460c      	mov	r4, r1
 80033d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033dc:	f000 f868 	bl	80034b0 <_read_r>
 80033e0:	2800      	cmp	r0, #0
 80033e2:	bfab      	itete	ge
 80033e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80033e6:	89a3      	ldrhlt	r3, [r4, #12]
 80033e8:	181b      	addge	r3, r3, r0
 80033ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80033ee:	bfac      	ite	ge
 80033f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80033f2:	81a3      	strhlt	r3, [r4, #12]
 80033f4:	bd10      	pop	{r4, pc}

080033f6 <__swrite>:
 80033f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033fa:	461f      	mov	r7, r3
 80033fc:	898b      	ldrh	r3, [r1, #12]
 80033fe:	05db      	lsls	r3, r3, #23
 8003400:	4605      	mov	r5, r0
 8003402:	460c      	mov	r4, r1
 8003404:	4616      	mov	r6, r2
 8003406:	d505      	bpl.n	8003414 <__swrite+0x1e>
 8003408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800340c:	2302      	movs	r3, #2
 800340e:	2200      	movs	r2, #0
 8003410:	f000 f83c 	bl	800348c <_lseek_r>
 8003414:	89a3      	ldrh	r3, [r4, #12]
 8003416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800341a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800341e:	81a3      	strh	r3, [r4, #12]
 8003420:	4632      	mov	r2, r6
 8003422:	463b      	mov	r3, r7
 8003424:	4628      	mov	r0, r5
 8003426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800342a:	f000 b853 	b.w	80034d4 <_write_r>

0800342e <__sseek>:
 800342e:	b510      	push	{r4, lr}
 8003430:	460c      	mov	r4, r1
 8003432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003436:	f000 f829 	bl	800348c <_lseek_r>
 800343a:	1c43      	adds	r3, r0, #1
 800343c:	89a3      	ldrh	r3, [r4, #12]
 800343e:	bf15      	itete	ne
 8003440:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800344a:	81a3      	strheq	r3, [r4, #12]
 800344c:	bf18      	it	ne
 800344e:	81a3      	strhne	r3, [r4, #12]
 8003450:	bd10      	pop	{r4, pc}

08003452 <__sclose>:
 8003452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003456:	f000 b809 	b.w	800346c <_close_r>

0800345a <memset>:
 800345a:	4402      	add	r2, r0
 800345c:	4603      	mov	r3, r0
 800345e:	4293      	cmp	r3, r2
 8003460:	d100      	bne.n	8003464 <memset+0xa>
 8003462:	4770      	bx	lr
 8003464:	f803 1b01 	strb.w	r1, [r3], #1
 8003468:	e7f9      	b.n	800345e <memset+0x4>
	...

0800346c <_close_r>:
 800346c:	b538      	push	{r3, r4, r5, lr}
 800346e:	4d06      	ldr	r5, [pc, #24]	@ (8003488 <_close_r+0x1c>)
 8003470:	2300      	movs	r3, #0
 8003472:	4604      	mov	r4, r0
 8003474:	4608      	mov	r0, r1
 8003476:	602b      	str	r3, [r5, #0]
 8003478:	f7fd fd4e 	bl	8000f18 <_close>
 800347c:	1c43      	adds	r3, r0, #1
 800347e:	d102      	bne.n	8003486 <_close_r+0x1a>
 8003480:	682b      	ldr	r3, [r5, #0]
 8003482:	b103      	cbz	r3, 8003486 <_close_r+0x1a>
 8003484:	6023      	str	r3, [r4, #0]
 8003486:	bd38      	pop	{r3, r4, r5, pc}
 8003488:	20003ef8 	.word	0x20003ef8

0800348c <_lseek_r>:
 800348c:	b538      	push	{r3, r4, r5, lr}
 800348e:	4d07      	ldr	r5, [pc, #28]	@ (80034ac <_lseek_r+0x20>)
 8003490:	4604      	mov	r4, r0
 8003492:	4608      	mov	r0, r1
 8003494:	4611      	mov	r1, r2
 8003496:	2200      	movs	r2, #0
 8003498:	602a      	str	r2, [r5, #0]
 800349a:	461a      	mov	r2, r3
 800349c:	f7fd fd63 	bl	8000f66 <_lseek>
 80034a0:	1c43      	adds	r3, r0, #1
 80034a2:	d102      	bne.n	80034aa <_lseek_r+0x1e>
 80034a4:	682b      	ldr	r3, [r5, #0]
 80034a6:	b103      	cbz	r3, 80034aa <_lseek_r+0x1e>
 80034a8:	6023      	str	r3, [r4, #0]
 80034aa:	bd38      	pop	{r3, r4, r5, pc}
 80034ac:	20003ef8 	.word	0x20003ef8

080034b0 <_read_r>:
 80034b0:	b538      	push	{r3, r4, r5, lr}
 80034b2:	4d07      	ldr	r5, [pc, #28]	@ (80034d0 <_read_r+0x20>)
 80034b4:	4604      	mov	r4, r0
 80034b6:	4608      	mov	r0, r1
 80034b8:	4611      	mov	r1, r2
 80034ba:	2200      	movs	r2, #0
 80034bc:	602a      	str	r2, [r5, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	f7fd fcf1 	bl	8000ea6 <_read>
 80034c4:	1c43      	adds	r3, r0, #1
 80034c6:	d102      	bne.n	80034ce <_read_r+0x1e>
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	b103      	cbz	r3, 80034ce <_read_r+0x1e>
 80034cc:	6023      	str	r3, [r4, #0]
 80034ce:	bd38      	pop	{r3, r4, r5, pc}
 80034d0:	20003ef8 	.word	0x20003ef8

080034d4 <_write_r>:
 80034d4:	b538      	push	{r3, r4, r5, lr}
 80034d6:	4d07      	ldr	r5, [pc, #28]	@ (80034f4 <_write_r+0x20>)
 80034d8:	4604      	mov	r4, r0
 80034da:	4608      	mov	r0, r1
 80034dc:	4611      	mov	r1, r2
 80034de:	2200      	movs	r2, #0
 80034e0:	602a      	str	r2, [r5, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	f7fd fcfc 	bl	8000ee0 <_write>
 80034e8:	1c43      	adds	r3, r0, #1
 80034ea:	d102      	bne.n	80034f2 <_write_r+0x1e>
 80034ec:	682b      	ldr	r3, [r5, #0]
 80034ee:	b103      	cbz	r3, 80034f2 <_write_r+0x1e>
 80034f0:	6023      	str	r3, [r4, #0]
 80034f2:	bd38      	pop	{r3, r4, r5, pc}
 80034f4:	20003ef8 	.word	0x20003ef8

080034f8 <__errno>:
 80034f8:	4b01      	ldr	r3, [pc, #4]	@ (8003500 <__errno+0x8>)
 80034fa:	6818      	ldr	r0, [r3, #0]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	20000024 	.word	0x20000024

08003504 <__libc_init_array>:
 8003504:	b570      	push	{r4, r5, r6, lr}
 8003506:	4d0d      	ldr	r5, [pc, #52]	@ (800353c <__libc_init_array+0x38>)
 8003508:	4c0d      	ldr	r4, [pc, #52]	@ (8003540 <__libc_init_array+0x3c>)
 800350a:	1b64      	subs	r4, r4, r5
 800350c:	10a4      	asrs	r4, r4, #2
 800350e:	2600      	movs	r6, #0
 8003510:	42a6      	cmp	r6, r4
 8003512:	d109      	bne.n	8003528 <__libc_init_array+0x24>
 8003514:	4d0b      	ldr	r5, [pc, #44]	@ (8003544 <__libc_init_array+0x40>)
 8003516:	4c0c      	ldr	r4, [pc, #48]	@ (8003548 <__libc_init_array+0x44>)
 8003518:	f000 fdb8 	bl	800408c <_init>
 800351c:	1b64      	subs	r4, r4, r5
 800351e:	10a4      	asrs	r4, r4, #2
 8003520:	2600      	movs	r6, #0
 8003522:	42a6      	cmp	r6, r4
 8003524:	d105      	bne.n	8003532 <__libc_init_array+0x2e>
 8003526:	bd70      	pop	{r4, r5, r6, pc}
 8003528:	f855 3b04 	ldr.w	r3, [r5], #4
 800352c:	4798      	blx	r3
 800352e:	3601      	adds	r6, #1
 8003530:	e7ee      	b.n	8003510 <__libc_init_array+0xc>
 8003532:	f855 3b04 	ldr.w	r3, [r5], #4
 8003536:	4798      	blx	r3
 8003538:	3601      	adds	r6, #1
 800353a:	e7f2      	b.n	8003522 <__libc_init_array+0x1e>
 800353c:	080041ec 	.word	0x080041ec
 8003540:	080041ec 	.word	0x080041ec
 8003544:	080041ec 	.word	0x080041ec
 8003548:	080041f0 	.word	0x080041f0

0800354c <__retarget_lock_init_recursive>:
 800354c:	4770      	bx	lr

0800354e <__retarget_lock_acquire_recursive>:
 800354e:	4770      	bx	lr

08003550 <__retarget_lock_release_recursive>:
 8003550:	4770      	bx	lr
	...

08003554 <_free_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	4605      	mov	r5, r0
 8003558:	2900      	cmp	r1, #0
 800355a:	d041      	beq.n	80035e0 <_free_r+0x8c>
 800355c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003560:	1f0c      	subs	r4, r1, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	bfb8      	it	lt
 8003566:	18e4      	addlt	r4, r4, r3
 8003568:	f000 f8e0 	bl	800372c <__malloc_lock>
 800356c:	4a1d      	ldr	r2, [pc, #116]	@ (80035e4 <_free_r+0x90>)
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	b933      	cbnz	r3, 8003580 <_free_r+0x2c>
 8003572:	6063      	str	r3, [r4, #4]
 8003574:	6014      	str	r4, [r2, #0]
 8003576:	4628      	mov	r0, r5
 8003578:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800357c:	f000 b8dc 	b.w	8003738 <__malloc_unlock>
 8003580:	42a3      	cmp	r3, r4
 8003582:	d908      	bls.n	8003596 <_free_r+0x42>
 8003584:	6820      	ldr	r0, [r4, #0]
 8003586:	1821      	adds	r1, r4, r0
 8003588:	428b      	cmp	r3, r1
 800358a:	bf01      	itttt	eq
 800358c:	6819      	ldreq	r1, [r3, #0]
 800358e:	685b      	ldreq	r3, [r3, #4]
 8003590:	1809      	addeq	r1, r1, r0
 8003592:	6021      	streq	r1, [r4, #0]
 8003594:	e7ed      	b.n	8003572 <_free_r+0x1e>
 8003596:	461a      	mov	r2, r3
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	b10b      	cbz	r3, 80035a0 <_free_r+0x4c>
 800359c:	42a3      	cmp	r3, r4
 800359e:	d9fa      	bls.n	8003596 <_free_r+0x42>
 80035a0:	6811      	ldr	r1, [r2, #0]
 80035a2:	1850      	adds	r0, r2, r1
 80035a4:	42a0      	cmp	r0, r4
 80035a6:	d10b      	bne.n	80035c0 <_free_r+0x6c>
 80035a8:	6820      	ldr	r0, [r4, #0]
 80035aa:	4401      	add	r1, r0
 80035ac:	1850      	adds	r0, r2, r1
 80035ae:	4283      	cmp	r3, r0
 80035b0:	6011      	str	r1, [r2, #0]
 80035b2:	d1e0      	bne.n	8003576 <_free_r+0x22>
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	6053      	str	r3, [r2, #4]
 80035ba:	4408      	add	r0, r1
 80035bc:	6010      	str	r0, [r2, #0]
 80035be:	e7da      	b.n	8003576 <_free_r+0x22>
 80035c0:	d902      	bls.n	80035c8 <_free_r+0x74>
 80035c2:	230c      	movs	r3, #12
 80035c4:	602b      	str	r3, [r5, #0]
 80035c6:	e7d6      	b.n	8003576 <_free_r+0x22>
 80035c8:	6820      	ldr	r0, [r4, #0]
 80035ca:	1821      	adds	r1, r4, r0
 80035cc:	428b      	cmp	r3, r1
 80035ce:	bf04      	itt	eq
 80035d0:	6819      	ldreq	r1, [r3, #0]
 80035d2:	685b      	ldreq	r3, [r3, #4]
 80035d4:	6063      	str	r3, [r4, #4]
 80035d6:	bf04      	itt	eq
 80035d8:	1809      	addeq	r1, r1, r0
 80035da:	6021      	streq	r1, [r4, #0]
 80035dc:	6054      	str	r4, [r2, #4]
 80035de:	e7ca      	b.n	8003576 <_free_r+0x22>
 80035e0:	bd38      	pop	{r3, r4, r5, pc}
 80035e2:	bf00      	nop
 80035e4:	20003f04 	.word	0x20003f04

080035e8 <sbrk_aligned>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	4e0f      	ldr	r6, [pc, #60]	@ (8003628 <sbrk_aligned+0x40>)
 80035ec:	460c      	mov	r4, r1
 80035ee:	6831      	ldr	r1, [r6, #0]
 80035f0:	4605      	mov	r5, r0
 80035f2:	b911      	cbnz	r1, 80035fa <sbrk_aligned+0x12>
 80035f4:	f000 fcb6 	bl	8003f64 <_sbrk_r>
 80035f8:	6030      	str	r0, [r6, #0]
 80035fa:	4621      	mov	r1, r4
 80035fc:	4628      	mov	r0, r5
 80035fe:	f000 fcb1 	bl	8003f64 <_sbrk_r>
 8003602:	1c43      	adds	r3, r0, #1
 8003604:	d103      	bne.n	800360e <sbrk_aligned+0x26>
 8003606:	f04f 34ff 	mov.w	r4, #4294967295
 800360a:	4620      	mov	r0, r4
 800360c:	bd70      	pop	{r4, r5, r6, pc}
 800360e:	1cc4      	adds	r4, r0, #3
 8003610:	f024 0403 	bic.w	r4, r4, #3
 8003614:	42a0      	cmp	r0, r4
 8003616:	d0f8      	beq.n	800360a <sbrk_aligned+0x22>
 8003618:	1a21      	subs	r1, r4, r0
 800361a:	4628      	mov	r0, r5
 800361c:	f000 fca2 	bl	8003f64 <_sbrk_r>
 8003620:	3001      	adds	r0, #1
 8003622:	d1f2      	bne.n	800360a <sbrk_aligned+0x22>
 8003624:	e7ef      	b.n	8003606 <sbrk_aligned+0x1e>
 8003626:	bf00      	nop
 8003628:	20003f00 	.word	0x20003f00

0800362c <_malloc_r>:
 800362c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003630:	1ccd      	adds	r5, r1, #3
 8003632:	f025 0503 	bic.w	r5, r5, #3
 8003636:	3508      	adds	r5, #8
 8003638:	2d0c      	cmp	r5, #12
 800363a:	bf38      	it	cc
 800363c:	250c      	movcc	r5, #12
 800363e:	2d00      	cmp	r5, #0
 8003640:	4606      	mov	r6, r0
 8003642:	db01      	blt.n	8003648 <_malloc_r+0x1c>
 8003644:	42a9      	cmp	r1, r5
 8003646:	d904      	bls.n	8003652 <_malloc_r+0x26>
 8003648:	230c      	movs	r3, #12
 800364a:	6033      	str	r3, [r6, #0]
 800364c:	2000      	movs	r0, #0
 800364e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003652:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003728 <_malloc_r+0xfc>
 8003656:	f000 f869 	bl	800372c <__malloc_lock>
 800365a:	f8d8 3000 	ldr.w	r3, [r8]
 800365e:	461c      	mov	r4, r3
 8003660:	bb44      	cbnz	r4, 80036b4 <_malloc_r+0x88>
 8003662:	4629      	mov	r1, r5
 8003664:	4630      	mov	r0, r6
 8003666:	f7ff ffbf 	bl	80035e8 <sbrk_aligned>
 800366a:	1c43      	adds	r3, r0, #1
 800366c:	4604      	mov	r4, r0
 800366e:	d158      	bne.n	8003722 <_malloc_r+0xf6>
 8003670:	f8d8 4000 	ldr.w	r4, [r8]
 8003674:	4627      	mov	r7, r4
 8003676:	2f00      	cmp	r7, #0
 8003678:	d143      	bne.n	8003702 <_malloc_r+0xd6>
 800367a:	2c00      	cmp	r4, #0
 800367c:	d04b      	beq.n	8003716 <_malloc_r+0xea>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	4639      	mov	r1, r7
 8003682:	4630      	mov	r0, r6
 8003684:	eb04 0903 	add.w	r9, r4, r3
 8003688:	f000 fc6c 	bl	8003f64 <_sbrk_r>
 800368c:	4581      	cmp	r9, r0
 800368e:	d142      	bne.n	8003716 <_malloc_r+0xea>
 8003690:	6821      	ldr	r1, [r4, #0]
 8003692:	1a6d      	subs	r5, r5, r1
 8003694:	4629      	mov	r1, r5
 8003696:	4630      	mov	r0, r6
 8003698:	f7ff ffa6 	bl	80035e8 <sbrk_aligned>
 800369c:	3001      	adds	r0, #1
 800369e:	d03a      	beq.n	8003716 <_malloc_r+0xea>
 80036a0:	6823      	ldr	r3, [r4, #0]
 80036a2:	442b      	add	r3, r5
 80036a4:	6023      	str	r3, [r4, #0]
 80036a6:	f8d8 3000 	ldr.w	r3, [r8]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	bb62      	cbnz	r2, 8003708 <_malloc_r+0xdc>
 80036ae:	f8c8 7000 	str.w	r7, [r8]
 80036b2:	e00f      	b.n	80036d4 <_malloc_r+0xa8>
 80036b4:	6822      	ldr	r2, [r4, #0]
 80036b6:	1b52      	subs	r2, r2, r5
 80036b8:	d420      	bmi.n	80036fc <_malloc_r+0xd0>
 80036ba:	2a0b      	cmp	r2, #11
 80036bc:	d917      	bls.n	80036ee <_malloc_r+0xc2>
 80036be:	1961      	adds	r1, r4, r5
 80036c0:	42a3      	cmp	r3, r4
 80036c2:	6025      	str	r5, [r4, #0]
 80036c4:	bf18      	it	ne
 80036c6:	6059      	strne	r1, [r3, #4]
 80036c8:	6863      	ldr	r3, [r4, #4]
 80036ca:	bf08      	it	eq
 80036cc:	f8c8 1000 	streq.w	r1, [r8]
 80036d0:	5162      	str	r2, [r4, r5]
 80036d2:	604b      	str	r3, [r1, #4]
 80036d4:	4630      	mov	r0, r6
 80036d6:	f000 f82f 	bl	8003738 <__malloc_unlock>
 80036da:	f104 000b 	add.w	r0, r4, #11
 80036de:	1d23      	adds	r3, r4, #4
 80036e0:	f020 0007 	bic.w	r0, r0, #7
 80036e4:	1ac2      	subs	r2, r0, r3
 80036e6:	bf1c      	itt	ne
 80036e8:	1a1b      	subne	r3, r3, r0
 80036ea:	50a3      	strne	r3, [r4, r2]
 80036ec:	e7af      	b.n	800364e <_malloc_r+0x22>
 80036ee:	6862      	ldr	r2, [r4, #4]
 80036f0:	42a3      	cmp	r3, r4
 80036f2:	bf0c      	ite	eq
 80036f4:	f8c8 2000 	streq.w	r2, [r8]
 80036f8:	605a      	strne	r2, [r3, #4]
 80036fa:	e7eb      	b.n	80036d4 <_malloc_r+0xa8>
 80036fc:	4623      	mov	r3, r4
 80036fe:	6864      	ldr	r4, [r4, #4]
 8003700:	e7ae      	b.n	8003660 <_malloc_r+0x34>
 8003702:	463c      	mov	r4, r7
 8003704:	687f      	ldr	r7, [r7, #4]
 8003706:	e7b6      	b.n	8003676 <_malloc_r+0x4a>
 8003708:	461a      	mov	r2, r3
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	42a3      	cmp	r3, r4
 800370e:	d1fb      	bne.n	8003708 <_malloc_r+0xdc>
 8003710:	2300      	movs	r3, #0
 8003712:	6053      	str	r3, [r2, #4]
 8003714:	e7de      	b.n	80036d4 <_malloc_r+0xa8>
 8003716:	230c      	movs	r3, #12
 8003718:	6033      	str	r3, [r6, #0]
 800371a:	4630      	mov	r0, r6
 800371c:	f000 f80c 	bl	8003738 <__malloc_unlock>
 8003720:	e794      	b.n	800364c <_malloc_r+0x20>
 8003722:	6005      	str	r5, [r0, #0]
 8003724:	e7d6      	b.n	80036d4 <_malloc_r+0xa8>
 8003726:	bf00      	nop
 8003728:	20003f04 	.word	0x20003f04

0800372c <__malloc_lock>:
 800372c:	4801      	ldr	r0, [pc, #4]	@ (8003734 <__malloc_lock+0x8>)
 800372e:	f7ff bf0e 	b.w	800354e <__retarget_lock_acquire_recursive>
 8003732:	bf00      	nop
 8003734:	20003efc 	.word	0x20003efc

08003738 <__malloc_unlock>:
 8003738:	4801      	ldr	r0, [pc, #4]	@ (8003740 <__malloc_unlock+0x8>)
 800373a:	f7ff bf09 	b.w	8003550 <__retarget_lock_release_recursive>
 800373e:	bf00      	nop
 8003740:	20003efc 	.word	0x20003efc

08003744 <__sfputc_r>:
 8003744:	6893      	ldr	r3, [r2, #8]
 8003746:	3b01      	subs	r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	b410      	push	{r4}
 800374c:	6093      	str	r3, [r2, #8]
 800374e:	da08      	bge.n	8003762 <__sfputc_r+0x1e>
 8003750:	6994      	ldr	r4, [r2, #24]
 8003752:	42a3      	cmp	r3, r4
 8003754:	db01      	blt.n	800375a <__sfputc_r+0x16>
 8003756:	290a      	cmp	r1, #10
 8003758:	d103      	bne.n	8003762 <__sfputc_r+0x1e>
 800375a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800375e:	f000 bb6d 	b.w	8003e3c <__swbuf_r>
 8003762:	6813      	ldr	r3, [r2, #0]
 8003764:	1c58      	adds	r0, r3, #1
 8003766:	6010      	str	r0, [r2, #0]
 8003768:	7019      	strb	r1, [r3, #0]
 800376a:	4608      	mov	r0, r1
 800376c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003770:	4770      	bx	lr

08003772 <__sfputs_r>:
 8003772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003774:	4606      	mov	r6, r0
 8003776:	460f      	mov	r7, r1
 8003778:	4614      	mov	r4, r2
 800377a:	18d5      	adds	r5, r2, r3
 800377c:	42ac      	cmp	r4, r5
 800377e:	d101      	bne.n	8003784 <__sfputs_r+0x12>
 8003780:	2000      	movs	r0, #0
 8003782:	e007      	b.n	8003794 <__sfputs_r+0x22>
 8003784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003788:	463a      	mov	r2, r7
 800378a:	4630      	mov	r0, r6
 800378c:	f7ff ffda 	bl	8003744 <__sfputc_r>
 8003790:	1c43      	adds	r3, r0, #1
 8003792:	d1f3      	bne.n	800377c <__sfputs_r+0xa>
 8003794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003798 <_vfiprintf_r>:
 8003798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800379c:	460d      	mov	r5, r1
 800379e:	b09d      	sub	sp, #116	@ 0x74
 80037a0:	4614      	mov	r4, r2
 80037a2:	4698      	mov	r8, r3
 80037a4:	4606      	mov	r6, r0
 80037a6:	b118      	cbz	r0, 80037b0 <_vfiprintf_r+0x18>
 80037a8:	6a03      	ldr	r3, [r0, #32]
 80037aa:	b90b      	cbnz	r3, 80037b0 <_vfiprintf_r+0x18>
 80037ac:	f7ff fdca 	bl	8003344 <__sinit>
 80037b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037b2:	07d9      	lsls	r1, r3, #31
 80037b4:	d405      	bmi.n	80037c2 <_vfiprintf_r+0x2a>
 80037b6:	89ab      	ldrh	r3, [r5, #12]
 80037b8:	059a      	lsls	r2, r3, #22
 80037ba:	d402      	bmi.n	80037c2 <_vfiprintf_r+0x2a>
 80037bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80037be:	f7ff fec6 	bl	800354e <__retarget_lock_acquire_recursive>
 80037c2:	89ab      	ldrh	r3, [r5, #12]
 80037c4:	071b      	lsls	r3, r3, #28
 80037c6:	d501      	bpl.n	80037cc <_vfiprintf_r+0x34>
 80037c8:	692b      	ldr	r3, [r5, #16]
 80037ca:	b99b      	cbnz	r3, 80037f4 <_vfiprintf_r+0x5c>
 80037cc:	4629      	mov	r1, r5
 80037ce:	4630      	mov	r0, r6
 80037d0:	f000 fb72 	bl	8003eb8 <__swsetup_r>
 80037d4:	b170      	cbz	r0, 80037f4 <_vfiprintf_r+0x5c>
 80037d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037d8:	07dc      	lsls	r4, r3, #31
 80037da:	d504      	bpl.n	80037e6 <_vfiprintf_r+0x4e>
 80037dc:	f04f 30ff 	mov.w	r0, #4294967295
 80037e0:	b01d      	add	sp, #116	@ 0x74
 80037e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037e6:	89ab      	ldrh	r3, [r5, #12]
 80037e8:	0598      	lsls	r0, r3, #22
 80037ea:	d4f7      	bmi.n	80037dc <_vfiprintf_r+0x44>
 80037ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80037ee:	f7ff feaf 	bl	8003550 <__retarget_lock_release_recursive>
 80037f2:	e7f3      	b.n	80037dc <_vfiprintf_r+0x44>
 80037f4:	2300      	movs	r3, #0
 80037f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80037f8:	2320      	movs	r3, #32
 80037fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80037fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8003802:	2330      	movs	r3, #48	@ 0x30
 8003804:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80039b4 <_vfiprintf_r+0x21c>
 8003808:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800380c:	f04f 0901 	mov.w	r9, #1
 8003810:	4623      	mov	r3, r4
 8003812:	469a      	mov	sl, r3
 8003814:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003818:	b10a      	cbz	r2, 800381e <_vfiprintf_r+0x86>
 800381a:	2a25      	cmp	r2, #37	@ 0x25
 800381c:	d1f9      	bne.n	8003812 <_vfiprintf_r+0x7a>
 800381e:	ebba 0b04 	subs.w	fp, sl, r4
 8003822:	d00b      	beq.n	800383c <_vfiprintf_r+0xa4>
 8003824:	465b      	mov	r3, fp
 8003826:	4622      	mov	r2, r4
 8003828:	4629      	mov	r1, r5
 800382a:	4630      	mov	r0, r6
 800382c:	f7ff ffa1 	bl	8003772 <__sfputs_r>
 8003830:	3001      	adds	r0, #1
 8003832:	f000 80a7 	beq.w	8003984 <_vfiprintf_r+0x1ec>
 8003836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003838:	445a      	add	r2, fp
 800383a:	9209      	str	r2, [sp, #36]	@ 0x24
 800383c:	f89a 3000 	ldrb.w	r3, [sl]
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 809f 	beq.w	8003984 <_vfiprintf_r+0x1ec>
 8003846:	2300      	movs	r3, #0
 8003848:	f04f 32ff 	mov.w	r2, #4294967295
 800384c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003850:	f10a 0a01 	add.w	sl, sl, #1
 8003854:	9304      	str	r3, [sp, #16]
 8003856:	9307      	str	r3, [sp, #28]
 8003858:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800385c:	931a      	str	r3, [sp, #104]	@ 0x68
 800385e:	4654      	mov	r4, sl
 8003860:	2205      	movs	r2, #5
 8003862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003866:	4853      	ldr	r0, [pc, #332]	@ (80039b4 <_vfiprintf_r+0x21c>)
 8003868:	f7fc fcb2 	bl	80001d0 <memchr>
 800386c:	9a04      	ldr	r2, [sp, #16]
 800386e:	b9d8      	cbnz	r0, 80038a8 <_vfiprintf_r+0x110>
 8003870:	06d1      	lsls	r1, r2, #27
 8003872:	bf44      	itt	mi
 8003874:	2320      	movmi	r3, #32
 8003876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800387a:	0713      	lsls	r3, r2, #28
 800387c:	bf44      	itt	mi
 800387e:	232b      	movmi	r3, #43	@ 0x2b
 8003880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003884:	f89a 3000 	ldrb.w	r3, [sl]
 8003888:	2b2a      	cmp	r3, #42	@ 0x2a
 800388a:	d015      	beq.n	80038b8 <_vfiprintf_r+0x120>
 800388c:	9a07      	ldr	r2, [sp, #28]
 800388e:	4654      	mov	r4, sl
 8003890:	2000      	movs	r0, #0
 8003892:	f04f 0c0a 	mov.w	ip, #10
 8003896:	4621      	mov	r1, r4
 8003898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800389c:	3b30      	subs	r3, #48	@ 0x30
 800389e:	2b09      	cmp	r3, #9
 80038a0:	d94b      	bls.n	800393a <_vfiprintf_r+0x1a2>
 80038a2:	b1b0      	cbz	r0, 80038d2 <_vfiprintf_r+0x13a>
 80038a4:	9207      	str	r2, [sp, #28]
 80038a6:	e014      	b.n	80038d2 <_vfiprintf_r+0x13a>
 80038a8:	eba0 0308 	sub.w	r3, r0, r8
 80038ac:	fa09 f303 	lsl.w	r3, r9, r3
 80038b0:	4313      	orrs	r3, r2
 80038b2:	9304      	str	r3, [sp, #16]
 80038b4:	46a2      	mov	sl, r4
 80038b6:	e7d2      	b.n	800385e <_vfiprintf_r+0xc6>
 80038b8:	9b03      	ldr	r3, [sp, #12]
 80038ba:	1d19      	adds	r1, r3, #4
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	9103      	str	r1, [sp, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bfbb      	ittet	lt
 80038c4:	425b      	neglt	r3, r3
 80038c6:	f042 0202 	orrlt.w	r2, r2, #2
 80038ca:	9307      	strge	r3, [sp, #28]
 80038cc:	9307      	strlt	r3, [sp, #28]
 80038ce:	bfb8      	it	lt
 80038d0:	9204      	strlt	r2, [sp, #16]
 80038d2:	7823      	ldrb	r3, [r4, #0]
 80038d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80038d6:	d10a      	bne.n	80038ee <_vfiprintf_r+0x156>
 80038d8:	7863      	ldrb	r3, [r4, #1]
 80038da:	2b2a      	cmp	r3, #42	@ 0x2a
 80038dc:	d132      	bne.n	8003944 <_vfiprintf_r+0x1ac>
 80038de:	9b03      	ldr	r3, [sp, #12]
 80038e0:	1d1a      	adds	r2, r3, #4
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	9203      	str	r2, [sp, #12]
 80038e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80038ea:	3402      	adds	r4, #2
 80038ec:	9305      	str	r3, [sp, #20]
 80038ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80039c4 <_vfiprintf_r+0x22c>
 80038f2:	7821      	ldrb	r1, [r4, #0]
 80038f4:	2203      	movs	r2, #3
 80038f6:	4650      	mov	r0, sl
 80038f8:	f7fc fc6a 	bl	80001d0 <memchr>
 80038fc:	b138      	cbz	r0, 800390e <_vfiprintf_r+0x176>
 80038fe:	9b04      	ldr	r3, [sp, #16]
 8003900:	eba0 000a 	sub.w	r0, r0, sl
 8003904:	2240      	movs	r2, #64	@ 0x40
 8003906:	4082      	lsls	r2, r0
 8003908:	4313      	orrs	r3, r2
 800390a:	3401      	adds	r4, #1
 800390c:	9304      	str	r3, [sp, #16]
 800390e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003912:	4829      	ldr	r0, [pc, #164]	@ (80039b8 <_vfiprintf_r+0x220>)
 8003914:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003918:	2206      	movs	r2, #6
 800391a:	f7fc fc59 	bl	80001d0 <memchr>
 800391e:	2800      	cmp	r0, #0
 8003920:	d03f      	beq.n	80039a2 <_vfiprintf_r+0x20a>
 8003922:	4b26      	ldr	r3, [pc, #152]	@ (80039bc <_vfiprintf_r+0x224>)
 8003924:	bb1b      	cbnz	r3, 800396e <_vfiprintf_r+0x1d6>
 8003926:	9b03      	ldr	r3, [sp, #12]
 8003928:	3307      	adds	r3, #7
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	3308      	adds	r3, #8
 8003930:	9303      	str	r3, [sp, #12]
 8003932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003934:	443b      	add	r3, r7
 8003936:	9309      	str	r3, [sp, #36]	@ 0x24
 8003938:	e76a      	b.n	8003810 <_vfiprintf_r+0x78>
 800393a:	fb0c 3202 	mla	r2, ip, r2, r3
 800393e:	460c      	mov	r4, r1
 8003940:	2001      	movs	r0, #1
 8003942:	e7a8      	b.n	8003896 <_vfiprintf_r+0xfe>
 8003944:	2300      	movs	r3, #0
 8003946:	3401      	adds	r4, #1
 8003948:	9305      	str	r3, [sp, #20]
 800394a:	4619      	mov	r1, r3
 800394c:	f04f 0c0a 	mov.w	ip, #10
 8003950:	4620      	mov	r0, r4
 8003952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003956:	3a30      	subs	r2, #48	@ 0x30
 8003958:	2a09      	cmp	r2, #9
 800395a:	d903      	bls.n	8003964 <_vfiprintf_r+0x1cc>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0c6      	beq.n	80038ee <_vfiprintf_r+0x156>
 8003960:	9105      	str	r1, [sp, #20]
 8003962:	e7c4      	b.n	80038ee <_vfiprintf_r+0x156>
 8003964:	fb0c 2101 	mla	r1, ip, r1, r2
 8003968:	4604      	mov	r4, r0
 800396a:	2301      	movs	r3, #1
 800396c:	e7f0      	b.n	8003950 <_vfiprintf_r+0x1b8>
 800396e:	ab03      	add	r3, sp, #12
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	462a      	mov	r2, r5
 8003974:	4b12      	ldr	r3, [pc, #72]	@ (80039c0 <_vfiprintf_r+0x228>)
 8003976:	a904      	add	r1, sp, #16
 8003978:	4630      	mov	r0, r6
 800397a:	f3af 8000 	nop.w
 800397e:	4607      	mov	r7, r0
 8003980:	1c78      	adds	r0, r7, #1
 8003982:	d1d6      	bne.n	8003932 <_vfiprintf_r+0x19a>
 8003984:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003986:	07d9      	lsls	r1, r3, #31
 8003988:	d405      	bmi.n	8003996 <_vfiprintf_r+0x1fe>
 800398a:	89ab      	ldrh	r3, [r5, #12]
 800398c:	059a      	lsls	r2, r3, #22
 800398e:	d402      	bmi.n	8003996 <_vfiprintf_r+0x1fe>
 8003990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003992:	f7ff fddd 	bl	8003550 <__retarget_lock_release_recursive>
 8003996:	89ab      	ldrh	r3, [r5, #12]
 8003998:	065b      	lsls	r3, r3, #25
 800399a:	f53f af1f 	bmi.w	80037dc <_vfiprintf_r+0x44>
 800399e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80039a0:	e71e      	b.n	80037e0 <_vfiprintf_r+0x48>
 80039a2:	ab03      	add	r3, sp, #12
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	462a      	mov	r2, r5
 80039a8:	4b05      	ldr	r3, [pc, #20]	@ (80039c0 <_vfiprintf_r+0x228>)
 80039aa:	a904      	add	r1, sp, #16
 80039ac:	4630      	mov	r0, r6
 80039ae:	f000 f879 	bl	8003aa4 <_printf_i>
 80039b2:	e7e4      	b.n	800397e <_vfiprintf_r+0x1e6>
 80039b4:	080041b0 	.word	0x080041b0
 80039b8:	080041ba 	.word	0x080041ba
 80039bc:	00000000 	.word	0x00000000
 80039c0:	08003773 	.word	0x08003773
 80039c4:	080041b6 	.word	0x080041b6

080039c8 <_printf_common>:
 80039c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039cc:	4616      	mov	r6, r2
 80039ce:	4698      	mov	r8, r3
 80039d0:	688a      	ldr	r2, [r1, #8]
 80039d2:	690b      	ldr	r3, [r1, #16]
 80039d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80039d8:	4293      	cmp	r3, r2
 80039da:	bfb8      	it	lt
 80039dc:	4613      	movlt	r3, r2
 80039de:	6033      	str	r3, [r6, #0]
 80039e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80039e4:	4607      	mov	r7, r0
 80039e6:	460c      	mov	r4, r1
 80039e8:	b10a      	cbz	r2, 80039ee <_printf_common+0x26>
 80039ea:	3301      	adds	r3, #1
 80039ec:	6033      	str	r3, [r6, #0]
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	0699      	lsls	r1, r3, #26
 80039f2:	bf42      	ittt	mi
 80039f4:	6833      	ldrmi	r3, [r6, #0]
 80039f6:	3302      	addmi	r3, #2
 80039f8:	6033      	strmi	r3, [r6, #0]
 80039fa:	6825      	ldr	r5, [r4, #0]
 80039fc:	f015 0506 	ands.w	r5, r5, #6
 8003a00:	d106      	bne.n	8003a10 <_printf_common+0x48>
 8003a02:	f104 0a19 	add.w	sl, r4, #25
 8003a06:	68e3      	ldr	r3, [r4, #12]
 8003a08:	6832      	ldr	r2, [r6, #0]
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	42ab      	cmp	r3, r5
 8003a0e:	dc26      	bgt.n	8003a5e <_printf_common+0x96>
 8003a10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a14:	6822      	ldr	r2, [r4, #0]
 8003a16:	3b00      	subs	r3, #0
 8003a18:	bf18      	it	ne
 8003a1a:	2301      	movne	r3, #1
 8003a1c:	0692      	lsls	r2, r2, #26
 8003a1e:	d42b      	bmi.n	8003a78 <_printf_common+0xb0>
 8003a20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a24:	4641      	mov	r1, r8
 8003a26:	4638      	mov	r0, r7
 8003a28:	47c8      	blx	r9
 8003a2a:	3001      	adds	r0, #1
 8003a2c:	d01e      	beq.n	8003a6c <_printf_common+0xa4>
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	6922      	ldr	r2, [r4, #16]
 8003a32:	f003 0306 	and.w	r3, r3, #6
 8003a36:	2b04      	cmp	r3, #4
 8003a38:	bf02      	ittt	eq
 8003a3a:	68e5      	ldreq	r5, [r4, #12]
 8003a3c:	6833      	ldreq	r3, [r6, #0]
 8003a3e:	1aed      	subeq	r5, r5, r3
 8003a40:	68a3      	ldr	r3, [r4, #8]
 8003a42:	bf0c      	ite	eq
 8003a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a48:	2500      	movne	r5, #0
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	bfc4      	itt	gt
 8003a4e:	1a9b      	subgt	r3, r3, r2
 8003a50:	18ed      	addgt	r5, r5, r3
 8003a52:	2600      	movs	r6, #0
 8003a54:	341a      	adds	r4, #26
 8003a56:	42b5      	cmp	r5, r6
 8003a58:	d11a      	bne.n	8003a90 <_printf_common+0xc8>
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	e008      	b.n	8003a70 <_printf_common+0xa8>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	4652      	mov	r2, sl
 8003a62:	4641      	mov	r1, r8
 8003a64:	4638      	mov	r0, r7
 8003a66:	47c8      	blx	r9
 8003a68:	3001      	adds	r0, #1
 8003a6a:	d103      	bne.n	8003a74 <_printf_common+0xac>
 8003a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a74:	3501      	adds	r5, #1
 8003a76:	e7c6      	b.n	8003a06 <_printf_common+0x3e>
 8003a78:	18e1      	adds	r1, r4, r3
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	2030      	movs	r0, #48	@ 0x30
 8003a7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a82:	4422      	add	r2, r4
 8003a84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	e7c7      	b.n	8003a20 <_printf_common+0x58>
 8003a90:	2301      	movs	r3, #1
 8003a92:	4622      	mov	r2, r4
 8003a94:	4641      	mov	r1, r8
 8003a96:	4638      	mov	r0, r7
 8003a98:	47c8      	blx	r9
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	d0e6      	beq.n	8003a6c <_printf_common+0xa4>
 8003a9e:	3601      	adds	r6, #1
 8003aa0:	e7d9      	b.n	8003a56 <_printf_common+0x8e>
	...

08003aa4 <_printf_i>:
 8003aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003aa8:	7e0f      	ldrb	r7, [r1, #24]
 8003aaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003aac:	2f78      	cmp	r7, #120	@ 0x78
 8003aae:	4691      	mov	r9, r2
 8003ab0:	4680      	mov	r8, r0
 8003ab2:	460c      	mov	r4, r1
 8003ab4:	469a      	mov	sl, r3
 8003ab6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003aba:	d807      	bhi.n	8003acc <_printf_i+0x28>
 8003abc:	2f62      	cmp	r7, #98	@ 0x62
 8003abe:	d80a      	bhi.n	8003ad6 <_printf_i+0x32>
 8003ac0:	2f00      	cmp	r7, #0
 8003ac2:	f000 80d2 	beq.w	8003c6a <_printf_i+0x1c6>
 8003ac6:	2f58      	cmp	r7, #88	@ 0x58
 8003ac8:	f000 80b9 	beq.w	8003c3e <_printf_i+0x19a>
 8003acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ad0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ad4:	e03a      	b.n	8003b4c <_printf_i+0xa8>
 8003ad6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003ada:	2b15      	cmp	r3, #21
 8003adc:	d8f6      	bhi.n	8003acc <_printf_i+0x28>
 8003ade:	a101      	add	r1, pc, #4	@ (adr r1, 8003ae4 <_printf_i+0x40>)
 8003ae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ae4:	08003b3d 	.word	0x08003b3d
 8003ae8:	08003b51 	.word	0x08003b51
 8003aec:	08003acd 	.word	0x08003acd
 8003af0:	08003acd 	.word	0x08003acd
 8003af4:	08003acd 	.word	0x08003acd
 8003af8:	08003acd 	.word	0x08003acd
 8003afc:	08003b51 	.word	0x08003b51
 8003b00:	08003acd 	.word	0x08003acd
 8003b04:	08003acd 	.word	0x08003acd
 8003b08:	08003acd 	.word	0x08003acd
 8003b0c:	08003acd 	.word	0x08003acd
 8003b10:	08003c51 	.word	0x08003c51
 8003b14:	08003b7b 	.word	0x08003b7b
 8003b18:	08003c0b 	.word	0x08003c0b
 8003b1c:	08003acd 	.word	0x08003acd
 8003b20:	08003acd 	.word	0x08003acd
 8003b24:	08003c73 	.word	0x08003c73
 8003b28:	08003acd 	.word	0x08003acd
 8003b2c:	08003b7b 	.word	0x08003b7b
 8003b30:	08003acd 	.word	0x08003acd
 8003b34:	08003acd 	.word	0x08003acd
 8003b38:	08003c13 	.word	0x08003c13
 8003b3c:	6833      	ldr	r3, [r6, #0]
 8003b3e:	1d1a      	adds	r2, r3, #4
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6032      	str	r2, [r6, #0]
 8003b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e09d      	b.n	8003c8c <_printf_i+0x1e8>
 8003b50:	6833      	ldr	r3, [r6, #0]
 8003b52:	6820      	ldr	r0, [r4, #0]
 8003b54:	1d19      	adds	r1, r3, #4
 8003b56:	6031      	str	r1, [r6, #0]
 8003b58:	0606      	lsls	r6, r0, #24
 8003b5a:	d501      	bpl.n	8003b60 <_printf_i+0xbc>
 8003b5c:	681d      	ldr	r5, [r3, #0]
 8003b5e:	e003      	b.n	8003b68 <_printf_i+0xc4>
 8003b60:	0645      	lsls	r5, r0, #25
 8003b62:	d5fb      	bpl.n	8003b5c <_printf_i+0xb8>
 8003b64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b68:	2d00      	cmp	r5, #0
 8003b6a:	da03      	bge.n	8003b74 <_printf_i+0xd0>
 8003b6c:	232d      	movs	r3, #45	@ 0x2d
 8003b6e:	426d      	negs	r5, r5
 8003b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b74:	4859      	ldr	r0, [pc, #356]	@ (8003cdc <_printf_i+0x238>)
 8003b76:	230a      	movs	r3, #10
 8003b78:	e011      	b.n	8003b9e <_printf_i+0xfa>
 8003b7a:	6821      	ldr	r1, [r4, #0]
 8003b7c:	6833      	ldr	r3, [r6, #0]
 8003b7e:	0608      	lsls	r0, r1, #24
 8003b80:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b84:	d402      	bmi.n	8003b8c <_printf_i+0xe8>
 8003b86:	0649      	lsls	r1, r1, #25
 8003b88:	bf48      	it	mi
 8003b8a:	b2ad      	uxthmi	r5, r5
 8003b8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b8e:	4853      	ldr	r0, [pc, #332]	@ (8003cdc <_printf_i+0x238>)
 8003b90:	6033      	str	r3, [r6, #0]
 8003b92:	bf14      	ite	ne
 8003b94:	230a      	movne	r3, #10
 8003b96:	2308      	moveq	r3, #8
 8003b98:	2100      	movs	r1, #0
 8003b9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b9e:	6866      	ldr	r6, [r4, #4]
 8003ba0:	60a6      	str	r6, [r4, #8]
 8003ba2:	2e00      	cmp	r6, #0
 8003ba4:	bfa2      	ittt	ge
 8003ba6:	6821      	ldrge	r1, [r4, #0]
 8003ba8:	f021 0104 	bicge.w	r1, r1, #4
 8003bac:	6021      	strge	r1, [r4, #0]
 8003bae:	b90d      	cbnz	r5, 8003bb4 <_printf_i+0x110>
 8003bb0:	2e00      	cmp	r6, #0
 8003bb2:	d04b      	beq.n	8003c4c <_printf_i+0x1a8>
 8003bb4:	4616      	mov	r6, r2
 8003bb6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003bba:	fb03 5711 	mls	r7, r3, r1, r5
 8003bbe:	5dc7      	ldrb	r7, [r0, r7]
 8003bc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003bc4:	462f      	mov	r7, r5
 8003bc6:	42bb      	cmp	r3, r7
 8003bc8:	460d      	mov	r5, r1
 8003bca:	d9f4      	bls.n	8003bb6 <_printf_i+0x112>
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d10b      	bne.n	8003be8 <_printf_i+0x144>
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	07df      	lsls	r7, r3, #31
 8003bd4:	d508      	bpl.n	8003be8 <_printf_i+0x144>
 8003bd6:	6923      	ldr	r3, [r4, #16]
 8003bd8:	6861      	ldr	r1, [r4, #4]
 8003bda:	4299      	cmp	r1, r3
 8003bdc:	bfde      	ittt	le
 8003bde:	2330      	movle	r3, #48	@ 0x30
 8003be0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003be4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003be8:	1b92      	subs	r2, r2, r6
 8003bea:	6122      	str	r2, [r4, #16]
 8003bec:	f8cd a000 	str.w	sl, [sp]
 8003bf0:	464b      	mov	r3, r9
 8003bf2:	aa03      	add	r2, sp, #12
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	4640      	mov	r0, r8
 8003bf8:	f7ff fee6 	bl	80039c8 <_printf_common>
 8003bfc:	3001      	adds	r0, #1
 8003bfe:	d14a      	bne.n	8003c96 <_printf_i+0x1f2>
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	b004      	add	sp, #16
 8003c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	f043 0320 	orr.w	r3, r3, #32
 8003c10:	6023      	str	r3, [r4, #0]
 8003c12:	4833      	ldr	r0, [pc, #204]	@ (8003ce0 <_printf_i+0x23c>)
 8003c14:	2778      	movs	r7, #120	@ 0x78
 8003c16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	6831      	ldr	r1, [r6, #0]
 8003c1e:	061f      	lsls	r7, r3, #24
 8003c20:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c24:	d402      	bmi.n	8003c2c <_printf_i+0x188>
 8003c26:	065f      	lsls	r7, r3, #25
 8003c28:	bf48      	it	mi
 8003c2a:	b2ad      	uxthmi	r5, r5
 8003c2c:	6031      	str	r1, [r6, #0]
 8003c2e:	07d9      	lsls	r1, r3, #31
 8003c30:	bf44      	itt	mi
 8003c32:	f043 0320 	orrmi.w	r3, r3, #32
 8003c36:	6023      	strmi	r3, [r4, #0]
 8003c38:	b11d      	cbz	r5, 8003c42 <_printf_i+0x19e>
 8003c3a:	2310      	movs	r3, #16
 8003c3c:	e7ac      	b.n	8003b98 <_printf_i+0xf4>
 8003c3e:	4827      	ldr	r0, [pc, #156]	@ (8003cdc <_printf_i+0x238>)
 8003c40:	e7e9      	b.n	8003c16 <_printf_i+0x172>
 8003c42:	6823      	ldr	r3, [r4, #0]
 8003c44:	f023 0320 	bic.w	r3, r3, #32
 8003c48:	6023      	str	r3, [r4, #0]
 8003c4a:	e7f6      	b.n	8003c3a <_printf_i+0x196>
 8003c4c:	4616      	mov	r6, r2
 8003c4e:	e7bd      	b.n	8003bcc <_printf_i+0x128>
 8003c50:	6833      	ldr	r3, [r6, #0]
 8003c52:	6825      	ldr	r5, [r4, #0]
 8003c54:	6961      	ldr	r1, [r4, #20]
 8003c56:	1d18      	adds	r0, r3, #4
 8003c58:	6030      	str	r0, [r6, #0]
 8003c5a:	062e      	lsls	r6, r5, #24
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	d501      	bpl.n	8003c64 <_printf_i+0x1c0>
 8003c60:	6019      	str	r1, [r3, #0]
 8003c62:	e002      	b.n	8003c6a <_printf_i+0x1c6>
 8003c64:	0668      	lsls	r0, r5, #25
 8003c66:	d5fb      	bpl.n	8003c60 <_printf_i+0x1bc>
 8003c68:	8019      	strh	r1, [r3, #0]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	6123      	str	r3, [r4, #16]
 8003c6e:	4616      	mov	r6, r2
 8003c70:	e7bc      	b.n	8003bec <_printf_i+0x148>
 8003c72:	6833      	ldr	r3, [r6, #0]
 8003c74:	1d1a      	adds	r2, r3, #4
 8003c76:	6032      	str	r2, [r6, #0]
 8003c78:	681e      	ldr	r6, [r3, #0]
 8003c7a:	6862      	ldr	r2, [r4, #4]
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4630      	mov	r0, r6
 8003c80:	f7fc faa6 	bl	80001d0 <memchr>
 8003c84:	b108      	cbz	r0, 8003c8a <_printf_i+0x1e6>
 8003c86:	1b80      	subs	r0, r0, r6
 8003c88:	6060      	str	r0, [r4, #4]
 8003c8a:	6863      	ldr	r3, [r4, #4]
 8003c8c:	6123      	str	r3, [r4, #16]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c94:	e7aa      	b.n	8003bec <_printf_i+0x148>
 8003c96:	6923      	ldr	r3, [r4, #16]
 8003c98:	4632      	mov	r2, r6
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4640      	mov	r0, r8
 8003c9e:	47d0      	blx	sl
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	d0ad      	beq.n	8003c00 <_printf_i+0x15c>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	079b      	lsls	r3, r3, #30
 8003ca8:	d413      	bmi.n	8003cd2 <_printf_i+0x22e>
 8003caa:	68e0      	ldr	r0, [r4, #12]
 8003cac:	9b03      	ldr	r3, [sp, #12]
 8003cae:	4298      	cmp	r0, r3
 8003cb0:	bfb8      	it	lt
 8003cb2:	4618      	movlt	r0, r3
 8003cb4:	e7a6      	b.n	8003c04 <_printf_i+0x160>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	4632      	mov	r2, r6
 8003cba:	4649      	mov	r1, r9
 8003cbc:	4640      	mov	r0, r8
 8003cbe:	47d0      	blx	sl
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	d09d      	beq.n	8003c00 <_printf_i+0x15c>
 8003cc4:	3501      	adds	r5, #1
 8003cc6:	68e3      	ldr	r3, [r4, #12]
 8003cc8:	9903      	ldr	r1, [sp, #12]
 8003cca:	1a5b      	subs	r3, r3, r1
 8003ccc:	42ab      	cmp	r3, r5
 8003cce:	dcf2      	bgt.n	8003cb6 <_printf_i+0x212>
 8003cd0:	e7eb      	b.n	8003caa <_printf_i+0x206>
 8003cd2:	2500      	movs	r5, #0
 8003cd4:	f104 0619 	add.w	r6, r4, #25
 8003cd8:	e7f5      	b.n	8003cc6 <_printf_i+0x222>
 8003cda:	bf00      	nop
 8003cdc:	080041c1 	.word	0x080041c1
 8003ce0:	080041d2 	.word	0x080041d2

08003ce4 <__sflush_r>:
 8003ce4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cec:	0716      	lsls	r6, r2, #28
 8003cee:	4605      	mov	r5, r0
 8003cf0:	460c      	mov	r4, r1
 8003cf2:	d454      	bmi.n	8003d9e <__sflush_r+0xba>
 8003cf4:	684b      	ldr	r3, [r1, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	dc02      	bgt.n	8003d00 <__sflush_r+0x1c>
 8003cfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	dd48      	ble.n	8003d92 <__sflush_r+0xae>
 8003d00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d02:	2e00      	cmp	r6, #0
 8003d04:	d045      	beq.n	8003d92 <__sflush_r+0xae>
 8003d06:	2300      	movs	r3, #0
 8003d08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003d0c:	682f      	ldr	r7, [r5, #0]
 8003d0e:	6a21      	ldr	r1, [r4, #32]
 8003d10:	602b      	str	r3, [r5, #0]
 8003d12:	d030      	beq.n	8003d76 <__sflush_r+0x92>
 8003d14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	0759      	lsls	r1, r3, #29
 8003d1a:	d505      	bpl.n	8003d28 <__sflush_r+0x44>
 8003d1c:	6863      	ldr	r3, [r4, #4]
 8003d1e:	1ad2      	subs	r2, r2, r3
 8003d20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d22:	b10b      	cbz	r3, 8003d28 <__sflush_r+0x44>
 8003d24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d26:	1ad2      	subs	r2, r2, r3
 8003d28:	2300      	movs	r3, #0
 8003d2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d2c:	6a21      	ldr	r1, [r4, #32]
 8003d2e:	4628      	mov	r0, r5
 8003d30:	47b0      	blx	r6
 8003d32:	1c43      	adds	r3, r0, #1
 8003d34:	89a3      	ldrh	r3, [r4, #12]
 8003d36:	d106      	bne.n	8003d46 <__sflush_r+0x62>
 8003d38:	6829      	ldr	r1, [r5, #0]
 8003d3a:	291d      	cmp	r1, #29
 8003d3c:	d82b      	bhi.n	8003d96 <__sflush_r+0xb2>
 8003d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8003de8 <__sflush_r+0x104>)
 8003d40:	410a      	asrs	r2, r1
 8003d42:	07d6      	lsls	r6, r2, #31
 8003d44:	d427      	bmi.n	8003d96 <__sflush_r+0xb2>
 8003d46:	2200      	movs	r2, #0
 8003d48:	6062      	str	r2, [r4, #4]
 8003d4a:	04d9      	lsls	r1, r3, #19
 8003d4c:	6922      	ldr	r2, [r4, #16]
 8003d4e:	6022      	str	r2, [r4, #0]
 8003d50:	d504      	bpl.n	8003d5c <__sflush_r+0x78>
 8003d52:	1c42      	adds	r2, r0, #1
 8003d54:	d101      	bne.n	8003d5a <__sflush_r+0x76>
 8003d56:	682b      	ldr	r3, [r5, #0]
 8003d58:	b903      	cbnz	r3, 8003d5c <__sflush_r+0x78>
 8003d5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d5e:	602f      	str	r7, [r5, #0]
 8003d60:	b1b9      	cbz	r1, 8003d92 <__sflush_r+0xae>
 8003d62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d66:	4299      	cmp	r1, r3
 8003d68:	d002      	beq.n	8003d70 <__sflush_r+0x8c>
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	f7ff fbf2 	bl	8003554 <_free_r>
 8003d70:	2300      	movs	r3, #0
 8003d72:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d74:	e00d      	b.n	8003d92 <__sflush_r+0xae>
 8003d76:	2301      	movs	r3, #1
 8003d78:	4628      	mov	r0, r5
 8003d7a:	47b0      	blx	r6
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	1c50      	adds	r0, r2, #1
 8003d80:	d1c9      	bne.n	8003d16 <__sflush_r+0x32>
 8003d82:	682b      	ldr	r3, [r5, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0c6      	beq.n	8003d16 <__sflush_r+0x32>
 8003d88:	2b1d      	cmp	r3, #29
 8003d8a:	d001      	beq.n	8003d90 <__sflush_r+0xac>
 8003d8c:	2b16      	cmp	r3, #22
 8003d8e:	d11e      	bne.n	8003dce <__sflush_r+0xea>
 8003d90:	602f      	str	r7, [r5, #0]
 8003d92:	2000      	movs	r0, #0
 8003d94:	e022      	b.n	8003ddc <__sflush_r+0xf8>
 8003d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d9a:	b21b      	sxth	r3, r3
 8003d9c:	e01b      	b.n	8003dd6 <__sflush_r+0xf2>
 8003d9e:	690f      	ldr	r7, [r1, #16]
 8003da0:	2f00      	cmp	r7, #0
 8003da2:	d0f6      	beq.n	8003d92 <__sflush_r+0xae>
 8003da4:	0793      	lsls	r3, r2, #30
 8003da6:	680e      	ldr	r6, [r1, #0]
 8003da8:	bf08      	it	eq
 8003daa:	694b      	ldreq	r3, [r1, #20]
 8003dac:	600f      	str	r7, [r1, #0]
 8003dae:	bf18      	it	ne
 8003db0:	2300      	movne	r3, #0
 8003db2:	eba6 0807 	sub.w	r8, r6, r7
 8003db6:	608b      	str	r3, [r1, #8]
 8003db8:	f1b8 0f00 	cmp.w	r8, #0
 8003dbc:	dde9      	ble.n	8003d92 <__sflush_r+0xae>
 8003dbe:	6a21      	ldr	r1, [r4, #32]
 8003dc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003dc2:	4643      	mov	r3, r8
 8003dc4:	463a      	mov	r2, r7
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	47b0      	blx	r6
 8003dca:	2800      	cmp	r0, #0
 8003dcc:	dc08      	bgt.n	8003de0 <__sflush_r+0xfc>
 8003dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dd6:	81a3      	strh	r3, [r4, #12]
 8003dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003de0:	4407      	add	r7, r0
 8003de2:	eba8 0800 	sub.w	r8, r8, r0
 8003de6:	e7e7      	b.n	8003db8 <__sflush_r+0xd4>
 8003de8:	dfbffffe 	.word	0xdfbffffe

08003dec <_fflush_r>:
 8003dec:	b538      	push	{r3, r4, r5, lr}
 8003dee:	690b      	ldr	r3, [r1, #16]
 8003df0:	4605      	mov	r5, r0
 8003df2:	460c      	mov	r4, r1
 8003df4:	b913      	cbnz	r3, 8003dfc <_fflush_r+0x10>
 8003df6:	2500      	movs	r5, #0
 8003df8:	4628      	mov	r0, r5
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	b118      	cbz	r0, 8003e06 <_fflush_r+0x1a>
 8003dfe:	6a03      	ldr	r3, [r0, #32]
 8003e00:	b90b      	cbnz	r3, 8003e06 <_fflush_r+0x1a>
 8003e02:	f7ff fa9f 	bl	8003344 <__sinit>
 8003e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f3      	beq.n	8003df6 <_fflush_r+0xa>
 8003e0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003e10:	07d0      	lsls	r0, r2, #31
 8003e12:	d404      	bmi.n	8003e1e <_fflush_r+0x32>
 8003e14:	0599      	lsls	r1, r3, #22
 8003e16:	d402      	bmi.n	8003e1e <_fflush_r+0x32>
 8003e18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e1a:	f7ff fb98 	bl	800354e <__retarget_lock_acquire_recursive>
 8003e1e:	4628      	mov	r0, r5
 8003e20:	4621      	mov	r1, r4
 8003e22:	f7ff ff5f 	bl	8003ce4 <__sflush_r>
 8003e26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e28:	07da      	lsls	r2, r3, #31
 8003e2a:	4605      	mov	r5, r0
 8003e2c:	d4e4      	bmi.n	8003df8 <_fflush_r+0xc>
 8003e2e:	89a3      	ldrh	r3, [r4, #12]
 8003e30:	059b      	lsls	r3, r3, #22
 8003e32:	d4e1      	bmi.n	8003df8 <_fflush_r+0xc>
 8003e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e36:	f7ff fb8b 	bl	8003550 <__retarget_lock_release_recursive>
 8003e3a:	e7dd      	b.n	8003df8 <_fflush_r+0xc>

08003e3c <__swbuf_r>:
 8003e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3e:	460e      	mov	r6, r1
 8003e40:	4614      	mov	r4, r2
 8003e42:	4605      	mov	r5, r0
 8003e44:	b118      	cbz	r0, 8003e4e <__swbuf_r+0x12>
 8003e46:	6a03      	ldr	r3, [r0, #32]
 8003e48:	b90b      	cbnz	r3, 8003e4e <__swbuf_r+0x12>
 8003e4a:	f7ff fa7b 	bl	8003344 <__sinit>
 8003e4e:	69a3      	ldr	r3, [r4, #24]
 8003e50:	60a3      	str	r3, [r4, #8]
 8003e52:	89a3      	ldrh	r3, [r4, #12]
 8003e54:	071a      	lsls	r2, r3, #28
 8003e56:	d501      	bpl.n	8003e5c <__swbuf_r+0x20>
 8003e58:	6923      	ldr	r3, [r4, #16]
 8003e5a:	b943      	cbnz	r3, 8003e6e <__swbuf_r+0x32>
 8003e5c:	4621      	mov	r1, r4
 8003e5e:	4628      	mov	r0, r5
 8003e60:	f000 f82a 	bl	8003eb8 <__swsetup_r>
 8003e64:	b118      	cbz	r0, 8003e6e <__swbuf_r+0x32>
 8003e66:	f04f 37ff 	mov.w	r7, #4294967295
 8003e6a:	4638      	mov	r0, r7
 8003e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e6e:	6823      	ldr	r3, [r4, #0]
 8003e70:	6922      	ldr	r2, [r4, #16]
 8003e72:	1a98      	subs	r0, r3, r2
 8003e74:	6963      	ldr	r3, [r4, #20]
 8003e76:	b2f6      	uxtb	r6, r6
 8003e78:	4283      	cmp	r3, r0
 8003e7a:	4637      	mov	r7, r6
 8003e7c:	dc05      	bgt.n	8003e8a <__swbuf_r+0x4e>
 8003e7e:	4621      	mov	r1, r4
 8003e80:	4628      	mov	r0, r5
 8003e82:	f7ff ffb3 	bl	8003dec <_fflush_r>
 8003e86:	2800      	cmp	r0, #0
 8003e88:	d1ed      	bne.n	8003e66 <__swbuf_r+0x2a>
 8003e8a:	68a3      	ldr	r3, [r4, #8]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	60a3      	str	r3, [r4, #8]
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	6022      	str	r2, [r4, #0]
 8003e96:	701e      	strb	r6, [r3, #0]
 8003e98:	6962      	ldr	r2, [r4, #20]
 8003e9a:	1c43      	adds	r3, r0, #1
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d004      	beq.n	8003eaa <__swbuf_r+0x6e>
 8003ea0:	89a3      	ldrh	r3, [r4, #12]
 8003ea2:	07db      	lsls	r3, r3, #31
 8003ea4:	d5e1      	bpl.n	8003e6a <__swbuf_r+0x2e>
 8003ea6:	2e0a      	cmp	r6, #10
 8003ea8:	d1df      	bne.n	8003e6a <__swbuf_r+0x2e>
 8003eaa:	4621      	mov	r1, r4
 8003eac:	4628      	mov	r0, r5
 8003eae:	f7ff ff9d 	bl	8003dec <_fflush_r>
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	d0d9      	beq.n	8003e6a <__swbuf_r+0x2e>
 8003eb6:	e7d6      	b.n	8003e66 <__swbuf_r+0x2a>

08003eb8 <__swsetup_r>:
 8003eb8:	b538      	push	{r3, r4, r5, lr}
 8003eba:	4b29      	ldr	r3, [pc, #164]	@ (8003f60 <__swsetup_r+0xa8>)
 8003ebc:	4605      	mov	r5, r0
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	460c      	mov	r4, r1
 8003ec2:	b118      	cbz	r0, 8003ecc <__swsetup_r+0x14>
 8003ec4:	6a03      	ldr	r3, [r0, #32]
 8003ec6:	b90b      	cbnz	r3, 8003ecc <__swsetup_r+0x14>
 8003ec8:	f7ff fa3c 	bl	8003344 <__sinit>
 8003ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ed0:	0719      	lsls	r1, r3, #28
 8003ed2:	d422      	bmi.n	8003f1a <__swsetup_r+0x62>
 8003ed4:	06da      	lsls	r2, r3, #27
 8003ed6:	d407      	bmi.n	8003ee8 <__swsetup_r+0x30>
 8003ed8:	2209      	movs	r2, #9
 8003eda:	602a      	str	r2, [r5, #0]
 8003edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ee0:	81a3      	strh	r3, [r4, #12]
 8003ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee6:	e033      	b.n	8003f50 <__swsetup_r+0x98>
 8003ee8:	0758      	lsls	r0, r3, #29
 8003eea:	d512      	bpl.n	8003f12 <__swsetup_r+0x5a>
 8003eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eee:	b141      	cbz	r1, 8003f02 <__swsetup_r+0x4a>
 8003ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ef4:	4299      	cmp	r1, r3
 8003ef6:	d002      	beq.n	8003efe <__swsetup_r+0x46>
 8003ef8:	4628      	mov	r0, r5
 8003efa:	f7ff fb2b 	bl	8003554 <_free_r>
 8003efe:	2300      	movs	r3, #0
 8003f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f08:	81a3      	strh	r3, [r4, #12]
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	6063      	str	r3, [r4, #4]
 8003f0e:	6923      	ldr	r3, [r4, #16]
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	89a3      	ldrh	r3, [r4, #12]
 8003f14:	f043 0308 	orr.w	r3, r3, #8
 8003f18:	81a3      	strh	r3, [r4, #12]
 8003f1a:	6923      	ldr	r3, [r4, #16]
 8003f1c:	b94b      	cbnz	r3, 8003f32 <__swsetup_r+0x7a>
 8003f1e:	89a3      	ldrh	r3, [r4, #12]
 8003f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f28:	d003      	beq.n	8003f32 <__swsetup_r+0x7a>
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	f000 f84f 	bl	8003fd0 <__smakebuf_r>
 8003f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f36:	f013 0201 	ands.w	r2, r3, #1
 8003f3a:	d00a      	beq.n	8003f52 <__swsetup_r+0x9a>
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	60a2      	str	r2, [r4, #8]
 8003f40:	6962      	ldr	r2, [r4, #20]
 8003f42:	4252      	negs	r2, r2
 8003f44:	61a2      	str	r2, [r4, #24]
 8003f46:	6922      	ldr	r2, [r4, #16]
 8003f48:	b942      	cbnz	r2, 8003f5c <__swsetup_r+0xa4>
 8003f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f4e:	d1c5      	bne.n	8003edc <__swsetup_r+0x24>
 8003f50:	bd38      	pop	{r3, r4, r5, pc}
 8003f52:	0799      	lsls	r1, r3, #30
 8003f54:	bf58      	it	pl
 8003f56:	6962      	ldrpl	r2, [r4, #20]
 8003f58:	60a2      	str	r2, [r4, #8]
 8003f5a:	e7f4      	b.n	8003f46 <__swsetup_r+0x8e>
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	e7f7      	b.n	8003f50 <__swsetup_r+0x98>
 8003f60:	20000024 	.word	0x20000024

08003f64 <_sbrk_r>:
 8003f64:	b538      	push	{r3, r4, r5, lr}
 8003f66:	4d06      	ldr	r5, [pc, #24]	@ (8003f80 <_sbrk_r+0x1c>)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	4604      	mov	r4, r0
 8003f6c:	4608      	mov	r0, r1
 8003f6e:	602b      	str	r3, [r5, #0]
 8003f70:	f7fd f806 	bl	8000f80 <_sbrk>
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	d102      	bne.n	8003f7e <_sbrk_r+0x1a>
 8003f78:	682b      	ldr	r3, [r5, #0]
 8003f7a:	b103      	cbz	r3, 8003f7e <_sbrk_r+0x1a>
 8003f7c:	6023      	str	r3, [r4, #0]
 8003f7e:	bd38      	pop	{r3, r4, r5, pc}
 8003f80:	20003ef8 	.word	0x20003ef8

08003f84 <__swhatbuf_r>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	460c      	mov	r4, r1
 8003f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f8c:	2900      	cmp	r1, #0
 8003f8e:	b096      	sub	sp, #88	@ 0x58
 8003f90:	4615      	mov	r5, r2
 8003f92:	461e      	mov	r6, r3
 8003f94:	da0d      	bge.n	8003fb2 <__swhatbuf_r+0x2e>
 8003f96:	89a3      	ldrh	r3, [r4, #12]
 8003f98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f9c:	f04f 0100 	mov.w	r1, #0
 8003fa0:	bf14      	ite	ne
 8003fa2:	2340      	movne	r3, #64	@ 0x40
 8003fa4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003fa8:	2000      	movs	r0, #0
 8003faa:	6031      	str	r1, [r6, #0]
 8003fac:	602b      	str	r3, [r5, #0]
 8003fae:	b016      	add	sp, #88	@ 0x58
 8003fb0:	bd70      	pop	{r4, r5, r6, pc}
 8003fb2:	466a      	mov	r2, sp
 8003fb4:	f000 f848 	bl	8004048 <_fstat_r>
 8003fb8:	2800      	cmp	r0, #0
 8003fba:	dbec      	blt.n	8003f96 <__swhatbuf_r+0x12>
 8003fbc:	9901      	ldr	r1, [sp, #4]
 8003fbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003fc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003fc6:	4259      	negs	r1, r3
 8003fc8:	4159      	adcs	r1, r3
 8003fca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fce:	e7eb      	b.n	8003fa8 <__swhatbuf_r+0x24>

08003fd0 <__smakebuf_r>:
 8003fd0:	898b      	ldrh	r3, [r1, #12]
 8003fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fd4:	079d      	lsls	r5, r3, #30
 8003fd6:	4606      	mov	r6, r0
 8003fd8:	460c      	mov	r4, r1
 8003fda:	d507      	bpl.n	8003fec <__smakebuf_r+0x1c>
 8003fdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003fe0:	6023      	str	r3, [r4, #0]
 8003fe2:	6123      	str	r3, [r4, #16]
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	6163      	str	r3, [r4, #20]
 8003fe8:	b003      	add	sp, #12
 8003fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fec:	ab01      	add	r3, sp, #4
 8003fee:	466a      	mov	r2, sp
 8003ff0:	f7ff ffc8 	bl	8003f84 <__swhatbuf_r>
 8003ff4:	9f00      	ldr	r7, [sp, #0]
 8003ff6:	4605      	mov	r5, r0
 8003ff8:	4639      	mov	r1, r7
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	f7ff fb16 	bl	800362c <_malloc_r>
 8004000:	b948      	cbnz	r0, 8004016 <__smakebuf_r+0x46>
 8004002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004006:	059a      	lsls	r2, r3, #22
 8004008:	d4ee      	bmi.n	8003fe8 <__smakebuf_r+0x18>
 800400a:	f023 0303 	bic.w	r3, r3, #3
 800400e:	f043 0302 	orr.w	r3, r3, #2
 8004012:	81a3      	strh	r3, [r4, #12]
 8004014:	e7e2      	b.n	8003fdc <__smakebuf_r+0xc>
 8004016:	89a3      	ldrh	r3, [r4, #12]
 8004018:	6020      	str	r0, [r4, #0]
 800401a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800401e:	81a3      	strh	r3, [r4, #12]
 8004020:	9b01      	ldr	r3, [sp, #4]
 8004022:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004026:	b15b      	cbz	r3, 8004040 <__smakebuf_r+0x70>
 8004028:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800402c:	4630      	mov	r0, r6
 800402e:	f000 f81d 	bl	800406c <_isatty_r>
 8004032:	b128      	cbz	r0, 8004040 <__smakebuf_r+0x70>
 8004034:	89a3      	ldrh	r3, [r4, #12]
 8004036:	f023 0303 	bic.w	r3, r3, #3
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	81a3      	strh	r3, [r4, #12]
 8004040:	89a3      	ldrh	r3, [r4, #12]
 8004042:	431d      	orrs	r5, r3
 8004044:	81a5      	strh	r5, [r4, #12]
 8004046:	e7cf      	b.n	8003fe8 <__smakebuf_r+0x18>

08004048 <_fstat_r>:
 8004048:	b538      	push	{r3, r4, r5, lr}
 800404a:	4d07      	ldr	r5, [pc, #28]	@ (8004068 <_fstat_r+0x20>)
 800404c:	2300      	movs	r3, #0
 800404e:	4604      	mov	r4, r0
 8004050:	4608      	mov	r0, r1
 8004052:	4611      	mov	r1, r2
 8004054:	602b      	str	r3, [r5, #0]
 8004056:	f7fc ff6b 	bl	8000f30 <_fstat>
 800405a:	1c43      	adds	r3, r0, #1
 800405c:	d102      	bne.n	8004064 <_fstat_r+0x1c>
 800405e:	682b      	ldr	r3, [r5, #0]
 8004060:	b103      	cbz	r3, 8004064 <_fstat_r+0x1c>
 8004062:	6023      	str	r3, [r4, #0]
 8004064:	bd38      	pop	{r3, r4, r5, pc}
 8004066:	bf00      	nop
 8004068:	20003ef8 	.word	0x20003ef8

0800406c <_isatty_r>:
 800406c:	b538      	push	{r3, r4, r5, lr}
 800406e:	4d06      	ldr	r5, [pc, #24]	@ (8004088 <_isatty_r+0x1c>)
 8004070:	2300      	movs	r3, #0
 8004072:	4604      	mov	r4, r0
 8004074:	4608      	mov	r0, r1
 8004076:	602b      	str	r3, [r5, #0]
 8004078:	f7fc ff6a 	bl	8000f50 <_isatty>
 800407c:	1c43      	adds	r3, r0, #1
 800407e:	d102      	bne.n	8004086 <_isatty_r+0x1a>
 8004080:	682b      	ldr	r3, [r5, #0]
 8004082:	b103      	cbz	r3, 8004086 <_isatty_r+0x1a>
 8004084:	6023      	str	r3, [r4, #0]
 8004086:	bd38      	pop	{r3, r4, r5, pc}
 8004088:	20003ef8 	.word	0x20003ef8

0800408c <_init>:
 800408c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800408e:	bf00      	nop
 8004090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004092:	bc08      	pop	{r3}
 8004094:	469e      	mov	lr, r3
 8004096:	4770      	bx	lr

08004098 <_fini>:
 8004098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800409a:	bf00      	nop
 800409c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800409e:	bc08      	pop	{r3}
 80040a0:	469e      	mov	lr, r3
 80040a2:	4770      	bx	lr
