# Copyright 2020 Xilinx Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# Any Line starts with # will be commented out,,,,,,,,,,,,,,,,,,,,,,,
TG_NUM,cmd,txn_count/loop_count/wait_option,start_delay/loop_operation,loop_addr_incr_by,wdata_pattern,wdata_pat_value,data_integrity,dest_id,base_addr,high_addr,addr_incr_by,axi_addr_offset,axi_len,axi_size,axi_id,axi_burst,axi_lock,axi_cache,axi_prot,axi_qos,axi_region,axi_user,exp_resp
,WRITE,5000,0,,constant,0x0,disabled,0x0,0x0000_0000,0x7FFF_FFFF,auto_incr,0x0,0x0,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,
,READ,5000,0,,constant,0x0,disabled,0x0,0x0000_0000,0x7FFF_FFFF,auto_incr,0x0,0x0,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,
