Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/ --output-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/ --report-file=bsf:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.qsys
Progress: Loading part1/SoC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 12.1]
Progress: Parameterizing module clk
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.onchip_memory_0: Memory will be initialized from onchip_memory_0.hex
Info: SoC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/ --output-directory=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.sopcinfo --report-file=html:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.html --report-file=qip:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.qip --report-file=cmp:C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC.qsys
Progress: Loading part1/SoC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 12.1]
Progress: Parameterizing module clk
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding cpu_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.onchip_memory_0: Memory will be initialized from onchip_memory_0.hex
Info: SoC.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 52 connections
Info: merlin_domain_transform: After transform: 26 modules, 138 connections
Info: merlin_router_transform: After transform: 33 modules, 166 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 171 connections
Info: reset_adaptation_transform: After transform: 35 modules, 135 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 163 connections
Info: limiter_update_transform: After transform: 48 modules, 164 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 167 connections
Info: Starting classic module elaboration.
      1 [main] sh 17200 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0001_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 20904 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0001_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.03.07 11:37:10 (*) Success: sopc_builder finished.
Info: onchip_memory_0: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info: cpu_0: Starting RTL generation for module 'SoC_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu_0 --dir=C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0002_cpu_0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0002_cpu_0_gen//SoC_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2022.03.07 11:37:11 (*) Starting Nios II generation
Info: cpu_0: # 2022.03.07 11:37:11 (*)   Checking for plaintext license.
Info: cpu_0: # 2022.03.07 11:37:12 (*)   Plaintext license not found.
Info: cpu_0: # 2022.03.07 11:37:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2022.03.07 11:37:12 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_0: # 2022.03.07 11:37:12 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2022.03.07 11:37:12 (*)   Creating all objects for CPU
Info: cpu_0: # 2022.03.07 11:37:13 (*)     Pipeline frontend
Info: cpu_0: # 2022.03.07 11:37:14 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2022.03.07 11:37:16 (*)   Creating encrypted RTL
Info: cpu_0: # 2022.03.07 11:37:16 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'SoC_cpu_0'
Info: cpu_0: "SoC" instantiated altera_nios2_qsys "cpu_0"
Info: Starting classic module elaboration.
      1 [main] sh 6868 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0003_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0003_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 17956 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0003_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.03.07 11:37:22 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: Starting classic module elaboration.
      1 [main] sh 15656 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0004_sopclgen  --no_splash --refresh C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 6288 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
cygwin warning:
  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh
  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh
  CYGWIN environment variable option "nodosfilewarning" turns off this warning.
  Consult the user's guide for more details about POSIX paths:
    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0004_sopclgen  --generate C:/Users/akila/AppData/Local/Temp/alt9058_1806809658482621642.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2022.03.07 11:37:27 (*) Success: sopc_builder finished.
Info: timer_0: "SoC" instantiated altera_avalon_timer "timer_0"
Info: sysid_qsys_0: "SoC" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: cpu_0_instruction_master_translator: "SoC" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "SoC" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "SoC" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "SoC" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "SoC" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "SoC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "SoC" instantiated altera_merlin_router "id_router"
Info: id_router_002: "SoC" instantiated altera_merlin_router "id_router_002"
Info: limiter: "SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: SoC: Done SoC" with 25 modules, 72 files, 2665914 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
