

================================================================
== Vitis HLS Report for 'clefia_dec'
================================================================
* Date:           Mon Dec 26 15:18:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dec_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 127
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%rk = alloca i64 1" [src/dec.c:326]   --->   Operation 128 'alloca' 'rk' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 0" [src/dec.c:117->src/dec.c:192]   --->   Operation 129 'getelementptr' 'skey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [src/dec.c:117->src/dec.c:192]   --->   Operation 130 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [src/dec.c:117->src/dec.c:192]   --->   Operation 131 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%skey_addr_1 = getelementptr i8 %skey, i64 0, i64 1" [src/dec.c:117->src/dec.c:192]   --->   Operation 132 'getelementptr' 'skey_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr_1" [src/dec.c:117->src/dec.c:192]   --->   Operation 133 'load' 'skey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 134 [1/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr_1" [src/dec.c:117->src/dec.c:192]   --->   Operation 134 'load' 'skey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%skey_addr_2 = getelementptr i8 %skey, i64 0, i64 2" [src/dec.c:117->src/dec.c:192]   --->   Operation 135 'getelementptr' 'skey_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (2.32ns)   --->   "%skey_load_2 = load i5 %skey_addr_2" [src/dec.c:117->src/dec.c:192]   --->   Operation 136 'load' 'skey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 137 [1/2] (2.32ns)   --->   "%skey_load_2 = load i5 %skey_addr_2" [src/dec.c:117->src/dec.c:192]   --->   Operation 137 'load' 'skey_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%skey_addr_3 = getelementptr i8 %skey, i64 0, i64 3" [src/dec.c:117->src/dec.c:192]   --->   Operation 138 'getelementptr' 'skey_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (2.32ns)   --->   "%skey_load_3 = load i5 %skey_addr_3" [src/dec.c:117->src/dec.c:192]   --->   Operation 139 'load' 'skey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 140 [1/2] (2.32ns)   --->   "%skey_load_3 = load i5 %skey_addr_3" [src/dec.c:117->src/dec.c:192]   --->   Operation 140 'load' 'skey_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%skey_addr_4 = getelementptr i8 %skey, i64 0, i64 4" [src/dec.c:117->src/dec.c:192]   --->   Operation 141 'getelementptr' 'skey_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (2.32ns)   --->   "%skey_load_4 = load i5 %skey_addr_4" [src/dec.c:117->src/dec.c:192]   --->   Operation 142 'load' 'skey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 143 [1/2] (2.32ns)   --->   "%skey_load_4 = load i5 %skey_addr_4" [src/dec.c:117->src/dec.c:192]   --->   Operation 143 'load' 'skey_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%skey_addr_5 = getelementptr i8 %skey, i64 0, i64 5" [src/dec.c:117->src/dec.c:192]   --->   Operation 144 'getelementptr' 'skey_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%skey_load_5 = load i5 %skey_addr_5" [src/dec.c:117->src/dec.c:192]   --->   Operation 145 'load' 'skey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 146 [1/2] (2.32ns)   --->   "%skey_load_5 = load i5 %skey_addr_5" [src/dec.c:117->src/dec.c:192]   --->   Operation 146 'load' 'skey_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%skey_addr_6 = getelementptr i8 %skey, i64 0, i64 6" [src/dec.c:117->src/dec.c:192]   --->   Operation 147 'getelementptr' 'skey_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (2.32ns)   --->   "%skey_load_6 = load i5 %skey_addr_6" [src/dec.c:117->src/dec.c:192]   --->   Operation 148 'load' 'skey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 149 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %skey_load, i8 245" [src/dec.c:124]   --->   Operation 149 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %skey_load_1, i8 107" [src/dec.c:124]   --->   Operation 150 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %skey_load_2, i8 122" [src/dec.c:124]   --->   Operation 151 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %skey_load_3, i8 235" [src/dec.c:124]   --->   Operation 152 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [src/dec.c:150->src/dec.c:194]   --->   Operation 153 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [src/dec.c:150->src/dec.c:194]   --->   Operation 154 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [src/dec.c:150->src/dec.c:194]   --->   Operation 155 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [src/dec.c:151->src/dec.c:194]   --->   Operation 156 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [src/dec.c:151->src/dec.c:194]   --->   Operation 157 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [src/dec.c:151->src/dec.c:194]   --->   Operation 158 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [src/dec.c:152->src/dec.c:194]   --->   Operation 159 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [src/dec.c:152->src/dec.c:194]   --->   Operation 160 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [src/dec.c:152->src/dec.c:194]   --->   Operation 161 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_3" [src/dec.c:153->src/dec.c:194]   --->   Operation 162 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [src/dec.c:153->src/dec.c:194]   --->   Operation 163 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [src/dec.c:153->src/dec.c:194]   --->   Operation 164 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 6.74>
ST_8 : Operation 165 [1/2] (2.32ns)   --->   "%skey_load_6 = load i5 %skey_addr_6" [src/dec.c:117->src/dec.c:192]   --->   Operation 165 'load' 'skey_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%skey_addr_7 = getelementptr i8 %skey, i64 0, i64 7" [src/dec.c:117->src/dec.c:192]   --->   Operation 166 'getelementptr' 'skey_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.32ns)   --->   "%skey_load_7 = load i5 %skey_addr_7" [src/dec.c:117->src/dec.c:192]   --->   Operation 167 'load' 'skey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 168 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [src/dec.c:150->src/dec.c:194]   --->   Operation 168 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 169 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s1_addr" [src/dec.c:151->src/dec.c:194]   --->   Operation 169 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 170 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s0_addr_1" [src/dec.c:152->src/dec.c:194]   --->   Operation 170 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 171 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s1_addr_1" [src/dec.c:153->src/dec.c:194]   --->   Operation 171 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [src/dec.c:131]   --->   Operation 172 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_1, i8 14" [src/dec.c:132]   --->   Operation 173 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1" [src/dec.c:131]   --->   Operation 174 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 175 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [src/dec.c:134]   --->   Operation 176 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%trunc_ln134_1 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 177 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 178 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 179 'trunc' 'trunc_ln134_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 180 'trunc' 'trunc_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 181 'trunc' 'trunc_ln134_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i8 %select_ln131" [src/dec.c:134]   --->   Operation 182 'trunc' 'trunc_ln134_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_1" [src/dec.c:134]   --->   Operation 183 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [src/dec.c:131]   --->   Operation 184 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%xor_ln132_1 = xor i8 %z_2, i8 14" [src/dec.c:132]   --->   Operation 185 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %tmp_2, i8 %xor_ln132_1, i8 %z_2" [src/dec.c:131]   --->   Operation 186 'select' 'select_ln131_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 187 'trunc' 'trunc_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7" [src/dec.c:134]   --->   Operation 188 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 189 'trunc' 'trunc_ln134_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 190 'trunc' 'trunc_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 191 'trunc' 'trunc_ln134_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 192 'trunc' 'trunc_ln134_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%trunc_ln134_12 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 193 'trunc' 'trunc_ln134_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%trunc_ln134_13 = trunc i8 %select_ln131_1" [src/dec.c:134]   --->   Operation 194 'trunc' 'trunc_ln134_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_3" [src/dec.c:134]   --->   Operation 195 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6" [src/dec.c:131]   --->   Operation 196 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%xor_ln132_2 = xor i8 %x_assign_6, i8 14" [src/dec.c:132]   --->   Operation 197 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %tmp_4, i8 %xor_ln132_2, i8 %x_assign_6" [src/dec.c:131]   --->   Operation 198 'select' 'select_ln131_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 199 'trunc' 'trunc_ln134_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7" [src/dec.c:134]   --->   Operation 200 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 201 'trunc' 'trunc_ln134_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 202 'trunc' 'trunc_ln134_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 203 'trunc' 'trunc_ln134_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 204 'trunc' 'trunc_ln134_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln134_19 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 205 'trunc' 'trunc_ln134_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln134_20 = trunc i8 %select_ln131_2" [src/dec.c:134]   --->   Operation 206 'trunc' 'trunc_ln134_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln134_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_5" [src/dec.c:134]   --->   Operation 207 'bitconcatenate' 'or_ln134_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [src/dec.c:131]   --->   Operation 208 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%xor_ln132_3 = xor i8 %z_3, i8 14" [src/dec.c:132]   --->   Operation 209 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_3 = select i1 %tmp_6, i8 %xor_ln132_3, i8 %z_3" [src/dec.c:131]   --->   Operation 210 'select' 'select_ln131_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln134_21 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 211 'trunc' 'trunc_ln134_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7" [src/dec.c:134]   --->   Operation 212 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%trunc_ln134_22 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 213 'trunc' 'trunc_ln134_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln134_23 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 214 'trunc' 'trunc_ln134_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln134_24 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 215 'trunc' 'trunc_ln134_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln134_25 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 216 'trunc' 'trunc_ln134_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln134_26 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 217 'trunc' 'trunc_ln134_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln134_27 = trunc i8 %select_ln131_3" [src/dec.c:134]   --->   Operation 218 'trunc' 'trunc_ln134_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_7" [src/dec.c:134]   --->   Operation 219 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6" [src/dec.c:131]   --->   Operation 220 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%xor_ln132_4 = xor i8 %x_assign_1, i8 14" [src/dec.c:132]   --->   Operation 221 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_4 = select i1 %tmp_8, i8 %xor_ln132_4, i8 %x_assign_1" [src/dec.c:131]   --->   Operation 222 'select' 'select_ln131_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln134_28 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 223 'trunc' 'trunc_ln134_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7" [src/dec.c:134]   --->   Operation 224 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln134_29 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 225 'trunc' 'trunc_ln134_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln134_30 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 226 'trunc' 'trunc_ln134_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln134_31 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 227 'trunc' 'trunc_ln134_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln134_32 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 228 'trunc' 'trunc_ln134_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln134_33 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 229 'trunc' 'trunc_ln134_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln134_34 = trunc i8 %select_ln131_4" [src/dec.c:134]   --->   Operation 230 'trunc' 'trunc_ln134_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_9" [src/dec.c:134]   --->   Operation 231 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [src/dec.c:131]   --->   Operation 232 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%xor_ln132_5 = xor i8 %z, i8 14" [src/dec.c:132]   --->   Operation 233 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_5 = select i1 %tmp_10, i8 %xor_ln132_5, i8 %z" [src/dec.c:131]   --->   Operation 234 'select' 'select_ln131_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln134_35 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 235 'trunc' 'trunc_ln134_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7" [src/dec.c:134]   --->   Operation 236 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln134_36 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 237 'trunc' 'trunc_ln134_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln134_37 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 238 'trunc' 'trunc_ln134_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln134_38 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 239 'trunc' 'trunc_ln134_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln134_39 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 240 'trunc' 'trunc_ln134_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%trunc_ln134_40 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 241 'trunc' 'trunc_ln134_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%trunc_ln134_41 = trunc i8 %select_ln131_5" [src/dec.c:134]   --->   Operation 242 'trunc' 'trunc_ln134_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_11" [src/dec.c:134]   --->   Operation 243 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6" [src/dec.c:131]   --->   Operation 244 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%xor_ln132_6 = xor i8 %x_assign_2, i8 14" [src/dec.c:132]   --->   Operation 245 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_6 = select i1 %tmp_12, i8 %xor_ln132_6, i8 %x_assign_2" [src/dec.c:131]   --->   Operation 246 'select' 'select_ln131_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln134_42 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 247 'trunc' 'trunc_ln134_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7" [src/dec.c:134]   --->   Operation 248 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln134_43 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 249 'trunc' 'trunc_ln134_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln134_44 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 250 'trunc' 'trunc_ln134_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln134_45 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 251 'trunc' 'trunc_ln134_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln134_46 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 252 'trunc' 'trunc_ln134_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%trunc_ln134_47 = trunc i8 %select_ln131_6" [src/dec.c:134]   --->   Operation 253 'trunc' 'trunc_ln134_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln134_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_13" [src/dec.c:134]   --->   Operation 254 'bitconcatenate' 'or_ln134_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [src/dec.c:131]   --->   Operation 255 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%xor_ln132_7 = xor i8 %x_assign_s, i8 14" [src/dec.c:132]   --->   Operation 256 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_7 = select i1 %tmp_14, i8 %xor_ln132_7, i8 %x_assign_s" [src/dec.c:131]   --->   Operation 257 'select' 'select_ln131_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln134_48 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 258 'trunc' 'trunc_ln134_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7" [src/dec.c:134]   --->   Operation 259 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%trunc_ln134_49 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 260 'trunc' 'trunc_ln134_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln134_50 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 261 'trunc' 'trunc_ln134_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln134_51 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 262 'trunc' 'trunc_ln134_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln134_52 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 263 'trunc' 'trunc_ln134_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln134_53 = trunc i8 %select_ln131_7" [src/dec.c:134]   --->   Operation 264 'trunc' 'trunc_ln134_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_15" [src/dec.c:134]   --->   Operation 265 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_27, i1 %tmp_7" [src/dec.c:124]   --->   Operation 266 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%trunc_ln124 = trunc i8 %z" [src/dec.c:124]   --->   Operation 267 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%or_ln124_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_26, i1 %tmp_7" [src/dec.c:124]   --->   Operation 268 'bitconcatenate' 'or_ln124_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%trunc_ln124_1 = trunc i8 %z" [src/dec.c:124]   --->   Operation 269 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln124_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_25, i1 %tmp_7" [src/dec.c:124]   --->   Operation 270 'bitconcatenate' 'or_ln124_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%trunc_ln124_2 = trunc i8 %z" [src/dec.c:124]   --->   Operation 271 'trunc' 'trunc_ln124_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln124_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_24, i1 %tmp_7" [src/dec.c:124]   --->   Operation 272 'bitconcatenate' 'or_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%trunc_ln124_3 = trunc i8 %z" [src/dec.c:124]   --->   Operation 273 'trunc' 'trunc_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln124_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_23, i1 %tmp_7" [src/dec.c:124]   --->   Operation 274 'bitconcatenate' 'or_ln124_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%trunc_ln124_4 = trunc i8 %z" [src/dec.c:124]   --->   Operation 275 'trunc' 'trunc_ln124_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%or_ln124_5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_22, i1 %tmp_7" [src/dec.c:124]   --->   Operation 276 'bitconcatenate' 'or_ln124_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%trunc_ln124_5 = trunc i8 %z" [src/dec.c:124]   --->   Operation 277 'trunc' 'trunc_ln124_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%trunc_ln124_6 = trunc i8 %z" [src/dec.c:124]   --->   Operation 278 'trunc' 'trunc_ln124_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_4)   --->   "%xor_ln124_183 = xor i8 %z, i8 %x_assign_1" [src/dec.c:124]   --->   Operation 279 'xor' 'xor_ln124_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%trunc_ln124_7 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 280 'trunc' 'trunc_ln124_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%xor_ln124_208 = xor i1 %trunc_ln124_6, i1 %tmp_7" [src/dec.c:124]   --->   Operation 281 'xor' 'xor_ln124_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%trunc_ln124_8 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 282 'trunc' 'trunc_ln124_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%xor_ln124_209 = xor i2 %trunc_ln124_5, i2 %or_ln124_5" [src/dec.c:124]   --->   Operation 283 'xor' 'xor_ln124_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%trunc_ln124_9 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 284 'trunc' 'trunc_ln124_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%xor_ln124_210 = xor i3 %trunc_ln124_4, i3 %or_ln124_4" [src/dec.c:124]   --->   Operation 285 'xor' 'xor_ln124_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%trunc_ln124_10 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 286 'trunc' 'trunc_ln124_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%xor_ln124_211 = xor i4 %trunc_ln124_3, i4 %or_ln124_3" [src/dec.c:124]   --->   Operation 287 'xor' 'xor_ln124_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%trunc_ln124_11 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 288 'trunc' 'trunc_ln124_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%xor_ln124_212 = xor i5 %trunc_ln124_2, i5 %or_ln124_2" [src/dec.c:124]   --->   Operation 289 'xor' 'xor_ln124_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%trunc_ln124_12 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 290 'trunc' 'trunc_ln124_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%xor_ln124_213 = xor i6 %trunc_ln124_1, i6 %or_ln124_1" [src/dec.c:124]   --->   Operation 291 'xor' 'xor_ln124_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%trunc_ln124_13 = trunc i8 %skey_load_4" [src/dec.c:124]   --->   Operation 292 'trunc' 'trunc_ln124_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%xor_ln124_214 = xor i7 %trunc_ln124, i7 %or_ln1" [src/dec.c:124]   --->   Operation 293 'xor' 'xor_ln124_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_4)   --->   "%xor_ln124_215 = xor i8 %xor_ln124_183, i8 %skey_load_4" [src/dec.c:124]   --->   Operation 294 'xor' 'xor_ln124_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln124_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_34, i1 %tmp_9" [src/dec.c:124]   --->   Operation 295 'bitconcatenate' 'or_ln124_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln124_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_6, i1 %tmp_1" [src/dec.c:124]   --->   Operation 296 'bitconcatenate' 'or_ln124_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln124_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_33, i1 %tmp_9" [src/dec.c:124]   --->   Operation 297 'bitconcatenate' 'or_ln124_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln124_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_5, i1 %tmp_1" [src/dec.c:124]   --->   Operation 298 'bitconcatenate' 'or_ln124_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln124_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_32, i1 %tmp_9" [src/dec.c:124]   --->   Operation 299 'bitconcatenate' 'or_ln124_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%or_ln124_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_4, i1 %tmp_1" [src/dec.c:124]   --->   Operation 300 'bitconcatenate' 'or_ln124_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln124_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_31, i1 %tmp_9" [src/dec.c:124]   --->   Operation 301 'bitconcatenate' 'or_ln124_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln124_12 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_3, i1 %tmp_1" [src/dec.c:124]   --->   Operation 302 'bitconcatenate' 'or_ln124_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln124_13 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_30, i1 %tmp_9" [src/dec.c:124]   --->   Operation 303 'bitconcatenate' 'or_ln124_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%or_ln124_14 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_2, i1 %tmp_1" [src/dec.c:124]   --->   Operation 304 'bitconcatenate' 'or_ln124_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln124_15 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_29, i1 %tmp_9" [src/dec.c:124]   --->   Operation 305 'bitconcatenate' 'or_ln124_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%or_ln124_16 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_1, i1 %tmp_1" [src/dec.c:124]   --->   Operation 306 'bitconcatenate' 'or_ln124_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_4)   --->   "%xor_ln124_216 = xor i8 %x_assign_s, i8 %or_ln134_4" [src/dec.c:124]   --->   Operation 307 'xor' 'xor_ln124_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%xor_ln124_217 = xor i1 %tmp_1, i1 %tmp_9" [src/dec.c:124]   --->   Operation 308 'xor' 'xor_ln124_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln124_17 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_20, i1 %tmp_5" [src/dec.c:124]   --->   Operation 309 'bitconcatenate' 'or_ln124_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%xor_ln124_218 = xor i2 %or_ln124_16, i2 %or_ln124_15" [src/dec.c:124]   --->   Operation 310 'xor' 'xor_ln124_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln124_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_19, i1 %tmp_5" [src/dec.c:124]   --->   Operation 311 'bitconcatenate' 'or_ln124_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%xor_ln124_219 = xor i3 %or_ln124_14, i3 %or_ln124_13" [src/dec.c:124]   --->   Operation 312 'xor' 'xor_ln124_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln124_19 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_18, i1 %tmp_5" [src/dec.c:124]   --->   Operation 313 'bitconcatenate' 'or_ln124_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%xor_ln124_220 = xor i4 %or_ln124_12, i4 %or_ln124_11" [src/dec.c:124]   --->   Operation 314 'xor' 'xor_ln124_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln124_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_17, i1 %tmp_5" [src/dec.c:124]   --->   Operation 315 'bitconcatenate' 'or_ln124_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%xor_ln124_221 = xor i5 %or_ln124_10, i5 %or_ln124_s" [src/dec.c:124]   --->   Operation 316 'xor' 'xor_ln124_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln124_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_16, i1 %tmp_5" [src/dec.c:124]   --->   Operation 317 'bitconcatenate' 'or_ln124_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%xor_ln124_222 = xor i6 %or_ln124_9, i6 %or_ln124_8" [src/dec.c:124]   --->   Operation 318 'xor' 'xor_ln124_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln124_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_15, i1 %tmp_5" [src/dec.c:124]   --->   Operation 319 'bitconcatenate' 'or_ln124_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%xor_ln124_223 = xor i7 %or_ln124_7, i7 %or_ln124_6" [src/dec.c:124]   --->   Operation 320 'xor' 'xor_ln124_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_4)   --->   "%xor_ln124_256 = xor i8 %xor_ln124_216, i8 %or_ln134_2" [src/dec.c:124]   --->   Operation 321 'xor' 'xor_ln124_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%xor_ln124_257 = xor i7 %xor_ln124_214, i7 %trunc_ln124_13" [src/dec.c:124]   --->   Operation 322 'xor' 'xor_ln124_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_980)   --->   "%xor_ln124_258 = xor i7 %xor_ln124_223, i7 %or_ln124_22" [src/dec.c:124]   --->   Operation 323 'xor' 'xor_ln124_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%xor_ln124_259 = xor i6 %xor_ln124_213, i6 %trunc_ln124_12" [src/dec.c:124]   --->   Operation 324 'xor' 'xor_ln124_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_978)   --->   "%xor_ln124_260 = xor i6 %xor_ln124_222, i6 %or_ln124_21" [src/dec.c:124]   --->   Operation 325 'xor' 'xor_ln124_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%xor_ln124_261 = xor i5 %xor_ln124_212, i5 %trunc_ln124_11" [src/dec.c:124]   --->   Operation 326 'xor' 'xor_ln124_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_976)   --->   "%xor_ln124_262 = xor i5 %xor_ln124_221, i5 %or_ln124_20" [src/dec.c:124]   --->   Operation 327 'xor' 'xor_ln124_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%xor_ln124_263 = xor i4 %xor_ln124_211, i4 %trunc_ln124_10" [src/dec.c:124]   --->   Operation 328 'xor' 'xor_ln124_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_974)   --->   "%xor_ln124_264 = xor i4 %xor_ln124_220, i4 %or_ln124_19" [src/dec.c:124]   --->   Operation 329 'xor' 'xor_ln124_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%xor_ln124_265 = xor i3 %xor_ln124_210, i3 %trunc_ln124_9" [src/dec.c:124]   --->   Operation 330 'xor' 'xor_ln124_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_972)   --->   "%xor_ln124_266 = xor i3 %xor_ln124_219, i3 %or_ln124_18" [src/dec.c:124]   --->   Operation 331 'xor' 'xor_ln124_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%xor_ln124_267 = xor i2 %xor_ln124_209, i2 %trunc_ln124_8" [src/dec.c:124]   --->   Operation 332 'xor' 'xor_ln124_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_970)   --->   "%xor_ln124_268 = xor i2 %xor_ln124_218, i2 %or_ln124_17" [src/dec.c:124]   --->   Operation 333 'xor' 'xor_ln124_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%xor_ln124_269 = xor i1 %xor_ln124_208, i1 %trunc_ln124_7" [src/dec.c:124]   --->   Operation 334 'xor' 'xor_ln124_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_968)   --->   "%xor_ln124_270 = xor i1 %xor_ln124_217, i1 %tmp_5" [src/dec.c:124]   --->   Operation 335 'xor' 'xor_ln124_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_4 = xor i8 %xor_ln124_256, i8 %xor_ln124_215" [src/dec.c:124]   --->   Operation 336 'xor' 'xor_ln124_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%or_ln124_23 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_13, i1 %tmp_3" [src/dec.c:124]   --->   Operation 337 'bitconcatenate' 'or_ln124_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%trunc_ln124_14 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 338 'trunc' 'trunc_ln124_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%or_ln124_24 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_12, i1 %tmp_3" [src/dec.c:124]   --->   Operation 339 'bitconcatenate' 'or_ln124_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%trunc_ln124_15 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 340 'trunc' 'trunc_ln124_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln124_25 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_8, i1 %tmp_3" [src/dec.c:124]   --->   Operation 341 'bitconcatenate' 'or_ln124_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%trunc_ln124_16 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 342 'trunc' 'trunc_ln124_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln124_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_9, i1 %tmp_3" [src/dec.c:124]   --->   Operation 343 'bitconcatenate' 'or_ln124_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%trunc_ln124_17 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 344 'trunc' 'trunc_ln124_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln124_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_10, i1 %tmp_3" [src/dec.c:124]   --->   Operation 345 'bitconcatenate' 'or_ln124_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%trunc_ln124_18 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 346 'trunc' 'trunc_ln124_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln124_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_11, i1 %tmp_3" [src/dec.c:124]   --->   Operation 347 'bitconcatenate' 'or_ln124_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%trunc_ln124_19 = trunc i8 %z_1" [src/dec.c:124]   --->   Operation 348 'trunc' 'trunc_ln124_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_5)   --->   "%xor_ln124_271 = xor i8 %z_1, i8 %x_assign_6" [src/dec.c:124]   --->   Operation 349 'xor' 'xor_ln124_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%trunc_ln124_20 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 350 'trunc' 'trunc_ln124_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%xor_ln124_304 = xor i7 %trunc_ln124_19, i7 %or_ln124_28" [src/dec.c:124]   --->   Operation 351 'xor' 'xor_ln124_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%trunc_ln124_21 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 352 'trunc' 'trunc_ln124_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%xor_ln124_305 = xor i6 %trunc_ln124_18, i6 %or_ln124_27" [src/dec.c:124]   --->   Operation 353 'xor' 'xor_ln124_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%trunc_ln124_22 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 354 'trunc' 'trunc_ln124_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%xor_ln124_306 = xor i5 %trunc_ln124_17, i5 %or_ln124_26" [src/dec.c:124]   --->   Operation 355 'xor' 'xor_ln124_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%trunc_ln124_23 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 356 'trunc' 'trunc_ln124_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%xor_ln124_307 = xor i4 %trunc_ln124_16, i4 %or_ln124_25" [src/dec.c:124]   --->   Operation 357 'xor' 'xor_ln124_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%trunc_ln124_24 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 358 'trunc' 'trunc_ln124_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%xor_ln124_308 = xor i3 %trunc_ln124_15, i3 %or_ln124_24" [src/dec.c:124]   --->   Operation 359 'xor' 'xor_ln124_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%trunc_ln124_25 = trunc i8 %skey_load_5" [src/dec.c:124]   --->   Operation 360 'trunc' 'trunc_ln124_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%xor_ln124_309 = xor i2 %trunc_ln124_14, i2 %or_ln124_23" [src/dec.c:124]   --->   Operation 361 'xor' 'xor_ln124_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_5)   --->   "%xor_ln124_310 = xor i8 %xor_ln124_271, i8 %skey_load_5" [src/dec.c:124]   --->   Operation 362 'xor' 'xor_ln124_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%or_ln124_29 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_41, i1 %tmp_11" [src/dec.c:124]   --->   Operation 363 'bitconcatenate' 'or_ln124_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%or_ln124_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_40, i1 %tmp_11" [src/dec.c:124]   --->   Operation 364 'bitconcatenate' 'or_ln124_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln124_31 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_39, i1 %tmp_11" [src/dec.c:124]   --->   Operation 365 'bitconcatenate' 'or_ln124_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln124_32 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_38, i1 %tmp_11" [src/dec.c:124]   --->   Operation 366 'bitconcatenate' 'or_ln124_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln124_33 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_37, i1 %tmp_11" [src/dec.c:124]   --->   Operation 367 'bitconcatenate' 'or_ln124_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln124_34 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_36, i1 %tmp_11" [src/dec.c:124]   --->   Operation 368 'bitconcatenate' 'or_ln124_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_5)   --->   "%xor_ln124_311 = xor i8 %x_assign_2, i8 %or_ln134_4" [src/dec.c:124]   --->   Operation 369 'xor' 'xor_ln124_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%xor_ln124_312 = xor i7 %or_ln124_34, i7 %or_ln124_6" [src/dec.c:124]   --->   Operation 370 'xor' 'xor_ln124_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%xor_ln124_313 = xor i6 %or_ln124_33, i6 %or_ln124_8" [src/dec.c:124]   --->   Operation 371 'xor' 'xor_ln124_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%xor_ln124_314 = xor i5 %or_ln124_32, i5 %or_ln124_s" [src/dec.c:124]   --->   Operation 372 'xor' 'xor_ln124_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%xor_ln124_315 = xor i4 %or_ln124_31, i4 %or_ln124_11" [src/dec.c:124]   --->   Operation 373 'xor' 'xor_ln124_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%xor_ln124_316 = xor i3 %or_ln124_30, i3 %or_ln124_13" [src/dec.c:124]   --->   Operation 374 'xor' 'xor_ln124_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%xor_ln124_317 = xor i2 %or_ln124_29, i2 %or_ln124_15" [src/dec.c:124]   --->   Operation 375 'xor' 'xor_ln124_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_5)   --->   "%xor_ln124_318 = xor i8 %xor_ln124_311, i8 %or_ln134_2" [src/dec.c:124]   --->   Operation 376 'xor' 'xor_ln124_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%xor_ln124_319 = xor i2 %xor_ln124_309, i2 %trunc_ln124_25" [src/dec.c:124]   --->   Operation 377 'xor' 'xor_ln124_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1002)   --->   "%xor_ln124_352 = xor i2 %xor_ln124_317, i2 %or_ln124_17" [src/dec.c:124]   --->   Operation 378 'xor' 'xor_ln124_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%xor_ln124_353 = xor i3 %xor_ln124_308, i3 %trunc_ln124_24" [src/dec.c:124]   --->   Operation 379 'xor' 'xor_ln124_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1001)   --->   "%xor_ln124_354 = xor i3 %xor_ln124_316, i3 %or_ln124_18" [src/dec.c:124]   --->   Operation 380 'xor' 'xor_ln124_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%xor_ln124_355 = xor i4 %xor_ln124_307, i4 %trunc_ln124_23" [src/dec.c:124]   --->   Operation 381 'xor' 'xor_ln124_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1000)   --->   "%xor_ln124_356 = xor i4 %xor_ln124_315, i4 %or_ln124_19" [src/dec.c:124]   --->   Operation 382 'xor' 'xor_ln124_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%xor_ln124_357 = xor i5 %xor_ln124_306, i5 %trunc_ln124_22" [src/dec.c:124]   --->   Operation 383 'xor' 'xor_ln124_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_999)   --->   "%xor_ln124_358 = xor i5 %xor_ln124_314, i5 %or_ln124_20" [src/dec.c:124]   --->   Operation 384 'xor' 'xor_ln124_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%xor_ln124_359 = xor i6 %xor_ln124_305, i6 %trunc_ln124_21" [src/dec.c:124]   --->   Operation 385 'xor' 'xor_ln124_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_998)   --->   "%xor_ln124_360 = xor i6 %xor_ln124_313, i6 %or_ln124_21" [src/dec.c:124]   --->   Operation 386 'xor' 'xor_ln124_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%xor_ln124_361 = xor i7 %xor_ln124_304, i7 %trunc_ln124_20" [src/dec.c:124]   --->   Operation 387 'xor' 'xor_ln124_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_997)   --->   "%xor_ln124_362 = xor i7 %xor_ln124_312, i7 %or_ln124_22" [src/dec.c:124]   --->   Operation 388 'xor' 'xor_ln124_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_5 = xor i8 %xor_ln124_318, i8 %xor_ln124_310" [src/dec.c:124]   --->   Operation 389 'xor' 'xor_ln124_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%or_ln124_35 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_47, i1 %tmp_13" [src/dec.c:124]   --->   Operation 390 'bitconcatenate' 'or_ln124_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%trunc_ln124_26 = trunc i8 %z_2" [src/dec.c:124]   --->   Operation 391 'trunc' 'trunc_ln124_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln124_36 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_46, i1 %tmp_13" [src/dec.c:124]   --->   Operation 392 'bitconcatenate' 'or_ln124_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%trunc_ln124_27 = trunc i8 %z_2" [src/dec.c:124]   --->   Operation 393 'trunc' 'trunc_ln124_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln124_37 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_45, i1 %tmp_13" [src/dec.c:124]   --->   Operation 394 'bitconcatenate' 'or_ln124_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%trunc_ln124_28 = trunc i8 %z_2" [src/dec.c:124]   --->   Operation 395 'trunc' 'trunc_ln124_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln124_38 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_44, i1 %tmp_13" [src/dec.c:124]   --->   Operation 396 'bitconcatenate' 'or_ln124_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%trunc_ln124_29 = trunc i8 %z_2" [src/dec.c:124]   --->   Operation 397 'trunc' 'trunc_ln124_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln124_39 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_43, i1 %tmp_13" [src/dec.c:124]   --->   Operation 398 'bitconcatenate' 'or_ln124_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%trunc_ln124_30 = trunc i8 %z_2" [src/dec.c:124]   --->   Operation 399 'trunc' 'trunc_ln124_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_6)   --->   "%xor_ln124_363 = xor i8 %z_2, i8 %or_ln134_6" [src/dec.c:124]   --->   Operation 400 'xor' 'xor_ln124_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%trunc_ln124_31 = trunc i8 %skey_load_6" [src/dec.c:124]   --->   Operation 401 'trunc' 'trunc_ln124_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%xor_ln124_364 = xor i7 %trunc_ln124_30, i7 %or_ln124_39" [src/dec.c:124]   --->   Operation 402 'xor' 'xor_ln124_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%trunc_ln124_32 = trunc i8 %skey_load_6" [src/dec.c:124]   --->   Operation 403 'trunc' 'trunc_ln124_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%xor_ln124_365 = xor i6 %trunc_ln124_29, i6 %or_ln124_38" [src/dec.c:124]   --->   Operation 404 'xor' 'xor_ln124_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%trunc_ln124_33 = trunc i8 %skey_load_6" [src/dec.c:124]   --->   Operation 405 'trunc' 'trunc_ln124_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%xor_ln124_366 = xor i5 %trunc_ln124_28, i5 %or_ln124_37" [src/dec.c:124]   --->   Operation 406 'xor' 'xor_ln124_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%trunc_ln124_34 = trunc i8 %skey_load_6" [src/dec.c:124]   --->   Operation 407 'trunc' 'trunc_ln124_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%xor_ln124_367 = xor i4 %trunc_ln124_27, i4 %or_ln124_36" [src/dec.c:124]   --->   Operation 408 'xor' 'xor_ln124_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%trunc_ln124_35 = trunc i8 %skey_load_6" [src/dec.c:124]   --->   Operation 409 'trunc' 'trunc_ln124_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%xor_ln124_400 = xor i3 %trunc_ln124_26, i3 %or_ln124_35" [src/dec.c:124]   --->   Operation 410 'xor' 'xor_ln124_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_6)   --->   "%xor_ln124_401 = xor i8 %xor_ln124_363, i8 %skey_load_6" [src/dec.c:124]   --->   Operation 411 'xor' 'xor_ln124_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_6)   --->   "%xor_ln124_402 = xor i8 %x_assign_s, i8 %x_assign_1" [src/dec.c:124]   --->   Operation 412 'xor' 'xor_ln124_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln124_40 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_53, i1 %tmp_15" [src/dec.c:124]   --->   Operation 413 'bitconcatenate' 'or_ln124_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%xor_ln124_403 = xor i7 %or_ln124_7, i7 %or_ln1" [src/dec.c:124]   --->   Operation 414 'xor' 'xor_ln124_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln124_41 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_52, i1 %tmp_15" [src/dec.c:124]   --->   Operation 415 'bitconcatenate' 'or_ln124_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%xor_ln124_404 = xor i6 %or_ln124_9, i6 %or_ln124_1" [src/dec.c:124]   --->   Operation 416 'xor' 'xor_ln124_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln124_42 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_51, i1 %tmp_15" [src/dec.c:124]   --->   Operation 417 'bitconcatenate' 'or_ln124_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%xor_ln124_405 = xor i5 %or_ln124_10, i5 %or_ln124_2" [src/dec.c:124]   --->   Operation 418 'xor' 'xor_ln124_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln124_43 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_50, i1 %tmp_15" [src/dec.c:124]   --->   Operation 419 'bitconcatenate' 'or_ln124_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%xor_ln124_406 = xor i4 %or_ln124_12, i4 %or_ln124_3" [src/dec.c:124]   --->   Operation 420 'xor' 'xor_ln124_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%or_ln124_44 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_49, i1 %tmp_15" [src/dec.c:124]   --->   Operation 421 'bitconcatenate' 'or_ln124_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%xor_ln124_407 = xor i3 %or_ln124_14, i3 %or_ln124_4" [src/dec.c:124]   --->   Operation 422 'xor' 'xor_ln124_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_6)   --->   "%xor_ln124_684 = xor i8 %xor_ln124_402, i8 %or_ln" [src/dec.c:124]   --->   Operation 423 'xor' 'xor_ln124_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%xor_ln124_685 = xor i3 %xor_ln124_400, i3 %trunc_ln124_35" [src/dec.c:124]   --->   Operation 424 'xor' 'xor_ln124_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1035)   --->   "%xor_ln124_686 = xor i3 %xor_ln124_407, i3 %or_ln124_44" [src/dec.c:124]   --->   Operation 425 'xor' 'xor_ln124_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%xor_ln124_687 = xor i4 %xor_ln124_367, i4 %trunc_ln124_34" [src/dec.c:124]   --->   Operation 426 'xor' 'xor_ln124_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1034)   --->   "%xor_ln124_692 = xor i4 %xor_ln124_406, i4 %or_ln124_43" [src/dec.c:124]   --->   Operation 427 'xor' 'xor_ln124_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%xor_ln124_693 = xor i5 %xor_ln124_366, i5 %trunc_ln124_33" [src/dec.c:124]   --->   Operation 428 'xor' 'xor_ln124_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1033)   --->   "%xor_ln124_694 = xor i5 %xor_ln124_405, i5 %or_ln124_42" [src/dec.c:124]   --->   Operation 429 'xor' 'xor_ln124_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%xor_ln124_695 = xor i6 %xor_ln124_365, i6 %trunc_ln124_32" [src/dec.c:124]   --->   Operation 430 'xor' 'xor_ln124_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1032)   --->   "%xor_ln124_704 = xor i6 %xor_ln124_404, i6 %or_ln124_41" [src/dec.c:124]   --->   Operation 431 'xor' 'xor_ln124_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%xor_ln124_705 = xor i7 %xor_ln124_364, i7 %trunc_ln124_31" [src/dec.c:124]   --->   Operation 432 'xor' 'xor_ln124_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1031)   --->   "%xor_ln124_706 = xor i7 %xor_ln124_403, i7 %or_ln124_40" [src/dec.c:124]   --->   Operation 433 'xor' 'xor_ln124_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_6 = xor i8 %xor_ln124_684, i8 %xor_ln124_401" [src/dec.c:124]   --->   Operation 434 'xor' 'xor_ln124_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_968 = xor i1 %xor_ln124_270, i1 %xor_ln124_269" [src/dec.c:124]   --->   Operation 435 'xor' 'xor_ln124_968' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_970 = xor i2 %xor_ln124_268, i2 %xor_ln124_267" [src/dec.c:124]   --->   Operation 436 'xor' 'xor_ln124_970' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_972 = xor i3 %xor_ln124_266, i3 %xor_ln124_265" [src/dec.c:124]   --->   Operation 437 'xor' 'xor_ln124_972' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_974 = xor i4 %xor_ln124_264, i4 %xor_ln124_263" [src/dec.c:124]   --->   Operation 438 'xor' 'xor_ln124_974' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_976 = xor i5 %xor_ln124_262, i5 %xor_ln124_261" [src/dec.c:124]   --->   Operation 439 'xor' 'xor_ln124_976' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_978 = xor i6 %xor_ln124_260, i6 %xor_ln124_259" [src/dec.c:124]   --->   Operation 440 'xor' 'xor_ln124_978' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 441 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_980 = xor i7 %xor_ln124_258, i7 %xor_ln124_257" [src/dec.c:124]   --->   Operation 441 'xor' 'xor_ln124_980' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_997 = xor i7 %xor_ln124_362, i7 %xor_ln124_361" [src/dec.c:124]   --->   Operation 442 'xor' 'xor_ln124_997' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_998 = xor i6 %xor_ln124_360, i6 %xor_ln124_359" [src/dec.c:124]   --->   Operation 443 'xor' 'xor_ln124_998' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_999 = xor i5 %xor_ln124_358, i5 %xor_ln124_357" [src/dec.c:124]   --->   Operation 444 'xor' 'xor_ln124_999' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1000 = xor i4 %xor_ln124_356, i4 %xor_ln124_355" [src/dec.c:124]   --->   Operation 445 'xor' 'xor_ln124_1000' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1001 = xor i3 %xor_ln124_354, i3 %xor_ln124_353" [src/dec.c:124]   --->   Operation 446 'xor' 'xor_ln124_1001' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1002 = xor i2 %xor_ln124_352, i2 %xor_ln124_319" [src/dec.c:124]   --->   Operation 447 'xor' 'xor_ln124_1002' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1031 = xor i7 %xor_ln124_706, i7 %xor_ln124_705" [src/dec.c:124]   --->   Operation 448 'xor' 'xor_ln124_1031' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1032 = xor i6 %xor_ln124_704, i6 %xor_ln124_695" [src/dec.c:124]   --->   Operation 449 'xor' 'xor_ln124_1032' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1033 = xor i5 %xor_ln124_694, i5 %xor_ln124_693" [src/dec.c:124]   --->   Operation 450 'xor' 'xor_ln124_1033' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1034 = xor i4 %xor_ln124_692, i4 %xor_ln124_687" [src/dec.c:124]   --->   Operation 451 'xor' 'xor_ln124_1034' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1035 = xor i3 %xor_ln124_686, i3 %xor_ln124_685" [src/dec.c:124]   --->   Operation 452 'xor' 'xor_ln124_1035' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 453 [1/2] (2.32ns)   --->   "%skey_load_7 = load i5 %skey_addr_7" [src/dec.c:117->src/dec.c:192]   --->   Operation 453 'load' 'skey_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%skey_addr_8 = getelementptr i8 %skey, i64 0, i64 8" [src/dec.c:117->src/dec.c:192]   --->   Operation 454 'getelementptr' 'skey_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [2/2] (2.32ns)   --->   "%skey_load_8 = load i5 %skey_addr_8" [src/dec.c:117->src/dec.c:192]   --->   Operation 455 'load' 'skey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%trunc_ln124_36 = trunc i8 %skey_load_7" [src/dec.c:124]   --->   Operation 456 'trunc' 'trunc_ln124_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%trunc_ln124_37 = trunc i8 %skey_load_7" [src/dec.c:124]   --->   Operation 457 'trunc' 'trunc_ln124_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%trunc_ln124_38 = trunc i8 %skey_load_7" [src/dec.c:124]   --->   Operation 458 'trunc' 'trunc_ln124_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%trunc_ln124_39 = trunc i8 %skey_load_7" [src/dec.c:124]   --->   Operation 459 'trunc' 'trunc_ln124_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_7)   --->   "%xor_ln124_707 = xor i8 %skey_load_7, i8 %or_ln134_6" [src/dec.c:124]   --->   Operation 460 'xor' 'xor_ln124_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%trunc_ln124_40 = trunc i8 %z_3" [src/dec.c:124]   --->   Operation 461 'trunc' 'trunc_ln124_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%xor_ln124_708 = xor i7 %trunc_ln124_39, i7 %or_ln124_39" [src/dec.c:124]   --->   Operation 462 'xor' 'xor_ln124_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%trunc_ln124_41 = trunc i8 %z_3" [src/dec.c:124]   --->   Operation 463 'trunc' 'trunc_ln124_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%xor_ln124_709 = xor i6 %trunc_ln124_38, i6 %or_ln124_38" [src/dec.c:124]   --->   Operation 464 'xor' 'xor_ln124_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%trunc_ln124_42 = trunc i8 %z_3" [src/dec.c:124]   --->   Operation 465 'trunc' 'trunc_ln124_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%xor_ln124_710 = xor i5 %trunc_ln124_37, i5 %or_ln124_37" [src/dec.c:124]   --->   Operation 466 'xor' 'xor_ln124_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%trunc_ln124_43 = trunc i8 %z_3" [src/dec.c:124]   --->   Operation 467 'trunc' 'trunc_ln124_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%xor_ln124_711 = xor i4 %trunc_ln124_36, i4 %or_ln124_36" [src/dec.c:124]   --->   Operation 468 'xor' 'xor_ln124_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_7)   --->   "%xor_ln124_712 = xor i8 %xor_ln124_707, i8 %z_3" [src/dec.c:124]   --->   Operation 469 'xor' 'xor_ln124_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_7)   --->   "%xor_ln124_713 = xor i8 %x_assign_2, i8 %or_ln" [src/dec.c:124]   --->   Operation 470 'xor' 'xor_ln124_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%xor_ln124_714 = xor i7 %or_ln124_34, i7 %or_ln124_40" [src/dec.c:124]   --->   Operation 471 'xor' 'xor_ln124_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%xor_ln124_715 = xor i6 %or_ln124_33, i6 %or_ln124_41" [src/dec.c:124]   --->   Operation 472 'xor' 'xor_ln124_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%xor_ln124_716 = xor i5 %or_ln124_32, i5 %or_ln124_42" [src/dec.c:124]   --->   Operation 473 'xor' 'xor_ln124_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%xor_ln124_717 = xor i4 %or_ln124_31, i4 %or_ln124_43" [src/dec.c:124]   --->   Operation 474 'xor' 'xor_ln124_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_7)   --->   "%xor_ln124_718 = xor i8 %xor_ln124_713, i8 %x_assign_6" [src/dec.c:124]   --->   Operation 475 'xor' 'xor_ln124_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%xor_ln124_719 = xor i4 %xor_ln124_711, i4 %trunc_ln124_43" [src/dec.c:124]   --->   Operation 476 'xor' 'xor_ln124_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1063)   --->   "%xor_ln124_720 = xor i4 %xor_ln124_717, i4 %or_ln124_25" [src/dec.c:124]   --->   Operation 477 'xor' 'xor_ln124_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%xor_ln124_721 = xor i5 %xor_ln124_710, i5 %trunc_ln124_42" [src/dec.c:124]   --->   Operation 478 'xor' 'xor_ln124_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1062)   --->   "%xor_ln124_722 = xor i5 %xor_ln124_716, i5 %or_ln124_26" [src/dec.c:124]   --->   Operation 479 'xor' 'xor_ln124_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%xor_ln124_723 = xor i6 %xor_ln124_709, i6 %trunc_ln124_41" [src/dec.c:124]   --->   Operation 480 'xor' 'xor_ln124_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1061)   --->   "%xor_ln124_724 = xor i6 %xor_ln124_715, i6 %or_ln124_27" [src/dec.c:124]   --->   Operation 481 'xor' 'xor_ln124_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%xor_ln124_725 = xor i7 %xor_ln124_708, i7 %trunc_ln124_40" [src/dec.c:124]   --->   Operation 482 'xor' 'xor_ln124_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1060)   --->   "%xor_ln124_726 = xor i7 %xor_ln124_714, i7 %or_ln124_28" [src/dec.c:124]   --->   Operation 483 'xor' 'xor_ln124_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_7 = xor i8 %xor_ln124_718, i8 %xor_ln124_712" [src/dec.c:124]   --->   Operation 484 'xor' 'xor_ln124_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1060 = xor i7 %xor_ln124_726, i7 %xor_ln124_725" [src/dec.c:124]   --->   Operation 485 'xor' 'xor_ln124_1060' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1061 = xor i6 %xor_ln124_724, i6 %xor_ln124_723" [src/dec.c:124]   --->   Operation 486 'xor' 'xor_ln124_1061' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1062 = xor i5 %xor_ln124_722, i5 %xor_ln124_721" [src/dec.c:124]   --->   Operation 487 'xor' 'xor_ln124_1062' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 488 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1063 = xor i4 %xor_ln124_720, i4 %xor_ln124_719" [src/dec.c:124]   --->   Operation 488 'xor' 'xor_ln124_1063' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 489 [1/2] (2.32ns)   --->   "%skey_load_8 = load i5 %skey_addr_8" [src/dec.c:117->src/dec.c:192]   --->   Operation 489 'load' 'skey_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%skey_addr_9 = getelementptr i8 %skey, i64 0, i64 9" [src/dec.c:117->src/dec.c:192]   --->   Operation 490 'getelementptr' 'skey_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 491 [2/2] (2.32ns)   --->   "%skey_load_9 = load i5 %skey_addr_9" [src/dec.c:117->src/dec.c:192]   --->   Operation 491 'load' 'skey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 492 [1/1] (0.99ns)   --->   "%xor_ln124_16 = xor i8 %xor_ln124_4, i8 150" [src/dec.c:124]   --->   Operation 492 'xor' 'xor_ln124_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.99ns)   --->   "%xor_ln124_17 = xor i8 %xor_ln124_5, i8 164" [src/dec.c:124]   --->   Operation 493 'xor' 'xor_ln124_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [1/1] (0.99ns)   --->   "%xor_ln124_18 = xor i8 %xor_ln124_6, i8 189" [src/dec.c:124]   --->   Operation 494 'xor' 'xor_ln124_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.99ns)   --->   "%xor_ln124_19 = xor i8 %xor_ln124_7, i8 117" [src/dec.c:124]   --->   Operation 495 'xor' 'xor_ln124_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i8 %xor_ln124_16" [src/dec.c:150->src/dec.c:194]   --->   Operation 496 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%clefia_s0_addr_4 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_1" [src/dec.c:150->src/dec.c:194]   --->   Operation 497 'getelementptr' 'clefia_s0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [2/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [src/dec.c:150->src/dec.c:194]   --->   Operation 498 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i8 %xor_ln124_17" [src/dec.c:151->src/dec.c:194]   --->   Operation 499 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%clefia_s1_addr_4 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_1" [src/dec.c:151->src/dec.c:194]   --->   Operation 500 'getelementptr' 'clefia_s1_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 501 [2/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [src/dec.c:151->src/dec.c:194]   --->   Operation 501 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i8 %xor_ln124_18" [src/dec.c:152->src/dec.c:194]   --->   Operation 502 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%clefia_s0_addr_5 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_1" [src/dec.c:152->src/dec.c:194]   --->   Operation 503 'getelementptr' 'clefia_s0_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 504 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [src/dec.c:152->src/dec.c:194]   --->   Operation 504 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i8 %xor_ln124_19" [src/dec.c:153->src/dec.c:194]   --->   Operation 505 'zext' 'zext_ln153_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%clefia_s1_addr_5 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_1" [src/dec.c:153->src/dec.c:194]   --->   Operation 506 'getelementptr' 'clefia_s1_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 507 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [src/dec.c:153->src/dec.c:194]   --->   Operation 507 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 6.74>
ST_11 : Operation 508 [1/2] (2.32ns)   --->   "%skey_load_9 = load i5 %skey_addr_9" [src/dec.c:117->src/dec.c:192]   --->   Operation 508 'load' 'skey_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%skey_addr_10 = getelementptr i8 %skey, i64 0, i64 10" [src/dec.c:117->src/dec.c:192]   --->   Operation 509 'getelementptr' 'skey_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 510 [2/2] (2.32ns)   --->   "%skey_load_10 = load i5 %skey_addr_10" [src/dec.c:117->src/dec.c:192]   --->   Operation 510 'load' 'skey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 511 [1/2] (3.25ns)   --->   "%z_8 = load i8 %clefia_s0_addr_4" [src/dec.c:150->src/dec.c:194]   --->   Operation 511 'load' 'z_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 512 [1/2] (3.25ns)   --->   "%z_9 = load i8 %clefia_s1_addr_4" [src/dec.c:151->src/dec.c:194]   --->   Operation 512 'load' 'z_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 513 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr_5" [src/dec.c:152->src/dec.c:194]   --->   Operation 513 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 514 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_5" [src/dec.c:153->src/dec.c:194]   --->   Operation 514 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7" [src/dec.c:131]   --->   Operation 515 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%xor_ln132_20 = xor i8 %z_9, i8 14" [src/dec.c:132]   --->   Operation 516 'xor' 'xor_ln132_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_20 = select i1 %tmp_40, i8 %xor_ln132_20, i8 %z_9" [src/dec.c:131]   --->   Operation 517 'select' 'select_ln131_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln134_131 = trunc i8 %select_ln131_20" [src/dec.c:134]   --->   Operation 518 'trunc' 'trunc_ln134_131' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7" [src/dec.c:134]   --->   Operation 519 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln134_132 = trunc i8 %select_ln131_20" [src/dec.c:134]   --->   Operation 520 'trunc' 'trunc_ln134_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%trunc_ln134_133 = trunc i8 %select_ln131_20" [src/dec.c:134]   --->   Operation 521 'trunc' 'trunc_ln134_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln134_134 = trunc i8 %select_ln131_20" [src/dec.c:134]   --->   Operation 522 'trunc' 'trunc_ln134_134' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_131, i1 %tmp_41" [src/dec.c:134]   --->   Operation 523 'bitconcatenate' 'x_assign_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [src/dec.c:131]   --->   Operation 524 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%xor_ln132_21 = xor i8 %z_10, i8 14" [src/dec.c:132]   --->   Operation 525 'xor' 'xor_ln132_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_21 = select i1 %tmp_42, i8 %xor_ln132_21, i8 %z_10" [src/dec.c:131]   --->   Operation 526 'select' 'select_ln131_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln134_135 = trunc i8 %select_ln131_21" [src/dec.c:134]   --->   Operation 527 'trunc' 'trunc_ln134_135' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7" [src/dec.c:134]   --->   Operation 528 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln134_136 = trunc i8 %select_ln131_21" [src/dec.c:134]   --->   Operation 529 'trunc' 'trunc_ln134_136' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%trunc_ln134_137 = trunc i8 %select_ln131_21" [src/dec.c:134]   --->   Operation 530 'trunc' 'trunc_ln134_137' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_135, i1 %tmp_43" [src/dec.c:134]   --->   Operation 531 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6" [src/dec.c:131]   --->   Operation 532 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%xor_ln132_22 = xor i8 %x_assign_13, i8 14" [src/dec.c:132]   --->   Operation 533 'xor' 'xor_ln132_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 534 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_22 = select i1 %tmp_44, i8 %xor_ln132_22, i8 %x_assign_13" [src/dec.c:131]   --->   Operation 534 'select' 'select_ln131_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln134_138 = trunc i8 %select_ln131_22" [src/dec.c:134]   --->   Operation 535 'trunc' 'trunc_ln134_138' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7" [src/dec.c:134]   --->   Operation 536 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln134_139 = trunc i8 %select_ln131_22" [src/dec.c:134]   --->   Operation 537 'trunc' 'trunc_ln134_139' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln134_140 = trunc i8 %select_ln131_22" [src/dec.c:134]   --->   Operation 538 'trunc' 'trunc_ln134_140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln134_141 = trunc i8 %select_ln131_22" [src/dec.c:134]   --->   Operation 539 'trunc' 'trunc_ln134_141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln134_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_138, i1 %tmp_45" [src/dec.c:134]   --->   Operation 540 'bitconcatenate' 'or_ln134_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [src/dec.c:131]   --->   Operation 541 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_23)   --->   "%xor_ln132_23 = xor i8 %z_11, i8 14" [src/dec.c:132]   --->   Operation 542 'xor' 'xor_ln132_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_23 = select i1 %tmp_46, i8 %xor_ln132_23, i8 %z_11" [src/dec.c:131]   --->   Operation 543 'select' 'select_ln131_23' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln134_142 = trunc i8 %select_ln131_23" [src/dec.c:134]   --->   Operation 544 'trunc' 'trunc_ln134_142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7" [src/dec.c:134]   --->   Operation 545 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln134_143 = trunc i8 %select_ln131_23" [src/dec.c:134]   --->   Operation 546 'trunc' 'trunc_ln134_143' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%trunc_ln134_144 = trunc i8 %select_ln131_23" [src/dec.c:134]   --->   Operation 547 'trunc' 'trunc_ln134_144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln134_145 = trunc i8 %select_ln131_23" [src/dec.c:134]   --->   Operation 548 'trunc' 'trunc_ln134_145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_142, i1 %tmp_47" [src/dec.c:134]   --->   Operation 549 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6" [src/dec.c:131]   --->   Operation 550 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_24)   --->   "%xor_ln132_24 = xor i8 %x_assign_14, i8 14" [src/dec.c:132]   --->   Operation 551 'xor' 'xor_ln132_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 552 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_24 = select i1 %tmp_48, i8 %xor_ln132_24, i8 %x_assign_14" [src/dec.c:131]   --->   Operation 552 'select' 'select_ln131_24' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln134_146 = trunc i8 %select_ln131_24" [src/dec.c:134]   --->   Operation 553 'trunc' 'trunc_ln134_146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7" [src/dec.c:134]   --->   Operation 554 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln134_147 = trunc i8 %select_ln131_24" [src/dec.c:134]   --->   Operation 555 'trunc' 'trunc_ln134_147' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln134_148 = trunc i8 %select_ln131_24" [src/dec.c:134]   --->   Operation 556 'trunc' 'trunc_ln134_148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln134_149 = trunc i8 %select_ln131_24" [src/dec.c:134]   --->   Operation 557 'trunc' 'trunc_ln134_149' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_146, i1 %tmp_49" [src/dec.c:134]   --->   Operation 558 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7" [src/dec.c:131]   --->   Operation 559 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_25)   --->   "%xor_ln132_25 = xor i8 %z_8, i8 14" [src/dec.c:132]   --->   Operation 560 'xor' 'xor_ln132_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 561 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_25 = select i1 %tmp_50, i8 %xor_ln132_25, i8 %z_8" [src/dec.c:131]   --->   Operation 561 'select' 'select_ln131_25' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln134_150 = trunc i8 %select_ln131_25" [src/dec.c:134]   --->   Operation 562 'trunc' 'trunc_ln134_150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7" [src/dec.c:134]   --->   Operation 563 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln134_151 = trunc i8 %select_ln131_25" [src/dec.c:134]   --->   Operation 564 'trunc' 'trunc_ln134_151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%trunc_ln134_152 = trunc i8 %select_ln131_25" [src/dec.c:134]   --->   Operation 565 'trunc' 'trunc_ln134_152' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_150, i1 %tmp_51" [src/dec.c:134]   --->   Operation 566 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6" [src/dec.c:131]   --->   Operation 567 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_26)   --->   "%xor_ln132_26 = xor i8 %x_assign_15, i8 14" [src/dec.c:132]   --->   Operation 568 'xor' 'xor_ln132_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_26 = select i1 %tmp_52, i8 %xor_ln132_26, i8 %x_assign_15" [src/dec.c:131]   --->   Operation 569 'select' 'select_ln131_26' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln134_153 = trunc i8 %select_ln131_26" [src/dec.c:134]   --->   Operation 570 'trunc' 'trunc_ln134_153' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7" [src/dec.c:134]   --->   Operation 571 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln134_154 = trunc i8 %select_ln131_26" [src/dec.c:134]   --->   Operation 572 'trunc' 'trunc_ln134_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 6" [src/dec.c:131]   --->   Operation 573 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_27)   --->   "%xor_ln132_27 = xor i8 %x_assign_12, i8 14" [src/dec.c:132]   --->   Operation 574 'xor' 'xor_ln132_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 575 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_27 = select i1 %tmp_54, i8 %xor_ln132_27, i8 %x_assign_12" [src/dec.c:131]   --->   Operation 575 'select' 'select_ln131_27' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln134_155 = trunc i8 %select_ln131_27" [src/dec.c:134]   --->   Operation 576 'trunc' 'trunc_ln134_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7" [src/dec.c:134]   --->   Operation 577 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln134_156 = trunc i8 %select_ln131_27" [src/dec.c:134]   --->   Operation 578 'trunc' 'trunc_ln134_156' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln124_85 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_145, i1 %tmp_47" [src/dec.c:124]   --->   Operation 579 'bitconcatenate' 'or_ln124_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%trunc_ln124_74 = trunc i8 %z_8" [src/dec.c:124]   --->   Operation 580 'trunc' 'trunc_ln124_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%or_ln124_86 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_144, i1 %tmp_47" [src/dec.c:124]   --->   Operation 581 'bitconcatenate' 'or_ln124_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%trunc_ln124_75 = trunc i8 %z_8" [src/dec.c:124]   --->   Operation 582 'trunc' 'trunc_ln124_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%or_ln124_87 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_143, i1 %tmp_47" [src/dec.c:124]   --->   Operation 583 'bitconcatenate' 'or_ln124_87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln124_76 = trunc i8 %z_8" [src/dec.c:124]   --->   Operation 584 'trunc' 'trunc_ln124_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_20)   --->   "%xor_ln124_803 = xor i8 %z_8, i8 %x_assign_14" [src/dec.c:124]   --->   Operation 585 'xor' 'xor_ln124_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%trunc_ln124_77 = trunc i8 %skey_load_8" [src/dec.c:124]   --->   Operation 586 'trunc' 'trunc_ln124_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%xor_ln124_804 = xor i5 %trunc_ln124_76, i5 %or_ln124_87" [src/dec.c:124]   --->   Operation 587 'xor' 'xor_ln124_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%trunc_ln124_78 = trunc i8 %skey_load_8" [src/dec.c:124]   --->   Operation 588 'trunc' 'trunc_ln124_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%xor_ln124_805 = xor i6 %trunc_ln124_75, i6 %or_ln124_86" [src/dec.c:124]   --->   Operation 589 'xor' 'xor_ln124_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%trunc_ln124_79 = trunc i8 %skey_load_8" [src/dec.c:124]   --->   Operation 590 'trunc' 'trunc_ln124_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%xor_ln124_806 = xor i7 %trunc_ln124_74, i7 %or_ln124_85" [src/dec.c:124]   --->   Operation 591 'xor' 'xor_ln124_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_20)   --->   "%xor_ln124_807 = xor i8 %xor_ln124_803, i8 %skey_load_8" [src/dec.c:124]   --->   Operation 592 'xor' 'xor_ln124_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [1/1] (0.00ns)   --->   "%or_ln124_88 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_149, i1 %tmp_49" [src/dec.c:124]   --->   Operation 593 'bitconcatenate' 'or_ln124_88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln124_89 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_134, i1 %tmp_41" [src/dec.c:124]   --->   Operation 594 'bitconcatenate' 'or_ln124_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%or_ln124_90 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_148, i1 %tmp_49" [src/dec.c:124]   --->   Operation 595 'bitconcatenate' 'or_ln124_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%or_ln124_91 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_133, i1 %tmp_41" [src/dec.c:124]   --->   Operation 596 'bitconcatenate' 'or_ln124_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%or_ln124_92 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_147, i1 %tmp_49" [src/dec.c:124]   --->   Operation 597 'bitconcatenate' 'or_ln124_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%or_ln124_93 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_132, i1 %tmp_41" [src/dec.c:124]   --->   Operation 598 'bitconcatenate' 'or_ln124_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_20)   --->   "%xor_ln124_808 = xor i8 %x_assign_12, i8 %or_ln134_7" [src/dec.c:124]   --->   Operation 599 'xor' 'xor_ln124_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%or_ln124_94 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_141, i1 %tmp_45" [src/dec.c:124]   --->   Operation 600 'bitconcatenate' 'or_ln124_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%xor_ln124_809 = xor i5 %or_ln124_93, i5 %or_ln124_92" [src/dec.c:124]   --->   Operation 601 'xor' 'xor_ln124_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%or_ln124_95 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_140, i1 %tmp_45" [src/dec.c:124]   --->   Operation 602 'bitconcatenate' 'or_ln124_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%xor_ln124_810 = xor i6 %or_ln124_91, i6 %or_ln124_90" [src/dec.c:124]   --->   Operation 603 'xor' 'xor_ln124_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%or_ln124_96 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_139, i1 %tmp_45" [src/dec.c:124]   --->   Operation 604 'bitconcatenate' 'or_ln124_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%xor_ln124_811 = xor i7 %or_ln124_89, i7 %or_ln124_88" [src/dec.c:124]   --->   Operation 605 'xor' 'xor_ln124_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_20)   --->   "%xor_ln124_812 = xor i8 %xor_ln124_808, i8 %or_ln134_5" [src/dec.c:124]   --->   Operation 606 'xor' 'xor_ln124_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%xor_ln124_813 = xor i7 %xor_ln124_806, i7 %trunc_ln124_79" [src/dec.c:124]   --->   Operation 607 'xor' 'xor_ln124_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1115)   --->   "%xor_ln124_814 = xor i7 %xor_ln124_811, i7 %or_ln124_96" [src/dec.c:124]   --->   Operation 608 'xor' 'xor_ln124_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%xor_ln124_815 = xor i6 %xor_ln124_805, i6 %trunc_ln124_78" [src/dec.c:124]   --->   Operation 609 'xor' 'xor_ln124_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1113)   --->   "%xor_ln124_816 = xor i6 %xor_ln124_810, i6 %or_ln124_95" [src/dec.c:124]   --->   Operation 610 'xor' 'xor_ln124_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%xor_ln124_817 = xor i5 %xor_ln124_804, i5 %trunc_ln124_77" [src/dec.c:124]   --->   Operation 611 'xor' 'xor_ln124_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1111)   --->   "%xor_ln124_818 = xor i5 %xor_ln124_809, i5 %or_ln124_94" [src/dec.c:124]   --->   Operation 612 'xor' 'xor_ln124_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 613 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_20 = xor i8 %xor_ln124_812, i8 %xor_ln124_807" [src/dec.c:124]   --->   Operation 613 'xor' 'xor_ln124_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%or_ln124_97 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_137, i1 %tmp_43" [src/dec.c:124]   --->   Operation 614 'bitconcatenate' 'or_ln124_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%trunc_ln124_80 = trunc i8 %z_9" [src/dec.c:124]   --->   Operation 615 'trunc' 'trunc_ln124_80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 616 [1/1] (0.00ns)   --->   "%or_ln124_98 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_136, i1 %tmp_43" [src/dec.c:124]   --->   Operation 616 'bitconcatenate' 'or_ln124_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%trunc_ln124_81 = trunc i8 %z_9" [src/dec.c:124]   --->   Operation 617 'trunc' 'trunc_ln124_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_21)   --->   "%xor_ln124_819 = xor i8 %z_9, i8 %x_assign_13" [src/dec.c:124]   --->   Operation 618 'xor' 'xor_ln124_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%trunc_ln124_82 = trunc i8 %skey_load_9" [src/dec.c:124]   --->   Operation 619 'trunc' 'trunc_ln124_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%xor_ln124_820 = xor i7 %trunc_ln124_81, i7 %or_ln124_98" [src/dec.c:124]   --->   Operation 620 'xor' 'xor_ln124_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%trunc_ln124_83 = trunc i8 %skey_load_9" [src/dec.c:124]   --->   Operation 621 'trunc' 'trunc_ln124_83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%xor_ln124_821 = xor i6 %trunc_ln124_80, i6 %or_ln124_97" [src/dec.c:124]   --->   Operation 622 'xor' 'xor_ln124_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_21)   --->   "%xor_ln124_822 = xor i8 %xor_ln124_819, i8 %skey_load_9" [src/dec.c:124]   --->   Operation 623 'xor' 'xor_ln124_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%or_ln124_99 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_152, i1 %tmp_51" [src/dec.c:124]   --->   Operation 624 'bitconcatenate' 'or_ln124_99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln124_100 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_151, i1 %tmp_51" [src/dec.c:124]   --->   Operation 625 'bitconcatenate' 'or_ln124_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_21)   --->   "%xor_ln124_823 = xor i8 %x_assign_15, i8 %or_ln134_7" [src/dec.c:124]   --->   Operation 626 'xor' 'xor_ln124_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%xor_ln124_824 = xor i7 %or_ln124_100, i7 %or_ln124_88" [src/dec.c:124]   --->   Operation 627 'xor' 'xor_ln124_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%xor_ln124_825 = xor i6 %or_ln124_99, i6 %or_ln124_90" [src/dec.c:124]   --->   Operation 628 'xor' 'xor_ln124_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_21)   --->   "%xor_ln124_826 = xor i8 %xor_ln124_823, i8 %or_ln134_5" [src/dec.c:124]   --->   Operation 629 'xor' 'xor_ln124_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%xor_ln124_827 = xor i6 %xor_ln124_821, i6 %trunc_ln124_83" [src/dec.c:124]   --->   Operation 630 'xor' 'xor_ln124_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1125)   --->   "%xor_ln124_828 = xor i6 %xor_ln124_825, i6 %or_ln124_95" [src/dec.c:124]   --->   Operation 631 'xor' 'xor_ln124_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%xor_ln124_829 = xor i7 %xor_ln124_820, i7 %trunc_ln124_82" [src/dec.c:124]   --->   Operation 632 'xor' 'xor_ln124_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1124)   --->   "%xor_ln124_830 = xor i7 %xor_ln124_824, i7 %or_ln124_96" [src/dec.c:124]   --->   Operation 633 'xor' 'xor_ln124_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 634 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_21 = xor i8 %xor_ln124_826, i8 %xor_ln124_822" [src/dec.c:124]   --->   Operation 634 'xor' 'xor_ln124_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 635 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1111 = xor i5 %xor_ln124_818, i5 %xor_ln124_817" [src/dec.c:124]   --->   Operation 635 'xor' 'xor_ln124_1111' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1113 = xor i6 %xor_ln124_816, i6 %xor_ln124_815" [src/dec.c:124]   --->   Operation 636 'xor' 'xor_ln124_1113' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1115 = xor i7 %xor_ln124_814, i7 %xor_ln124_813" [src/dec.c:124]   --->   Operation 637 'xor' 'xor_ln124_1115' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1124 = xor i7 %xor_ln124_830, i7 %xor_ln124_829" [src/dec.c:124]   --->   Operation 638 'xor' 'xor_ln124_1124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 639 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1125 = xor i6 %xor_ln124_828, i6 %xor_ln124_827" [src/dec.c:124]   --->   Operation 639 'xor' 'xor_ln124_1125' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 640 [1/2] (2.32ns)   --->   "%skey_load_10 = load i5 %skey_addr_10" [src/dec.c:117->src/dec.c:192]   --->   Operation 640 'load' 'skey_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 641 [1/1] (0.00ns)   --->   "%skey_addr_11 = getelementptr i8 %skey, i64 0, i64 11" [src/dec.c:117->src/dec.c:192]   --->   Operation 641 'getelementptr' 'skey_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 642 [2/2] (2.32ns)   --->   "%skey_load_11 = load i5 %skey_addr_11" [src/dec.c:117->src/dec.c:192]   --->   Operation 642 'load' 'skey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "%or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_153, i1 %tmp_53" [src/dec.c:134]   --->   Operation 643 'bitconcatenate' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln134_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_155, i1 %tmp_55" [src/dec.c:134]   --->   Operation 644 'bitconcatenate' 'or_ln134_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln124_101 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_156, i1 %tmp_55" [src/dec.c:124]   --->   Operation 645 'bitconcatenate' 'or_ln124_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%trunc_ln124_84 = trunc i8 %skey_load_10" [src/dec.c:124]   --->   Operation 646 'trunc' 'trunc_ln124_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_22)   --->   "%xor_ln124_831 = xor i8 %skey_load_10, i8 %or_ln134_10" [src/dec.c:124]   --->   Operation 647 'xor' 'xor_ln124_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%trunc_ln124_85 = trunc i8 %z_10" [src/dec.c:124]   --->   Operation 648 'trunc' 'trunc_ln124_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%xor_ln124_832 = xor i7 %trunc_ln124_84, i7 %or_ln124_101" [src/dec.c:124]   --->   Operation 649 'xor' 'xor_ln124_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_22)   --->   "%xor_ln124_833 = xor i8 %xor_ln124_831, i8 %z_10" [src/dec.c:124]   --->   Operation 650 'xor' 'xor_ln124_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%or_ln124_102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_154, i1 %tmp_53" [src/dec.c:124]   --->   Operation 651 'bitconcatenate' 'or_ln124_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_22)   --->   "%xor_ln124_834 = xor i8 %or_ln134_8, i8 %x_assign_12" [src/dec.c:124]   --->   Operation 652 'xor' 'xor_ln124_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%xor_ln124_835 = xor i7 %or_ln124_102, i7 %or_ln124_89" [src/dec.c:124]   --->   Operation 653 'xor' 'xor_ln124_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_22)   --->   "%xor_ln124_836 = xor i8 %xor_ln124_834, i8 %x_assign_14" [src/dec.c:124]   --->   Operation 654 'xor' 'xor_ln124_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%xor_ln124_837 = xor i7 %xor_ln124_832, i7 %trunc_ln124_85" [src/dec.c:124]   --->   Operation 655 'xor' 'xor_ln124_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1138)   --->   "%xor_ln124_838 = xor i7 %xor_ln124_835, i7 %or_ln124_85" [src/dec.c:124]   --->   Operation 656 'xor' 'xor_ln124_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 657 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_22 = xor i8 %xor_ln124_836, i8 %xor_ln124_833" [src/dec.c:124]   --->   Operation 657 'xor' 'xor_ln124_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1138 = xor i7 %xor_ln124_838, i7 %xor_ln124_837" [src/dec.c:124]   --->   Operation 658 'xor' 'xor_ln124_1138' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 659 [1/2] (2.32ns)   --->   "%skey_load_11 = load i5 %skey_addr_11" [src/dec.c:117->src/dec.c:192]   --->   Operation 659 'load' 'skey_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 660 [1/1] (0.00ns)   --->   "%skey_addr_12 = getelementptr i8 %skey, i64 0, i64 12" [src/dec.c:117->src/dec.c:192]   --->   Operation 660 'getelementptr' 'skey_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 661 [2/2] (2.32ns)   --->   "%skey_load_12 = load i5 %skey_addr_12" [src/dec.c:117->src/dec.c:192]   --->   Operation 661 'load' 'skey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%trunc_ln124_86 = trunc i8 %skey_load_11" [src/dec.c:124]   --->   Operation 662 'trunc' 'trunc_ln124_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_23)   --->   "%xor_ln124_839 = xor i8 %skey_load_11, i8 %x_assign_13" [src/dec.c:124]   --->   Operation 663 'xor' 'xor_ln124_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%trunc_ln124_87 = trunc i8 %z_11" [src/dec.c:124]   --->   Operation 664 'trunc' 'trunc_ln124_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%xor_ln124_840 = xor i7 %trunc_ln124_86, i7 %or_ln124_98" [src/dec.c:124]   --->   Operation 665 'xor' 'xor_ln124_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_23)   --->   "%xor_ln124_841 = xor i8 %xor_ln124_839, i8 %z_11" [src/dec.c:124]   --->   Operation 666 'xor' 'xor_ln124_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_23)   --->   "%xor_ln124_842 = xor i8 %or_ln134_8, i8 %x_assign_15" [src/dec.c:124]   --->   Operation 667 'xor' 'xor_ln124_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%xor_ln124_843 = xor i7 %or_ln124_102, i7 %or_ln124_100" [src/dec.c:124]   --->   Operation 668 'xor' 'xor_ln124_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_23)   --->   "%xor_ln124_844 = xor i8 %xor_ln124_842, i8 %or_ln134_10" [src/dec.c:124]   --->   Operation 669 'xor' 'xor_ln124_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%xor_ln124_845 = xor i7 %xor_ln124_840, i7 %trunc_ln124_87" [src/dec.c:124]   --->   Operation 670 'xor' 'xor_ln124_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1147)   --->   "%xor_ln124_846 = xor i7 %xor_ln124_843, i7 %or_ln124_101" [src/dec.c:124]   --->   Operation 671 'xor' 'xor_ln124_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 672 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_23 = xor i8 %xor_ln124_844, i8 %xor_ln124_841" [src/dec.c:124]   --->   Operation 672 'xor' 'xor_ln124_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 673 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1147 = xor i7 %xor_ln124_846, i7 %xor_ln124_845" [src/dec.c:124]   --->   Operation 673 'xor' 'xor_ln124_1147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 674 [1/2] (2.32ns)   --->   "%skey_load_12 = load i5 %skey_addr_12" [src/dec.c:117->src/dec.c:192]   --->   Operation 674 'load' 'skey_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 675 [1/1] (0.00ns)   --->   "%skey_addr_13 = getelementptr i8 %skey, i64 0, i64 13" [src/dec.c:117->src/dec.c:192]   --->   Operation 675 'getelementptr' 'skey_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 676 [2/2] (2.32ns)   --->   "%skey_load_13 = load i5 %skey_addr_13" [src/dec.c:117->src/dec.c:192]   --->   Operation 676 'load' 'skey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 4.24>
ST_15 : Operation 677 [1/2] (2.32ns)   --->   "%skey_load_13 = load i5 %skey_addr_13" [src/dec.c:117->src/dec.c:192]   --->   Operation 677 'load' 'skey_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 678 [1/1] (0.00ns)   --->   "%skey_addr_14 = getelementptr i8 %skey, i64 0, i64 14" [src/dec.c:117->src/dec.c:192]   --->   Operation 678 'getelementptr' 'skey_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 679 [2/2] (2.32ns)   --->   "%skey_load_14 = load i5 %skey_addr_14" [src/dec.c:117->src/dec.c:192]   --->   Operation 679 'load' 'skey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 680 [1/1] (0.99ns)   --->   "%xor_ln124_8 = xor i8 %skey_load_8, i8 153" [src/dec.c:124]   --->   Operation 680 'xor' 'xor_ln124_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 681 [1/1] (0.99ns)   --->   "%xor_ln124_10 = xor i8 %skey_load_10, i8 138" [src/dec.c:124]   --->   Operation 681 'xor' 'xor_ln124_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124_8" [src/dec.c:173->src/dec.c:195]   --->   Operation 682 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 683 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [src/dec.c:173->src/dec.c:195]   --->   Operation 683 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 684 [2/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [src/dec.c:173->src/dec.c:195]   --->   Operation 684 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_10" [src/dec.c:175->src/dec.c:195]   --->   Operation 685 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%clefia_s1_addr_3 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [src/dec.c:175->src/dec.c:195]   --->   Operation 686 'getelementptr' 'clefia_s1_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 687 [2/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [src/dec.c:175->src/dec.c:195]   --->   Operation 687 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 688 [1/2] (2.32ns)   --->   "%skey_load_14 = load i5 %skey_addr_14" [src/dec.c:117->src/dec.c:192]   --->   Operation 688 'load' 'skey_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%skey_addr_15 = getelementptr i8 %skey, i64 0, i64 15" [src/dec.c:117->src/dec.c:192]   --->   Operation 689 'getelementptr' 'skey_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [2/2] (2.32ns)   --->   "%skey_load_15 = load i5 %skey_addr_15" [src/dec.c:117->src/dec.c:192]   --->   Operation 690 'load' 'skey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 691 [1/1] (0.99ns)   --->   "%xor_ln124_9 = xor i8 %skey_load_9, i8 74" [src/dec.c:124]   --->   Operation 691 'xor' 'xor_ln124_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 692 [1/1] (0.99ns)   --->   "%xor_ln124_11 = xor i8 %skey_load_11, i8 66" [src/dec.c:124]   --->   Operation 692 'xor' 'xor_ln124_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 693 [1/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s1_addr_2" [src/dec.c:173->src/dec.c:195]   --->   Operation 693 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_9" [src/dec.c:174->src/dec.c:195]   --->   Operation 694 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [src/dec.c:174->src/dec.c:195]   --->   Operation 695 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 696 [2/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [src/dec.c:174->src/dec.c:195]   --->   Operation 696 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 697 [1/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s1_addr_3" [src/dec.c:175->src/dec.c:195]   --->   Operation 697 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_11" [src/dec.c:176->src/dec.c:195]   --->   Operation 698 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns)   --->   "%clefia_s0_addr_3 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [src/dec.c:176->src/dec.c:195]   --->   Operation 699 'getelementptr' 'clefia_s0_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 700 [2/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [src/dec.c:176->src/dec.c:195]   --->   Operation 700 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7" [src/dec.c:131]   --->   Operation 701 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%xor_ln132_11 = xor i8 %z_6, i8 14" [src/dec.c:132]   --->   Operation 702 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 703 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_11 = select i1 %tmp_22, i8 %xor_ln132_11, i8 %z_6" [src/dec.c:131]   --->   Operation 703 'select' 'select_ln131_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln134_73 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 704 'trunc' 'trunc_ln134_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7" [src/dec.c:134]   --->   Operation 705 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln134_87 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 706 'trunc' 'trunc_ln134_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln134_88 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 707 'trunc' 'trunc_ln134_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln134_96 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 708 'trunc' 'trunc_ln134_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln134_97 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 709 'trunc' 'trunc_ln134_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_73, i1 %tmp_23" [src/dec.c:134]   --->   Operation 710 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7" [src/dec.c:131]   --->   Operation 711 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%xor_ln132_15 = xor i8 %z_4, i8 14" [src/dec.c:132]   --->   Operation 712 'xor' 'xor_ln132_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 713 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_15 = select i1 %tmp_30, i8 %xor_ln132_15, i8 %z_4" [src/dec.c:131]   --->   Operation 713 'select' 'select_ln131_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln134_113 = trunc i8 %select_ln131_15" [src/dec.c:134]   --->   Operation 714 'trunc' 'trunc_ln134_113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7" [src/dec.c:134]   --->   Operation 715 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_113, i1 %tmp_31" [src/dec.c:134]   --->   Operation 716 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6" [src/dec.c:131]   --->   Operation 717 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%xor_ln132_16 = xor i8 %x_assign_9, i8 14" [src/dec.c:132]   --->   Operation 718 'xor' 'xor_ln132_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 719 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_16 = select i1 %tmp_32, i8 %xor_ln132_16, i8 %x_assign_9" [src/dec.c:131]   --->   Operation 719 'select' 'select_ln131_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln134_117 = trunc i8 %select_ln131_16" [src/dec.c:134]   --->   Operation 720 'trunc' 'trunc_ln134_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7" [src/dec.c:134]   --->   Operation 721 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_117, i1 %tmp_33" [src/dec.c:134]   --->   Operation 722 'bitconcatenate' 'x_assign_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6" [src/dec.c:131]   --->   Operation 723 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%xor_ln132_17 = xor i8 %x_assign_10, i8 14" [src/dec.c:132]   --->   Operation 724 'xor' 'xor_ln132_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 725 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_17 = select i1 %tmp_34, i8 %xor_ln132_17, i8 %x_assign_10" [src/dec.c:131]   --->   Operation 725 'select' 'select_ln131_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln134_118 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 726 'trunc' 'trunc_ln134_118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7" [src/dec.c:134]   --->   Operation 727 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 6" [src/dec.c:131]   --->   Operation 728 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%xor_ln132_18 = xor i8 %x_assign_5, i8 14" [src/dec.c:132]   --->   Operation 729 'xor' 'xor_ln132_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_18 = select i1 %tmp_36, i8 %xor_ln132_18, i8 %x_assign_5" [src/dec.c:131]   --->   Operation 730 'select' 'select_ln131_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln134_124 = trunc i8 %select_ln131_18" [src/dec.c:134]   --->   Operation 731 'trunc' 'trunc_ln134_124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7" [src/dec.c:134]   --->   Operation 732 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 733 [1/1] (0.00ns)   --->   "%x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_124, i1 %tmp_37" [src/dec.c:134]   --->   Operation 733 'bitconcatenate' 'x_assign_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6" [src/dec.c:131]   --->   Operation 734 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%xor_ln132_19 = xor i8 %x_assign_11, i8 14" [src/dec.c:132]   --->   Operation 735 'xor' 'xor_ln132_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 736 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_19 = select i1 %tmp_38, i8 %xor_ln132_19, i8 %x_assign_11" [src/dec.c:131]   --->   Operation 736 'select' 'select_ln131_19' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln134_125 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 737 'trunc' 'trunc_ln134_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7" [src/dec.c:134]   --->   Operation 738 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 739 [1/2] (2.32ns)   --->   "%skey_load_15 = load i5 %skey_addr_15" [src/dec.c:117->src/dec.c:192]   --->   Operation 739 'load' 'skey_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 740 [1/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s0_addr_2" [src/dec.c:174->src/dec.c:195]   --->   Operation 740 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 741 [1/2] (3.25ns)   --->   "%z_7 = load i8 %clefia_s0_addr_3" [src/dec.c:176->src/dec.c:195]   --->   Operation 741 'load' 'z_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7" [src/dec.c:131]   --->   Operation 742 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%xor_ln132_8 = xor i8 %z_5, i8 14" [src/dec.c:132]   --->   Operation 743 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 744 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_8 = select i1 %tmp_16, i8 %xor_ln132_8, i8 %z_5" [src/dec.c:131]   --->   Operation 744 'select' 'select_ln131_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln134_54 = trunc i8 %select_ln131_8" [src/dec.c:134]   --->   Operation 745 'trunc' 'trunc_ln134_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7" [src/dec.c:134]   --->   Operation 746 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln134_55 = trunc i8 %select_ln131_8" [src/dec.c:134]   --->   Operation 747 'trunc' 'trunc_ln134_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 748 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_17" [src/dec.c:134]   --->   Operation 748 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6" [src/dec.c:131]   --->   Operation 749 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%xor_ln132_9 = xor i8 %x_assign_3, i8 14" [src/dec.c:132]   --->   Operation 750 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_9 = select i1 %tmp_18, i8 %xor_ln132_9, i8 %x_assign_3" [src/dec.c:131]   --->   Operation 751 'select' 'select_ln131_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln134_58 = trunc i8 %select_ln131_9" [src/dec.c:134]   --->   Operation 752 'trunc' 'trunc_ln134_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7" [src/dec.c:134]   --->   Operation 753 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 754 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_19" [src/dec.c:134]   --->   Operation 754 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 6" [src/dec.c:131]   --->   Operation 755 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%xor_ln132_10 = xor i8 %x_assign_4, i8 14" [src/dec.c:132]   --->   Operation 756 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 757 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_10 = select i1 %tmp_20, i8 %xor_ln132_10, i8 %x_assign_4" [src/dec.c:131]   --->   Operation 757 'select' 'select_ln131_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln134_59 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 758 'trunc' 'trunc_ln134_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7" [src/dec.c:134]   --->   Operation 759 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln134_60 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 760 'trunc' 'trunc_ln134_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln134_65 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 761 'trunc' 'trunc_ln134_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7" [src/dec.c:131]   --->   Operation 762 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%xor_ln132_12 = xor i8 %z_7, i8 14" [src/dec.c:132]   --->   Operation 763 'xor' 'xor_ln132_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 764 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_12 = select i1 %tmp_24, i8 %xor_ln132_12, i8 %z_7" [src/dec.c:131]   --->   Operation 764 'select' 'select_ln131_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln134_98 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 765 'trunc' 'trunc_ln134_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7" [src/dec.c:134]   --->   Operation 766 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln134_101 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 767 'trunc' 'trunc_ln134_101' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln134_102 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 768 'trunc' 'trunc_ln134_102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln134_103 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 769 'trunc' 'trunc_ln134_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln134_104 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 770 'trunc' 'trunc_ln134_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 771 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_98, i1 %tmp_25" [src/dec.c:134]   --->   Operation 771 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6" [src/dec.c:131]   --->   Operation 772 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%xor_ln132_13 = xor i8 %x_assign_7, i8 14" [src/dec.c:132]   --->   Operation 773 'xor' 'xor_ln132_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 774 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_13 = select i1 %tmp_26, i8 %xor_ln132_13, i8 %x_assign_7" [src/dec.c:131]   --->   Operation 774 'select' 'select_ln131_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln134_105 = trunc i8 %select_ln131_13" [src/dec.c:134]   --->   Operation 775 'trunc' 'trunc_ln134_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7" [src/dec.c:134]   --->   Operation 776 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 777 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_105, i1 %tmp_27" [src/dec.c:134]   --->   Operation 777 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 6" [src/dec.c:131]   --->   Operation 778 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%xor_ln132_14 = xor i8 %x_assign_8, i8 14" [src/dec.c:132]   --->   Operation 779 'xor' 'xor_ln132_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 780 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_14 = select i1 %tmp_28, i8 %xor_ln132_14, i8 %x_assign_8" [src/dec.c:131]   --->   Operation 780 'select' 'select_ln131_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln134_106 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 781 'trunc' 'trunc_ln134_106' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7" [src/dec.c:134]   --->   Operation 782 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln134_111 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 783 'trunc' 'trunc_ln134_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln134_112 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 784 'trunc' 'trunc_ln134_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln134_114 = trunc i8 %select_ln131_15" [src/dec.c:134]   --->   Operation 785 'trunc' 'trunc_ln134_114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln134_119 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 786 'trunc' 'trunc_ln134_119' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%trunc_ln134_120 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 787 'trunc' 'trunc_ln134_120' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%trunc_ln134_121 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 788 'trunc' 'trunc_ln134_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%trunc_ln134_122 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 789 'trunc' 'trunc_ln134_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%trunc_ln134_123 = trunc i8 %select_ln131_17" [src/dec.c:134]   --->   Operation 790 'trunc' 'trunc_ln134_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 791 [1/1] (0.00ns)   --->   "%or_ln134_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_118, i1 %tmp_35" [src/dec.c:134]   --->   Operation 791 'bitconcatenate' 'or_ln134_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln134_126 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 792 'trunc' 'trunc_ln134_126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%trunc_ln134_127 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 793 'trunc' 'trunc_ln134_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%trunc_ln134_128 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 794 'trunc' 'trunc_ln134_128' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%trunc_ln134_129 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 795 'trunc' 'trunc_ln134_129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%trunc_ln134_130 = trunc i8 %select_ln131_19" [src/dec.c:134]   --->   Operation 796 'trunc' 'trunc_ln134_130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 797 [1/1] (0.00ns)   --->   "%or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_125, i1 %tmp_39" [src/dec.c:134]   --->   Operation 797 'bitconcatenate' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 798 [1/1] (0.00ns)   --->   "%or_ln124_45 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_104, i1 %tmp_25" [src/dec.c:124]   --->   Operation 798 'bitconcatenate' 'or_ln124_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln124_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_103, i1 %tmp_25" [src/dec.c:124]   --->   Operation 799 'bitconcatenate' 'or_ln124_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln124_47 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_102, i1 %tmp_25" [src/dec.c:124]   --->   Operation 800 'bitconcatenate' 'or_ln124_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 801 [1/1] (0.00ns)   --->   "%or_ln124_48 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_101, i1 %tmp_25" [src/dec.c:124]   --->   Operation 801 'bitconcatenate' 'or_ln124_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 802 [1/1] (0.00ns)   --->   "%or_ln124_52 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_97, i1 %tmp_23" [src/dec.c:124]   --->   Operation 802 'bitconcatenate' 'or_ln124_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln124_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_96, i1 %tmp_23" [src/dec.c:124]   --->   Operation 803 'bitconcatenate' 'or_ln124_54' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln124_56 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_88, i1 %tmp_23" [src/dec.c:124]   --->   Operation 804 'bitconcatenate' 'or_ln124_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln124_58 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_87, i1 %tmp_23" [src/dec.c:124]   --->   Operation 805 'bitconcatenate' 'or_ln124_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%trunc_ln124_56 = trunc i8 %z_5" [src/dec.c:124]   --->   Operation 806 'trunc' 'trunc_ln124_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%trunc_ln124_57 = trunc i8 %z_5" [src/dec.c:124]   --->   Operation 807 'trunc' 'trunc_ln124_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%trunc_ln124_58 = trunc i8 %z_5" [src/dec.c:124]   --->   Operation 808 'trunc' 'trunc_ln124_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%trunc_ln124_59 = trunc i8 %z_5" [src/dec.c:124]   --->   Operation 809 'trunc' 'trunc_ln124_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%trunc_ln124_60 = trunc i8 %z_5" [src/dec.c:124]   --->   Operation 810 'trunc' 'trunc_ln124_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_13)   --->   "%xor_ln124_755 = xor i8 %z_5, i8 %x_assign_7" [src/dec.c:124]   --->   Operation 811 'xor' 'xor_ln124_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%trunc_ln124_61 = trunc i8 %skey_load_13" [src/dec.c:124]   --->   Operation 812 'trunc' 'trunc_ln124_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%xor_ln124_756 = xor i1 %trunc_ln124_60, i1 %tmp_25" [src/dec.c:124]   --->   Operation 813 'xor' 'xor_ln124_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%trunc_ln124_62 = trunc i8 %skey_load_13" [src/dec.c:124]   --->   Operation 814 'trunc' 'trunc_ln124_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%xor_ln124_757 = xor i7 %trunc_ln124_59, i7 %or_ln124_45" [src/dec.c:124]   --->   Operation 815 'xor' 'xor_ln124_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%trunc_ln124_63 = trunc i8 %skey_load_13" [src/dec.c:124]   --->   Operation 816 'trunc' 'trunc_ln124_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%xor_ln124_758 = xor i6 %trunc_ln124_58, i6 %or_ln124_46" [src/dec.c:124]   --->   Operation 817 'xor' 'xor_ln124_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%trunc_ln124_64 = trunc i8 %skey_load_13" [src/dec.c:124]   --->   Operation 818 'trunc' 'trunc_ln124_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%xor_ln124_759 = xor i5 %trunc_ln124_57, i5 %or_ln124_47" [src/dec.c:124]   --->   Operation 819 'xor' 'xor_ln124_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%trunc_ln124_65 = trunc i8 %skey_load_13" [src/dec.c:124]   --->   Operation 820 'trunc' 'trunc_ln124_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%xor_ln124_760 = xor i4 %trunc_ln124_56, i4 %or_ln124_48" [src/dec.c:124]   --->   Operation 821 'xor' 'xor_ln124_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_13)   --->   "%xor_ln124_761 = xor i8 %xor_ln124_755, i8 %skey_load_13" [src/dec.c:124]   --->   Operation 822 'xor' 'xor_ln124_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%or_ln124_69 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_130, i1 %tmp_39" [src/dec.c:124]   --->   Operation 823 'bitconcatenate' 'or_ln124_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%or_ln124_70 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_129, i1 %tmp_39" [src/dec.c:124]   --->   Operation 824 'bitconcatenate' 'or_ln124_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%or_ln124_71 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_128, i1 %tmp_39" [src/dec.c:124]   --->   Operation 825 'bitconcatenate' 'or_ln124_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%or_ln124_72 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_127, i1 %tmp_39" [src/dec.c:124]   --->   Operation 826 'bitconcatenate' 'or_ln124_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_13)   --->   "%xor_ln124_762 = xor i8 %x_assign_5, i8 %or_ln134_3" [src/dec.c:124]   --->   Operation 827 'xor' 'xor_ln124_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%xor_ln124_763 = xor i1 %tmp_23, i1 %tmp_39" [src/dec.c:124]   --->   Operation 828 'xor' 'xor_ln124_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%or_ln124_73 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_123, i1 %tmp_35" [src/dec.c:124]   --->   Operation 829 'bitconcatenate' 'or_ln124_73' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%xor_ln124_764 = xor i7 %or_ln124_52, i7 %or_ln124_72" [src/dec.c:124]   --->   Operation 830 'xor' 'xor_ln124_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%or_ln124_74 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_122, i1 %tmp_35" [src/dec.c:124]   --->   Operation 831 'bitconcatenate' 'or_ln124_74' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%xor_ln124_765 = xor i6 %or_ln124_54, i6 %or_ln124_71" [src/dec.c:124]   --->   Operation 832 'xor' 'xor_ln124_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%or_ln124_75 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_121, i1 %tmp_35" [src/dec.c:124]   --->   Operation 833 'bitconcatenate' 'or_ln124_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%xor_ln124_766 = xor i5 %or_ln124_56, i5 %or_ln124_70" [src/dec.c:124]   --->   Operation 834 'xor' 'xor_ln124_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%or_ln124_76 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_120, i1 %tmp_35" [src/dec.c:124]   --->   Operation 835 'bitconcatenate' 'or_ln124_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%xor_ln124_767 = xor i4 %or_ln124_58, i4 %or_ln124_69" [src/dec.c:124]   --->   Operation 836 'xor' 'xor_ln124_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_13)   --->   "%xor_ln124_768 = xor i8 %xor_ln124_762, i8 %or_ln134_1" [src/dec.c:124]   --->   Operation 837 'xor' 'xor_ln124_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%xor_ln124_769 = xor i4 %xor_ln124_760, i4 %trunc_ln124_65" [src/dec.c:124]   --->   Operation 838 'xor' 'xor_ln124_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_905)   --->   "%xor_ln124_770 = xor i4 %xor_ln124_767, i4 %or_ln124_76" [src/dec.c:124]   --->   Operation 839 'xor' 'xor_ln124_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%xor_ln124_771 = xor i5 %xor_ln124_759, i5 %trunc_ln124_64" [src/dec.c:124]   --->   Operation 840 'xor' 'xor_ln124_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_904)   --->   "%xor_ln124_772 = xor i5 %xor_ln124_766, i5 %or_ln124_75" [src/dec.c:124]   --->   Operation 841 'xor' 'xor_ln124_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%xor_ln124_773 = xor i6 %xor_ln124_758, i6 %trunc_ln124_63" [src/dec.c:124]   --->   Operation 842 'xor' 'xor_ln124_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_903)   --->   "%xor_ln124_774 = xor i6 %xor_ln124_765, i6 %or_ln124_74" [src/dec.c:124]   --->   Operation 843 'xor' 'xor_ln124_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%xor_ln124_775 = xor i7 %xor_ln124_757, i7 %trunc_ln124_62" [src/dec.c:124]   --->   Operation 844 'xor' 'xor_ln124_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_902)   --->   "%xor_ln124_776 = xor i7 %xor_ln124_764, i7 %or_ln124_73" [src/dec.c:124]   --->   Operation 845 'xor' 'xor_ln124_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%xor_ln124_777 = xor i1 %xor_ln124_756, i1 %trunc_ln124_61" [src/dec.c:124]   --->   Operation 846 'xor' 'xor_ln124_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_901)   --->   "%xor_ln124_778 = xor i1 %xor_ln124_763, i1 %tmp_35" [src/dec.c:124]   --->   Operation 847 'xor' 'xor_ln124_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 848 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_13 = xor i8 %xor_ln124_768, i8 %xor_ln124_761" [src/dec.c:124]   --->   Operation 848 'xor' 'xor_ln124_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%or_ln124_81 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_55, i1 %tmp_17" [src/dec.c:124]   --->   Operation 849 'bitconcatenate' 'or_ln124_81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln124_72 = trunc i8 %skey_load_15" [src/dec.c:124]   --->   Operation 850 'trunc' 'trunc_ln124_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_15)   --->   "%xor_ln124_795 = xor i8 %skey_load_15, i8 %x_assign_3" [src/dec.c:124]   --->   Operation 851 'xor' 'xor_ln124_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%trunc_ln124_73 = trunc i8 %z_7" [src/dec.c:124]   --->   Operation 852 'trunc' 'trunc_ln124_73' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%xor_ln124_796 = xor i3 %trunc_ln124_72, i3 %or_ln124_81" [src/dec.c:124]   --->   Operation 853 'xor' 'xor_ln124_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_15)   --->   "%xor_ln124_797 = xor i8 %xor_ln124_795, i8 %z_7" [src/dec.c:124]   --->   Operation 854 'xor' 'xor_ln124_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%or_ln124_82 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_126, i1 %tmp_39" [src/dec.c:124]   --->   Operation 855 'bitconcatenate' 'or_ln124_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%or_ln124_83 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_114, i1 %tmp_31" [src/dec.c:124]   --->   Operation 856 'bitconcatenate' 'or_ln124_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_15)   --->   "%xor_ln124_798 = xor i8 %x_assign_9, i8 %or_ln134_3" [src/dec.c:124]   --->   Operation 857 'xor' 'xor_ln124_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%or_ln124_84 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_119, i1 %tmp_35" [src/dec.c:124]   --->   Operation 858 'bitconcatenate' 'or_ln124_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%xor_ln124_799 = xor i3 %or_ln124_83, i3 %or_ln124_82" [src/dec.c:124]   --->   Operation 859 'xor' 'xor_ln124_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_15)   --->   "%xor_ln124_800 = xor i8 %xor_ln124_798, i8 %or_ln134_1" [src/dec.c:124]   --->   Operation 860 'xor' 'xor_ln124_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%xor_ln124_801 = xor i3 %xor_ln124_796, i3 %trunc_ln124_73" [src/dec.c:124]   --->   Operation 861 'xor' 'xor_ln124_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_952)   --->   "%xor_ln124_802 = xor i3 %xor_ln124_799, i3 %or_ln124_84" [src/dec.c:124]   --->   Operation 862 'xor' 'xor_ln124_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_15 = xor i8 %xor_ln124_800, i8 %xor_ln124_797" [src/dec.c:124]   --->   Operation 863 'xor' 'xor_ln124_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 864 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_901 = xor i1 %xor_ln124_778, i1 %xor_ln124_777" [src/dec.c:124]   --->   Operation 864 'xor' 'xor_ln124_901' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_902 = xor i7 %xor_ln124_776, i7 %xor_ln124_775" [src/dec.c:124]   --->   Operation 865 'xor' 'xor_ln124_902' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_903 = xor i6 %xor_ln124_774, i6 %xor_ln124_773" [src/dec.c:124]   --->   Operation 866 'xor' 'xor_ln124_903' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 867 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_904 = xor i5 %xor_ln124_772, i5 %xor_ln124_771" [src/dec.c:124]   --->   Operation 867 'xor' 'xor_ln124_904' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 868 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_905 = xor i4 %xor_ln124_770, i4 %xor_ln124_769" [src/dec.c:124]   --->   Operation 868 'xor' 'xor_ln124_905' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 869 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_952 = xor i3 %xor_ln124_802, i3 %xor_ln124_801" [src/dec.c:124]   --->   Operation 869 'xor' 'xor_ln124_952' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.24>
ST_18 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%trunc_ln134_56 = trunc i8 %select_ln131_8" [src/dec.c:134]   --->   Operation 870 'trunc' 'trunc_ln134_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%trunc_ln134_57 = trunc i8 %select_ln131_8" [src/dec.c:134]   --->   Operation 871 'trunc' 'trunc_ln134_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%trunc_ln134_66 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 872 'trunc' 'trunc_ln134_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%trunc_ln134_67 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 873 'trunc' 'trunc_ln134_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln134_68 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 874 'trunc' 'trunc_ln134_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln134_70 = trunc i8 %select_ln131_10" [src/dec.c:134]   --->   Operation 875 'trunc' 'trunc_ln134_70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_59, i1 %tmp_21" [src/dec.c:134]   --->   Operation 876 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln134_79 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 877 'trunc' 'trunc_ln134_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln134_80 = trunc i8 %select_ln131_11" [src/dec.c:134]   --->   Operation 878 'trunc' 'trunc_ln134_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln134_99 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 879 'trunc' 'trunc_ln134_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln134_100 = trunc i8 %select_ln131_12" [src/dec.c:134]   --->   Operation 880 'trunc' 'trunc_ln134_100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln134_107 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 881 'trunc' 'trunc_ln134_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln134_108 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 882 'trunc' 'trunc_ln134_108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%trunc_ln134_109 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 883 'trunc' 'trunc_ln134_109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%trunc_ln134_110 = trunc i8 %select_ln131_14" [src/dec.c:134]   --->   Operation 884 'trunc' 'trunc_ln134_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_106, i1 %tmp_29" [src/dec.c:134]   --->   Operation 885 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%trunc_ln134_115 = trunc i8 %select_ln131_15" [src/dec.c:134]   --->   Operation 886 'trunc' 'trunc_ln134_115' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%trunc_ln134_116 = trunc i8 %select_ln131_15" [src/dec.c:134]   --->   Operation 887 'trunc' 'trunc_ln134_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%trunc_ln124_44 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 888 'trunc' 'trunc_ln124_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%trunc_ln124_45 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 889 'trunc' 'trunc_ln124_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%trunc_ln124_46 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 890 'trunc' 'trunc_ln124_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%trunc_ln124_47 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 891 'trunc' 'trunc_ln124_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%or_ln124_49 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_100, i1 %tmp_25" [src/dec.c:124]   --->   Operation 892 'bitconcatenate' 'or_ln124_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln124_48 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 893 'trunc' 'trunc_ln124_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%or_ln124_50 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_99, i1 %tmp_25" [src/dec.c:124]   --->   Operation 894 'bitconcatenate' 'or_ln124_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln124_49 = trunc i8 %z_4" [src/dec.c:124]   --->   Operation 895 'trunc' 'trunc_ln124_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_12)   --->   "%xor_ln124_727 = xor i8 %z_4, i8 %x_assign_7" [src/dec.c:124]   --->   Operation 896 'xor' 'xor_ln124_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%trunc_ln124_50 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 897 'trunc' 'trunc_ln124_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%xor_ln124_728 = xor i2 %trunc_ln124_49, i2 %or_ln124_50" [src/dec.c:124]   --->   Operation 898 'xor' 'xor_ln124_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%trunc_ln124_51 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 899 'trunc' 'trunc_ln124_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%xor_ln124_729 = xor i3 %trunc_ln124_48, i3 %or_ln124_49" [src/dec.c:124]   --->   Operation 900 'xor' 'xor_ln124_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%trunc_ln124_52 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 901 'trunc' 'trunc_ln124_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%xor_ln124_730 = xor i4 %trunc_ln124_47, i4 %or_ln124_48" [src/dec.c:124]   --->   Operation 902 'xor' 'xor_ln124_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%trunc_ln124_53 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 903 'trunc' 'trunc_ln124_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%xor_ln124_731 = xor i5 %trunc_ln124_46, i5 %or_ln124_47" [src/dec.c:124]   --->   Operation 904 'xor' 'xor_ln124_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%trunc_ln124_54 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 905 'trunc' 'trunc_ln124_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%xor_ln124_732 = xor i6 %trunc_ln124_45, i6 %or_ln124_46" [src/dec.c:124]   --->   Operation 906 'xor' 'xor_ln124_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%trunc_ln124_55 = trunc i8 %skey_load_12" [src/dec.c:124]   --->   Operation 907 'trunc' 'trunc_ln124_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%xor_ln124_733 = xor i7 %trunc_ln124_44, i7 %or_ln124_45" [src/dec.c:124]   --->   Operation 908 'xor' 'xor_ln124_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_12)   --->   "%xor_ln124_734 = xor i8 %xor_ln124_727, i8 %skey_load_12" [src/dec.c:124]   --->   Operation 909 'xor' 'xor_ln124_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [1/1] (0.00ns)   --->   "%or_ln124_51 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_112, i1 %tmp_29" [src/dec.c:124]   --->   Operation 910 'bitconcatenate' 'or_ln124_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 911 [1/1] (0.00ns)   --->   "%or_ln124_53 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_111, i1 %tmp_29" [src/dec.c:124]   --->   Operation 911 'bitconcatenate' 'or_ln124_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%or_ln124_55 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_110, i1 %tmp_29" [src/dec.c:124]   --->   Operation 912 'bitconcatenate' 'or_ln124_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%or_ln124_57 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_109, i1 %tmp_29" [src/dec.c:124]   --->   Operation 913 'bitconcatenate' 'or_ln124_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%or_ln124_59 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_108, i1 %tmp_29" [src/dec.c:124]   --->   Operation 914 'bitconcatenate' 'or_ln124_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%or_ln124_60 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_80, i1 %tmp_23" [src/dec.c:124]   --->   Operation 915 'bitconcatenate' 'or_ln124_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%or_ln124_61 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_107, i1 %tmp_29" [src/dec.c:124]   --->   Operation 916 'bitconcatenate' 'or_ln124_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%or_ln124_62 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_79, i1 %tmp_23" [src/dec.c:124]   --->   Operation 917 'bitconcatenate' 'or_ln124_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_12)   --->   "%xor_ln124_735 = xor i8 %x_assign_5, i8 %or_ln134_s" [src/dec.c:124]   --->   Operation 918 'xor' 'xor_ln124_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%or_ln124_63 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_70, i1 %tmp_21" [src/dec.c:124]   --->   Operation 919 'bitconcatenate' 'or_ln124_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%xor_ln124_736 = xor i2 %or_ln124_62, i2 %or_ln124_61" [src/dec.c:124]   --->   Operation 920 'xor' 'xor_ln124_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%or_ln124_64 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_68, i1 %tmp_21" [src/dec.c:124]   --->   Operation 921 'bitconcatenate' 'or_ln124_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%xor_ln124_737 = xor i3 %or_ln124_60, i3 %or_ln124_59" [src/dec.c:124]   --->   Operation 922 'xor' 'xor_ln124_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%or_ln124_65 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_67, i1 %tmp_21" [src/dec.c:124]   --->   Operation 923 'bitconcatenate' 'or_ln124_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%xor_ln124_738 = xor i4 %or_ln124_58, i4 %or_ln124_57" [src/dec.c:124]   --->   Operation 924 'xor' 'xor_ln124_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%or_ln124_66 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_66, i1 %tmp_21" [src/dec.c:124]   --->   Operation 925 'bitconcatenate' 'or_ln124_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%xor_ln124_739 = xor i5 %or_ln124_56, i5 %or_ln124_55" [src/dec.c:124]   --->   Operation 926 'xor' 'xor_ln124_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 927 [1/1] (0.00ns)   --->   "%or_ln124_67 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_65, i1 %tmp_21" [src/dec.c:124]   --->   Operation 927 'bitconcatenate' 'or_ln124_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%xor_ln124_740 = xor i6 %or_ln124_54, i6 %or_ln124_53" [src/dec.c:124]   --->   Operation 928 'xor' 'xor_ln124_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 929 [1/1] (0.00ns)   --->   "%or_ln124_68 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_60, i1 %tmp_21" [src/dec.c:124]   --->   Operation 929 'bitconcatenate' 'or_ln124_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%xor_ln124_741 = xor i7 %or_ln124_52, i7 %or_ln124_51" [src/dec.c:124]   --->   Operation 930 'xor' 'xor_ln124_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_12)   --->   "%xor_ln124_742 = xor i8 %xor_ln124_735, i8 %or_ln134_9" [src/dec.c:124]   --->   Operation 931 'xor' 'xor_ln124_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%xor_ln124_743 = xor i7 %xor_ln124_733, i7 %trunc_ln124_55" [src/dec.c:124]   --->   Operation 932 'xor' 'xor_ln124_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_886)   --->   "%xor_ln124_744 = xor i7 %xor_ln124_741, i7 %or_ln124_68" [src/dec.c:124]   --->   Operation 933 'xor' 'xor_ln124_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%xor_ln124_745 = xor i6 %xor_ln124_732, i6 %trunc_ln124_54" [src/dec.c:124]   --->   Operation 934 'xor' 'xor_ln124_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_884)   --->   "%xor_ln124_746 = xor i6 %xor_ln124_740, i6 %or_ln124_67" [src/dec.c:124]   --->   Operation 935 'xor' 'xor_ln124_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%xor_ln124_747 = xor i5 %xor_ln124_731, i5 %trunc_ln124_53" [src/dec.c:124]   --->   Operation 936 'xor' 'xor_ln124_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_882)   --->   "%xor_ln124_748 = xor i5 %xor_ln124_739, i5 %or_ln124_66" [src/dec.c:124]   --->   Operation 937 'xor' 'xor_ln124_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%xor_ln124_749 = xor i4 %xor_ln124_730, i4 %trunc_ln124_52" [src/dec.c:124]   --->   Operation 938 'xor' 'xor_ln124_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_880)   --->   "%xor_ln124_750 = xor i4 %xor_ln124_738, i4 %or_ln124_65" [src/dec.c:124]   --->   Operation 939 'xor' 'xor_ln124_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%xor_ln124_751 = xor i3 %xor_ln124_729, i3 %trunc_ln124_51" [src/dec.c:124]   --->   Operation 940 'xor' 'xor_ln124_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_878)   --->   "%xor_ln124_752 = xor i3 %xor_ln124_737, i3 %or_ln124_64" [src/dec.c:124]   --->   Operation 941 'xor' 'xor_ln124_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%xor_ln124_753 = xor i2 %xor_ln124_728, i2 %trunc_ln124_50" [src/dec.c:124]   --->   Operation 942 'xor' 'xor_ln124_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_876)   --->   "%xor_ln124_754 = xor i2 %xor_ln124_736, i2 %or_ln124_63" [src/dec.c:124]   --->   Operation 943 'xor' 'xor_ln124_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 944 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_12 = xor i8 %xor_ln124_742, i8 %xor_ln124_734" [src/dec.c:124]   --->   Operation 944 'xor' 'xor_ln124_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%or_ln124_77 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_57, i1 %tmp_17" [src/dec.c:124]   --->   Operation 945 'bitconcatenate' 'or_ln124_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%trunc_ln124_66 = trunc i8 %z_6" [src/dec.c:124]   --->   Operation 946 'trunc' 'trunc_ln124_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%or_ln124_78 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_56, i1 %tmp_17" [src/dec.c:124]   --->   Operation 947 'bitconcatenate' 'or_ln124_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%trunc_ln124_67 = trunc i8 %z_6" [src/dec.c:124]   --->   Operation 948 'trunc' 'trunc_ln124_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%trunc_ln124_68 = trunc i8 %z_6" [src/dec.c:124]   --->   Operation 949 'trunc' 'trunc_ln124_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_14)   --->   "%xor_ln124_779 = xor i8 %z_6, i8 %x_assign_3" [src/dec.c:124]   --->   Operation 950 'xor' 'xor_ln124_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%trunc_ln124_69 = trunc i8 %skey_load_14" [src/dec.c:124]   --->   Operation 951 'trunc' 'trunc_ln124_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%xor_ln124_780 = xor i1 %trunc_ln124_68, i1 %tmp_17" [src/dec.c:124]   --->   Operation 952 'xor' 'xor_ln124_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%trunc_ln124_70 = trunc i8 %skey_load_14" [src/dec.c:124]   --->   Operation 953 'trunc' 'trunc_ln124_70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%xor_ln124_781 = xor i7 %trunc_ln124_67, i7 %or_ln124_78" [src/dec.c:124]   --->   Operation 954 'xor' 'xor_ln124_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%trunc_ln124_71 = trunc i8 %skey_load_14" [src/dec.c:124]   --->   Operation 955 'trunc' 'trunc_ln124_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%xor_ln124_782 = xor i6 %trunc_ln124_66, i6 %or_ln124_77" [src/dec.c:124]   --->   Operation 956 'xor' 'xor_ln124_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_14)   --->   "%xor_ln124_783 = xor i8 %xor_ln124_779, i8 %skey_load_14" [src/dec.c:124]   --->   Operation 957 'xor' 'xor_ln124_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%or_ln124_79 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_116, i1 %tmp_31" [src/dec.c:124]   --->   Operation 958 'bitconcatenate' 'or_ln124_79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%or_ln124_80 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_115, i1 %tmp_31" [src/dec.c:124]   --->   Operation 959 'bitconcatenate' 'or_ln124_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_14)   --->   "%xor_ln124_784 = xor i8 %x_assign_9, i8 %or_ln134_s" [src/dec.c:124]   --->   Operation 960 'xor' 'xor_ln124_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%xor_ln124_785 = xor i1 %tmp_31, i1 %tmp_29" [src/dec.c:124]   --->   Operation 961 'xor' 'xor_ln124_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%xor_ln124_786 = xor i7 %or_ln124_80, i7 %or_ln124_51" [src/dec.c:124]   --->   Operation 962 'xor' 'xor_ln124_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%xor_ln124_787 = xor i6 %or_ln124_79, i6 %or_ln124_53" [src/dec.c:124]   --->   Operation 963 'xor' 'xor_ln124_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_14)   --->   "%xor_ln124_788 = xor i8 %xor_ln124_784, i8 %or_ln134_9" [src/dec.c:124]   --->   Operation 964 'xor' 'xor_ln124_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%xor_ln124_789 = xor i6 %xor_ln124_782, i6 %trunc_ln124_71" [src/dec.c:124]   --->   Operation 965 'xor' 'xor_ln124_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_937)   --->   "%xor_ln124_790 = xor i6 %xor_ln124_787, i6 %or_ln124_67" [src/dec.c:124]   --->   Operation 966 'xor' 'xor_ln124_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%xor_ln124_791 = xor i7 %xor_ln124_781, i7 %trunc_ln124_70" [src/dec.c:124]   --->   Operation 967 'xor' 'xor_ln124_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_936)   --->   "%xor_ln124_792 = xor i7 %xor_ln124_786, i7 %or_ln124_68" [src/dec.c:124]   --->   Operation 968 'xor' 'xor_ln124_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%xor_ln124_793 = xor i1 %xor_ln124_780, i1 %trunc_ln124_69" [src/dec.c:124]   --->   Operation 969 'xor' 'xor_ln124_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_935)   --->   "%xor_ln124_794 = xor i1 %xor_ln124_785, i1 %tmp_21" [src/dec.c:124]   --->   Operation 970 'xor' 'xor_ln124_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 971 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_14 = xor i8 %xor_ln124_788, i8 %xor_ln124_783" [src/dec.c:124]   --->   Operation 971 'xor' 'xor_ln124_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 972 [1/1] (0.99ns)   --->   "%xor_ln124_25 = xor i8 %xor_ln124_13, i8 133" [src/dec.c:124]   --->   Operation 972 'xor' 'xor_ln124_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 973 [1/1] (0.99ns)   --->   "%xor_ln124_27 = xor i8 %xor_ln124_15, i8 33" [src/dec.c:124]   --->   Operation 973 'xor' 'xor_ln124_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i8 %xor_ln124_25" [src/dec.c:174->src/dec.c:195]   --->   Operation 974 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 975 [1/1] (0.00ns)   --->   "%clefia_s0_addr_6 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_1" [src/dec.c:174->src/dec.c:195]   --->   Operation 975 'getelementptr' 'clefia_s0_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 976 [2/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [src/dec.c:174->src/dec.c:195]   --->   Operation 976 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i8 %xor_ln124_27" [src/dec.c:176->src/dec.c:195]   --->   Operation 977 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 978 [1/1] (0.00ns)   --->   "%clefia_s0_addr_7 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_1" [src/dec.c:176->src/dec.c:195]   --->   Operation 978 'getelementptr' 'clefia_s0_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 979 [2/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [src/dec.c:176->src/dec.c:195]   --->   Operation 979 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 980 [1/1] (0.99ns)   --->   "%xor_ln124_32 = xor i8 %xor_ln124_20, i8 115" [src/dec.c:124]   --->   Operation 980 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 981 [1/1] (0.99ns)   --->   "%xor_ln124_33 = xor i8 %xor_ln124_21, i8 91" [src/dec.c:124]   --->   Operation 981 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 982 [1/1] (0.99ns)   --->   "%xor_ln124_34 = xor i8 %xor_ln124_22, i8 118" [src/dec.c:124]   --->   Operation 982 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 983 [1/1] (0.99ns)   --->   "%xor_ln124_35 = xor i8 %xor_ln124_23, i8 138" [src/dec.c:124]   --->   Operation 983 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i8 %xor_ln124_32" [src/dec.c:150->src/dec.c:194]   --->   Operation 984 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 985 [1/1] (0.00ns)   --->   "%clefia_s0_addr_8 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_2" [src/dec.c:150->src/dec.c:194]   --->   Operation 985 'getelementptr' 'clefia_s0_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 986 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s0_addr_8" [src/dec.c:150->src/dec.c:194]   --->   Operation 986 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i8 %xor_ln124_33" [src/dec.c:151->src/dec.c:194]   --->   Operation 987 'zext' 'zext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 988 [1/1] (0.00ns)   --->   "%clefia_s1_addr_8 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_2" [src/dec.c:151->src/dec.c:194]   --->   Operation 988 'getelementptr' 'clefia_s1_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 989 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s1_addr_8" [src/dec.c:151->src/dec.c:194]   --->   Operation 989 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i8 %xor_ln124_34" [src/dec.c:152->src/dec.c:194]   --->   Operation 990 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 991 [1/1] (0.00ns)   --->   "%clefia_s0_addr_9 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_2" [src/dec.c:152->src/dec.c:194]   --->   Operation 991 'getelementptr' 'clefia_s0_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 992 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s0_addr_9" [src/dec.c:152->src/dec.c:194]   --->   Operation 992 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i8 %xor_ln124_35" [src/dec.c:153->src/dec.c:194]   --->   Operation 993 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 994 [1/1] (0.00ns)   --->   "%clefia_s1_addr_9 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_2" [src/dec.c:153->src/dec.c:194]   --->   Operation 994 'getelementptr' 'clefia_s1_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 995 [2/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [src/dec.c:153->src/dec.c:194]   --->   Operation 995 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 996 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_876 = xor i2 %xor_ln124_754, i2 %xor_ln124_753" [src/dec.c:124]   --->   Operation 996 'xor' 'xor_ln124_876' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 997 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_878 = xor i3 %xor_ln124_752, i3 %xor_ln124_751" [src/dec.c:124]   --->   Operation 997 'xor' 'xor_ln124_878' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 998 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_880 = xor i4 %xor_ln124_750, i4 %xor_ln124_749" [src/dec.c:124]   --->   Operation 998 'xor' 'xor_ln124_880' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 999 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_882 = xor i5 %xor_ln124_748, i5 %xor_ln124_747" [src/dec.c:124]   --->   Operation 999 'xor' 'xor_ln124_882' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1000 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_884 = xor i6 %xor_ln124_746, i6 %xor_ln124_745" [src/dec.c:124]   --->   Operation 1000 'xor' 'xor_ln124_884' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1001 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_886 = xor i7 %xor_ln124_744, i7 %xor_ln124_743" [src/dec.c:124]   --->   Operation 1001 'xor' 'xor_ln124_886' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1002 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_935 = xor i1 %xor_ln124_794, i1 %xor_ln124_793" [src/dec.c:124]   --->   Operation 1002 'xor' 'xor_ln124_935' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1003 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_936 = xor i7 %xor_ln124_792, i7 %xor_ln124_791" [src/dec.c:124]   --->   Operation 1003 'xor' 'xor_ln124_936' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1004 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_937 = xor i6 %xor_ln124_790, i6 %xor_ln124_789" [src/dec.c:124]   --->   Operation 1004 'xor' 'xor_ln124_937' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.99>
ST_19 : Operation 1005 [1/1] (0.99ns)   --->   "%xor_ln124_24 = xor i8 %xor_ln124_12, i8 250" [src/dec.c:124]   --->   Operation 1005 'xor' 'xor_ln124_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1006 [1/1] (0.99ns)   --->   "%xor_ln124_26 = xor i8 %xor_ln124_14, i8 69" [src/dec.c:124]   --->   Operation 1006 'xor' 'xor_ln124_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i8 %xor_ln124_24" [src/dec.c:173->src/dec.c:195]   --->   Operation 1007 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1008 [1/1] (0.00ns)   --->   "%clefia_s1_addr_6 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_1" [src/dec.c:173->src/dec.c:195]   --->   Operation 1008 'getelementptr' 'clefia_s1_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1009 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [src/dec.c:173->src/dec.c:195]   --->   Operation 1009 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1010 [1/2] (3.25ns)   --->   "%z_13 = load i8 %clefia_s0_addr_6" [src/dec.c:174->src/dec.c:195]   --->   Operation 1010 'load' 'z_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i8 %xor_ln124_26" [src/dec.c:175->src/dec.c:195]   --->   Operation 1011 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1012 [1/1] (0.00ns)   --->   "%clefia_s1_addr_7 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_1" [src/dec.c:175->src/dec.c:195]   --->   Operation 1012 'getelementptr' 'clefia_s1_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1013 [2/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [src/dec.c:175->src/dec.c:195]   --->   Operation 1013 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1014 [1/2] (3.25ns)   --->   "%z_15 = load i8 %clefia_s0_addr_7" [src/dec.c:176->src/dec.c:195]   --->   Operation 1014 'load' 'z_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_13, i32 7" [src/dec.c:131]   --->   Operation 1015 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_28)   --->   "%xor_ln132_28 = xor i8 %z_13, i8 14" [src/dec.c:132]   --->   Operation 1016 'xor' 'xor_ln132_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1017 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_28 = select i1 %tmp_56, i8 %xor_ln132_28, i8 %z_13" [src/dec.c:131]   --->   Operation 1017 'select' 'select_ln131_28' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln134_157 = trunc i8 %select_ln131_28" [src/dec.c:134]   --->   Operation 1018 'trunc' 'trunc_ln134_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7" [src/dec.c:134]   --->   Operation 1019 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1020 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_157, i1 %tmp_57" [src/dec.c:134]   --->   Operation 1020 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 6" [src/dec.c:131]   --->   Operation 1021 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_29)   --->   "%xor_ln132_29 = xor i8 %x_assign_16, i8 14" [src/dec.c:132]   --->   Operation 1022 'xor' 'xor_ln132_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1023 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_29 = select i1 %tmp_58, i8 %xor_ln132_29, i8 %x_assign_16" [src/dec.c:131]   --->   Operation 1023 'select' 'select_ln131_29' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln134_158 = trunc i8 %select_ln131_29" [src/dec.c:134]   --->   Operation 1024 'trunc' 'trunc_ln134_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7" [src/dec.c:134]   --->   Operation 1025 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1026 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_158, i1 %tmp_59" [src/dec.c:134]   --->   Operation 1026 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6" [src/dec.c:131]   --->   Operation 1027 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_30)   --->   "%xor_ln132_30 = xor i8 %x_assign_17, i8 14" [src/dec.c:132]   --->   Operation 1028 'xor' 'xor_ln132_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1029 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_30 = select i1 %tmp_60, i8 %xor_ln132_30, i8 %x_assign_17" [src/dec.c:131]   --->   Operation 1029 'select' 'select_ln131_30' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln134_159 = trunc i8 %select_ln131_30" [src/dec.c:134]   --->   Operation 1030 'trunc' 'trunc_ln134_159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7" [src/dec.c:134]   --->   Operation 1031 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_15, i32 7" [src/dec.c:131]   --->   Operation 1032 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_32)   --->   "%xor_ln132_32 = xor i8 %z_15, i8 14" [src/dec.c:132]   --->   Operation 1033 'xor' 'xor_ln132_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1034 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_32 = select i1 %tmp_64, i8 %xor_ln132_32, i8 %z_15" [src/dec.c:131]   --->   Operation 1034 'select' 'select_ln131_32' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln134_163 = trunc i8 %select_ln131_32" [src/dec.c:134]   --->   Operation 1035 'trunc' 'trunc_ln134_163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7" [src/dec.c:134]   --->   Operation 1036 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1037 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_163, i1 %tmp_65" [src/dec.c:134]   --->   Operation 1037 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6" [src/dec.c:131]   --->   Operation 1038 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_33)   --->   "%xor_ln132_33 = xor i8 %x_assign_19, i8 14" [src/dec.c:132]   --->   Operation 1039 'xor' 'xor_ln132_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1040 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_33 = select i1 %tmp_66, i8 %xor_ln132_33, i8 %x_assign_19" [src/dec.c:131]   --->   Operation 1040 'select' 'select_ln131_33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln134_165 = trunc i8 %select_ln131_33" [src/dec.c:134]   --->   Operation 1041 'trunc' 'trunc_ln134_165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7" [src/dec.c:134]   --->   Operation 1042 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1043 [1/1] (0.00ns)   --->   "%x_assign_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_165, i1 %tmp_67" [src/dec.c:134]   --->   Operation 1043 'bitconcatenate' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 6" [src/dec.c:131]   --->   Operation 1044 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%xor_ln132_34 = xor i8 %x_assign_20, i8 14" [src/dec.c:132]   --->   Operation 1045 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1046 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_34 = select i1 %tmp_68, i8 %xor_ln132_34, i8 %x_assign_20" [src/dec.c:131]   --->   Operation 1046 'select' 'select_ln131_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln134_166 = trunc i8 %select_ln131_34" [src/dec.c:134]   --->   Operation 1047 'trunc' 'trunc_ln134_166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7" [src/dec.c:134]   --->   Operation 1048 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1049 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s0_addr_8" [src/dec.c:150->src/dec.c:194]   --->   Operation 1049 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1050 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s1_addr_8" [src/dec.c:151->src/dec.c:194]   --->   Operation 1050 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1051 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s0_addr_9" [src/dec.c:152->src/dec.c:194]   --->   Operation 1051 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1052 [1/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [src/dec.c:153->src/dec.c:194]   --->   Operation 1052 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [src/dec.c:131]   --->   Operation 1053 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%xor_ln132_40 = xor i8 %z_17, i8 14" [src/dec.c:132]   --->   Operation 1054 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1055 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_40 = select i1 %tmp_80, i8 %xor_ln132_40, i8 %z_17" [src/dec.c:131]   --->   Operation 1055 'select' 'select_ln131_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln134_173 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1056 'trunc' 'trunc_ln134_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7" [src/dec.c:134]   --->   Operation 1057 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%trunc_ln134_174 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1058 'trunc' 'trunc_ln134_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%trunc_ln134_175 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1059 'trunc' 'trunc_ln134_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%trunc_ln134_176 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1060 'trunc' 'trunc_ln134_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%trunc_ln134_177 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1061 'trunc' 'trunc_ln134_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln134_178 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1062 'trunc' 'trunc_ln134_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln134_179 = trunc i8 %select_ln131_40" [src/dec.c:134]   --->   Operation 1063 'trunc' 'trunc_ln134_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1064 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_173, i1 %tmp_81" [src/dec.c:134]   --->   Operation 1064 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [src/dec.c:131]   --->   Operation 1065 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%xor_ln132_41 = xor i8 %z_18, i8 14" [src/dec.c:132]   --->   Operation 1066 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1067 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_41 = select i1 %tmp_82, i8 %xor_ln132_41, i8 %z_18" [src/dec.c:131]   --->   Operation 1067 'select' 'select_ln131_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln134_180 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1068 'trunc' 'trunc_ln134_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7" [src/dec.c:134]   --->   Operation 1069 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%trunc_ln134_181 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1070 'trunc' 'trunc_ln134_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%trunc_ln134_182 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1071 'trunc' 'trunc_ln134_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%trunc_ln134_183 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1072 'trunc' 'trunc_ln134_183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%trunc_ln134_184 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1073 'trunc' 'trunc_ln134_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%trunc_ln134_185 = trunc i8 %select_ln131_41" [src/dec.c:134]   --->   Operation 1074 'trunc' 'trunc_ln134_185' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1075 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_180, i1 %tmp_83" [src/dec.c:134]   --->   Operation 1075 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 6" [src/dec.c:131]   --->   Operation 1076 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%xor_ln132_42 = xor i8 %x_assign_25, i8 14" [src/dec.c:132]   --->   Operation 1077 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1078 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_42 = select i1 %tmp_84, i8 %xor_ln132_42, i8 %x_assign_25" [src/dec.c:131]   --->   Operation 1078 'select' 'select_ln131_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln134_186 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1079 'trunc' 'trunc_ln134_186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7" [src/dec.c:134]   --->   Operation 1080 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%trunc_ln134_187 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1081 'trunc' 'trunc_ln134_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%trunc_ln134_188 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1082 'trunc' 'trunc_ln134_188' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln134_189 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1083 'trunc' 'trunc_ln134_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln134_190 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1084 'trunc' 'trunc_ln134_190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln134_191 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1085 'trunc' 'trunc_ln134_191' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln134_192 = trunc i8 %select_ln131_42" [src/dec.c:134]   --->   Operation 1086 'trunc' 'trunc_ln134_192' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1087 [1/1] (0.00ns)   --->   "%or_ln134_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_186, i1 %tmp_85" [src/dec.c:134]   --->   Operation 1087 'bitconcatenate' 'or_ln134_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7" [src/dec.c:131]   --->   Operation 1088 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%xor_ln132_43 = xor i8 %z_19, i8 14" [src/dec.c:132]   --->   Operation 1089 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1090 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_43 = select i1 %tmp_86, i8 %xor_ln132_43, i8 %z_19" [src/dec.c:131]   --->   Operation 1090 'select' 'select_ln131_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln134_193 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1091 'trunc' 'trunc_ln134_193' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7" [src/dec.c:134]   --->   Operation 1092 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%trunc_ln134_194 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1093 'trunc' 'trunc_ln134_194' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%trunc_ln134_195 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1094 'trunc' 'trunc_ln134_195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%trunc_ln134_196 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1095 'trunc' 'trunc_ln134_196' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%trunc_ln134_197 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1096 'trunc' 'trunc_ln134_197' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln134_198 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1097 'trunc' 'trunc_ln134_198' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln134_199 = trunc i8 %select_ln131_43" [src/dec.c:134]   --->   Operation 1098 'trunc' 'trunc_ln134_199' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1099 [1/1] (0.00ns)   --->   "%x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_193, i1 %tmp_87" [src/dec.c:134]   --->   Operation 1099 'bitconcatenate' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 6" [src/dec.c:131]   --->   Operation 1100 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%xor_ln132_44 = xor i8 %x_assign_26, i8 14" [src/dec.c:132]   --->   Operation 1101 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1102 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_44 = select i1 %tmp_88, i8 %xor_ln132_44, i8 %x_assign_26" [src/dec.c:131]   --->   Operation 1102 'select' 'select_ln131_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln134_200 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1103 'trunc' 'trunc_ln134_200' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7" [src/dec.c:134]   --->   Operation 1104 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%trunc_ln134_201 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1105 'trunc' 'trunc_ln134_201' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%trunc_ln134_202 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1106 'trunc' 'trunc_ln134_202' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln134_203 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1107 'trunc' 'trunc_ln134_203' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln134_204 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1108 'trunc' 'trunc_ln134_204' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln134_205 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1109 'trunc' 'trunc_ln134_205' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln134_206 = trunc i8 %select_ln131_44" [src/dec.c:134]   --->   Operation 1110 'trunc' 'trunc_ln134_206' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1111 [1/1] (0.00ns)   --->   "%or_ln134_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_200, i1 %tmp_89" [src/dec.c:134]   --->   Operation 1111 'bitconcatenate' 'or_ln134_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [src/dec.c:131]   --->   Operation 1112 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%xor_ln132_45 = xor i8 %z_16, i8 14" [src/dec.c:132]   --->   Operation 1113 'xor' 'xor_ln132_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1114 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_45 = select i1 %tmp_90, i8 %xor_ln132_45, i8 %z_16" [src/dec.c:131]   --->   Operation 1114 'select' 'select_ln131_45' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln134_207 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1115 'trunc' 'trunc_ln134_207' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7" [src/dec.c:134]   --->   Operation 1116 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%trunc_ln134_208 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1117 'trunc' 'trunc_ln134_208' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%trunc_ln134_209 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1118 'trunc' 'trunc_ln134_209' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%trunc_ln134_210 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1119 'trunc' 'trunc_ln134_210' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%trunc_ln134_211 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1120 'trunc' 'trunc_ln134_211' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%trunc_ln134_212 = trunc i8 %select_ln131_45" [src/dec.c:134]   --->   Operation 1121 'trunc' 'trunc_ln134_212' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1122 [1/1] (0.00ns)   --->   "%x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_207, i1 %tmp_91" [src/dec.c:134]   --->   Operation 1122 'bitconcatenate' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 6" [src/dec.c:131]   --->   Operation 1123 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%xor_ln132_46 = xor i8 %x_assign_27, i8 14" [src/dec.c:132]   --->   Operation 1124 'xor' 'xor_ln132_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_46 = select i1 %tmp_92, i8 %xor_ln132_46, i8 %x_assign_27" [src/dec.c:131]   --->   Operation 1125 'select' 'select_ln131_46' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln134_213 = trunc i8 %select_ln131_46" [src/dec.c:134]   --->   Operation 1126 'trunc' 'trunc_ln134_213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7" [src/dec.c:134]   --->   Operation 1127 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%trunc_ln134_214 = trunc i8 %select_ln131_46" [src/dec.c:134]   --->   Operation 1128 'trunc' 'trunc_ln134_214' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%trunc_ln134_215 = trunc i8 %select_ln131_46" [src/dec.c:134]   --->   Operation 1129 'trunc' 'trunc_ln134_215' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%trunc_ln134_216 = trunc i8 %select_ln131_46" [src/dec.c:134]   --->   Operation 1130 'trunc' 'trunc_ln134_216' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1131 [1/1] (0.00ns)   --->   "%or_ln134_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_213, i1 %tmp_93" [src/dec.c:134]   --->   Operation 1131 'bitconcatenate' 'or_ln134_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6" [src/dec.c:131]   --->   Operation 1132 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%xor_ln132_47 = xor i8 %x_assign_24, i8 14" [src/dec.c:132]   --->   Operation 1133 'xor' 'xor_ln132_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_47 = select i1 %tmp_94, i8 %xor_ln132_47, i8 %x_assign_24" [src/dec.c:131]   --->   Operation 1134 'select' 'select_ln131_47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln134_217 = trunc i8 %select_ln131_47" [src/dec.c:134]   --->   Operation 1135 'trunc' 'trunc_ln134_217' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7" [src/dec.c:134]   --->   Operation 1136 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%trunc_ln134_218 = trunc i8 %select_ln131_47" [src/dec.c:134]   --->   Operation 1137 'trunc' 'trunc_ln134_218' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%trunc_ln134_219 = trunc i8 %select_ln131_47" [src/dec.c:134]   --->   Operation 1138 'trunc' 'trunc_ln134_219' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%trunc_ln134_220 = trunc i8 %select_ln131_47" [src/dec.c:134]   --->   Operation 1139 'trunc' 'trunc_ln134_220' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1140 [1/1] (0.00ns)   --->   "%or_ln134_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_217, i1 %tmp_95" [src/dec.c:134]   --->   Operation 1140 'bitconcatenate' 'or_ln134_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1141 [1/1] (0.00ns)   --->   "%or_ln124_107 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_192, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1141 'bitconcatenate' 'or_ln124_107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1142 [1/1] (0.00ns)   --->   "%or_ln124_108 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_199, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1142 'bitconcatenate' 'or_ln124_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%or_ln124_109 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_191, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1143 'bitconcatenate' 'or_ln124_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (0.00ns)   --->   "%or_ln124_110 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_198, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1144 'bitconcatenate' 'or_ln124_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln124_111 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_190, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1145 'bitconcatenate' 'or_ln124_111' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%or_ln124_112 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_197, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1146 'bitconcatenate' 'or_ln124_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1147 [1/1] (0.00ns)   --->   "%or_ln124_113 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_189, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1147 'bitconcatenate' 'or_ln124_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%or_ln124_114 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_196, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1148 'bitconcatenate' 'or_ln124_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%or_ln124_115 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_188, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1149 'bitconcatenate' 'or_ln124_115' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%or_ln124_116 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_195, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1150 'bitconcatenate' 'or_ln124_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%or_ln124_117 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_187, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1151 'bitconcatenate' 'or_ln124_117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%or_ln124_118 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_194, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1152 'bitconcatenate' 'or_ln124_118' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_867 = xor i8 %x_assign_26, i8 %or_ln134_15" [src/dec.c:124]   --->   Operation 1153 'xor' 'xor_ln124_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%trunc_ln124_90 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1154 'trunc' 'trunc_ln124_90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%xor_ln124_868 = xor i2 %or_ln124_118, i2 %or_ln124_117" [src/dec.c:124]   --->   Operation 1155 'xor' 'xor_ln124_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%trunc_ln124_91 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1156 'trunc' 'trunc_ln124_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%xor_ln124_869 = xor i3 %or_ln124_116, i3 %or_ln124_115" [src/dec.c:124]   --->   Operation 1157 'xor' 'xor_ln124_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%trunc_ln124_92 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1158 'trunc' 'trunc_ln124_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%xor_ln124_870 = xor i4 %or_ln124_114, i4 %or_ln124_113" [src/dec.c:124]   --->   Operation 1159 'xor' 'xor_ln124_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%trunc_ln124_93 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1160 'trunc' 'trunc_ln124_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%xor_ln124_871 = xor i5 %or_ln124_112, i5 %or_ln124_111" [src/dec.c:124]   --->   Operation 1161 'xor' 'xor_ln124_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1299)   --->   "%trunc_ln124_94 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1162 'trunc' 'trunc_ln124_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1299)   --->   "%xor_ln124_872 = xor i6 %or_ln124_110, i6 %or_ln124_109" [src/dec.c:124]   --->   Operation 1163 'xor' 'xor_ln124_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1301)   --->   "%trunc_ln124_95 = trunc i8 %z_16" [src/dec.c:124]   --->   Operation 1164 'trunc' 'trunc_ln124_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1301)   --->   "%xor_ln124_873 = xor i7 %or_ln124_108, i7 %or_ln124_107" [src/dec.c:124]   --->   Operation 1165 'xor' 'xor_ln124_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_874 = xor i8 %xor_ln124_867, i8 %z_16" [src/dec.c:124]   --->   Operation 1166 'xor' 'xor_ln124_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1167 [1/1] (0.00ns)   --->   "%or_ln124_119 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_206, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1167 'bitconcatenate' 'or_ln124_119' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1168 [1/1] (0.00ns)   --->   "%or_ln124_120 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_179, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1168 'bitconcatenate' 'or_ln124_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1169 [1/1] (0.00ns)   --->   "%or_ln124_121 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_205, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1169 'bitconcatenate' 'or_ln124_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1170 [1/1] (0.00ns)   --->   "%or_ln124_122 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_178, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1170 'bitconcatenate' 'or_ln124_122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1171 [1/1] (0.00ns)   --->   "%or_ln124_123 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_204, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1171 'bitconcatenate' 'or_ln124_123' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%or_ln124_124 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_177, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1172 'bitconcatenate' 'or_ln124_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln124_125 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_203, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1173 'bitconcatenate' 'or_ln124_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%or_ln124_126 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_176, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1174 'bitconcatenate' 'or_ln124_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%or_ln124_127 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_202, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1175 'bitconcatenate' 'or_ln124_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%or_ln124_128 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_175, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1176 'bitconcatenate' 'or_ln124_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%or_ln124_129 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_201, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1177 'bitconcatenate' 'or_ln124_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%or_ln124_130 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_174, i1 %tmp_81" [src/dec.c:124]   --->   Operation 1178 'bitconcatenate' 'or_ln124_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_875 = xor i8 %x_assign_24, i8 %or_ln134_16" [src/dec.c:124]   --->   Operation 1179 'xor' 'xor_ln124_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%xor_ln124_877 = xor i2 %or_ln124_130, i2 %or_ln124_129" [src/dec.c:124]   --->   Operation 1180 'xor' 'xor_ln124_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%xor_ln124_879 = xor i3 %or_ln124_128, i3 %or_ln124_127" [src/dec.c:124]   --->   Operation 1181 'xor' 'xor_ln124_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%xor_ln124_881 = xor i4 %or_ln124_126, i4 %or_ln124_125" [src/dec.c:124]   --->   Operation 1182 'xor' 'xor_ln124_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%xor_ln124_883 = xor i5 %or_ln124_124, i5 %or_ln124_123" [src/dec.c:124]   --->   Operation 1183 'xor' 'xor_ln124_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1299)   --->   "%xor_ln124_885 = xor i6 %or_ln124_122, i6 %or_ln124_121" [src/dec.c:124]   --->   Operation 1184 'xor' 'xor_ln124_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1301)   --->   "%xor_ln124_887 = xor i7 %or_ln124_120, i7 %or_ln124_119" [src/dec.c:124]   --->   Operation 1185 'xor' 'xor_ln124_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_888 = xor i8 %xor_ln124_875, i8 %xor_ln124_12" [src/dec.c:124]   --->   Operation 1186 'xor' 'xor_ln124_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1301)   --->   "%xor_ln124_889 = xor i7 %xor_ln124_873, i7 %trunc_ln124_95" [src/dec.c:124]   --->   Operation 1187 'xor' 'xor_ln124_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1301)   --->   "%xor_ln124_890 = xor i7 %xor_ln124_887, i7 %xor_ln124_886" [src/dec.c:124]   --->   Operation 1188 'xor' 'xor_ln124_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1299)   --->   "%xor_ln124_891 = xor i6 %xor_ln124_872, i6 %trunc_ln124_94" [src/dec.c:124]   --->   Operation 1189 'xor' 'xor_ln124_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1299)   --->   "%xor_ln124_892 = xor i6 %xor_ln124_885, i6 %xor_ln124_884" [src/dec.c:124]   --->   Operation 1190 'xor' 'xor_ln124_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%xor_ln124_893 = xor i5 %xor_ln124_871, i5 %trunc_ln124_93" [src/dec.c:124]   --->   Operation 1191 'xor' 'xor_ln124_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1297)   --->   "%xor_ln124_894 = xor i5 %xor_ln124_883, i5 %xor_ln124_882" [src/dec.c:124]   --->   Operation 1192 'xor' 'xor_ln124_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%xor_ln124_895 = xor i4 %xor_ln124_870, i4 %trunc_ln124_92" [src/dec.c:124]   --->   Operation 1193 'xor' 'xor_ln124_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1295)   --->   "%xor_ln124_896 = xor i4 %xor_ln124_881, i4 %xor_ln124_880" [src/dec.c:124]   --->   Operation 1194 'xor' 'xor_ln124_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%xor_ln124_897 = xor i3 %xor_ln124_869, i3 %trunc_ln124_91" [src/dec.c:124]   --->   Operation 1195 'xor' 'xor_ln124_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1293)   --->   "%xor_ln124_898 = xor i3 %xor_ln124_879, i3 %xor_ln124_878" [src/dec.c:124]   --->   Operation 1196 'xor' 'xor_ln124_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%xor_ln124_899 = xor i2 %xor_ln124_868, i2 %trunc_ln124_90" [src/dec.c:124]   --->   Operation 1197 'xor' 'xor_ln124_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1291)   --->   "%xor_ln124_900 = xor i2 %xor_ln124_877, i2 %xor_ln124_876" [src/dec.c:124]   --->   Operation 1198 'xor' 'xor_ln124_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1199 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_36 = xor i8 %xor_ln124_888, i8 %xor_ln124_874" [src/dec.c:124]   --->   Operation 1199 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_906 = xor i8 %xor_ln124_13, i8 %or_ln134_15" [src/dec.c:124]   --->   Operation 1200 'xor' 'xor_ln124_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%trunc_ln124_96 = trunc i8 %z_17" [src/dec.c:124]   --->   Operation 1201 'trunc' 'trunc_ln124_96' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%xor_ln124_907 = xor i4 %xor_ln124_905, i4 %or_ln124_113" [src/dec.c:124]   --->   Operation 1202 'xor' 'xor_ln124_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%trunc_ln124_97 = trunc i8 %z_17" [src/dec.c:124]   --->   Operation 1203 'trunc' 'trunc_ln124_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%xor_ln124_908 = xor i5 %xor_ln124_904, i5 %or_ln124_111" [src/dec.c:124]   --->   Operation 1204 'xor' 'xor_ln124_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%trunc_ln124_98 = trunc i8 %z_17" [src/dec.c:124]   --->   Operation 1205 'trunc' 'trunc_ln124_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%xor_ln124_909 = xor i6 %xor_ln124_903, i6 %or_ln124_109" [src/dec.c:124]   --->   Operation 1206 'xor' 'xor_ln124_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%trunc_ln124_99 = trunc i8 %z_17" [src/dec.c:124]   --->   Operation 1207 'trunc' 'trunc_ln124_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%xor_ln124_910 = xor i7 %xor_ln124_902, i7 %or_ln124_107" [src/dec.c:124]   --->   Operation 1208 'xor' 'xor_ln124_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1320)   --->   "%trunc_ln124_100 = trunc i8 %z_17" [src/dec.c:124]   --->   Operation 1209 'trunc' 'trunc_ln124_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1320)   --->   "%xor_ln124_911 = xor i1 %xor_ln124_901, i1 %tmp_85" [src/dec.c:124]   --->   Operation 1210 'xor' 'xor_ln124_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_912 = xor i8 %xor_ln124_906, i8 %z_17" [src/dec.c:124]   --->   Operation 1211 'xor' 'xor_ln124_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%or_ln124_131 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_212, i1 %tmp_91" [src/dec.c:124]   --->   Operation 1212 'bitconcatenate' 'or_ln124_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%or_ln124_132 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_211, i1 %tmp_91" [src/dec.c:124]   --->   Operation 1213 'bitconcatenate' 'or_ln124_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%or_ln124_133 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_210, i1 %tmp_91" [src/dec.c:124]   --->   Operation 1214 'bitconcatenate' 'or_ln124_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%or_ln124_134 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_209, i1 %tmp_91" [src/dec.c:124]   --->   Operation 1215 'bitconcatenate' 'or_ln124_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_913 = xor i8 %x_assign_27, i8 %or_ln134_16" [src/dec.c:124]   --->   Operation 1216 'xor' 'xor_ln124_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%or_ln124_135 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_184, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1217 'bitconcatenate' 'or_ln124_135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%xor_ln124_914 = xor i4 %or_ln124_134, i4 %or_ln124_125" [src/dec.c:124]   --->   Operation 1218 'xor' 'xor_ln124_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%or_ln124_136 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_183, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1219 'bitconcatenate' 'or_ln124_136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%xor_ln124_915 = xor i5 %or_ln124_133, i5 %or_ln124_123" [src/dec.c:124]   --->   Operation 1220 'xor' 'xor_ln124_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%or_ln124_137 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_182, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1221 'bitconcatenate' 'or_ln124_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%xor_ln124_916 = xor i6 %or_ln124_132, i6 %or_ln124_121" [src/dec.c:124]   --->   Operation 1222 'xor' 'xor_ln124_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%or_ln124_138 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_181, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1223 'bitconcatenate' 'or_ln124_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%xor_ln124_917 = xor i7 %or_ln124_131, i7 %or_ln124_119" [src/dec.c:124]   --->   Operation 1224 'xor' 'xor_ln124_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1320)   --->   "%xor_ln124_918 = xor i1 %tmp_91, i1 %tmp_89" [src/dec.c:124]   --->   Operation 1225 'xor' 'xor_ln124_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_919 = xor i8 %xor_ln124_913, i8 %x_assign_25" [src/dec.c:124]   --->   Operation 1226 'xor' 'xor_ln124_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1320)   --->   "%xor_ln124_920 = xor i1 %xor_ln124_911, i1 %trunc_ln124_100" [src/dec.c:124]   --->   Operation 1227 'xor' 'xor_ln124_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1320)   --->   "%xor_ln124_921 = xor i1 %xor_ln124_918, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1228 'xor' 'xor_ln124_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%xor_ln124_922 = xor i7 %xor_ln124_910, i7 %trunc_ln124_99" [src/dec.c:124]   --->   Operation 1229 'xor' 'xor_ln124_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1319)   --->   "%xor_ln124_923 = xor i7 %xor_ln124_917, i7 %or_ln124_138" [src/dec.c:124]   --->   Operation 1230 'xor' 'xor_ln124_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%xor_ln124_924 = xor i6 %xor_ln124_909, i6 %trunc_ln124_98" [src/dec.c:124]   --->   Operation 1231 'xor' 'xor_ln124_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1318)   --->   "%xor_ln124_925 = xor i6 %xor_ln124_916, i6 %or_ln124_137" [src/dec.c:124]   --->   Operation 1232 'xor' 'xor_ln124_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%xor_ln124_926 = xor i5 %xor_ln124_908, i5 %trunc_ln124_97" [src/dec.c:124]   --->   Operation 1233 'xor' 'xor_ln124_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1317)   --->   "%xor_ln124_927 = xor i5 %xor_ln124_915, i5 %or_ln124_136" [src/dec.c:124]   --->   Operation 1234 'xor' 'xor_ln124_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%xor_ln124_928 = xor i4 %xor_ln124_907, i4 %trunc_ln124_96" [src/dec.c:124]   --->   Operation 1235 'xor' 'xor_ln124_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1316)   --->   "%xor_ln124_929 = xor i4 %xor_ln124_914, i4 %or_ln124_135" [src/dec.c:124]   --->   Operation 1236 'xor' 'xor_ln124_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1237 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_919, i8 %xor_ln124_912" [src/dec.c:124]   --->   Operation 1237 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%or_ln124_139 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_220, i1 %tmp_95" [src/dec.c:124]   --->   Operation 1238 'bitconcatenate' 'or_ln124_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%or_ln124_140 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_219, i1 %tmp_95" [src/dec.c:124]   --->   Operation 1239 'bitconcatenate' 'or_ln124_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_930 = xor i8 %or_ln134_18, i8 %x_assign_26" [src/dec.c:124]   --->   Operation 1240 'xor' 'xor_ln124_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%trunc_ln124_101 = trunc i8 %z_18" [src/dec.c:124]   --->   Operation 1241 'trunc' 'trunc_ln124_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%xor_ln124_931 = xor i6 %or_ln124_140, i6 %or_ln124_110" [src/dec.c:124]   --->   Operation 1242 'xor' 'xor_ln124_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%trunc_ln124_102 = trunc i8 %z_18" [src/dec.c:124]   --->   Operation 1243 'trunc' 'trunc_ln124_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%xor_ln124_932 = xor i7 %or_ln124_139, i7 %or_ln124_108" [src/dec.c:124]   --->   Operation 1244 'xor' 'xor_ln124_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1347)   --->   "%trunc_ln124_103 = trunc i8 %z_18" [src/dec.c:124]   --->   Operation 1245 'trunc' 'trunc_ln124_103' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1347)   --->   "%xor_ln124_933 = xor i1 %tmp_95, i1 %tmp_87" [src/dec.c:124]   --->   Operation 1246 'xor' 'xor_ln124_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_934 = xor i8 %xor_ln124_930, i8 %z_18" [src/dec.c:124]   --->   Operation 1247 'xor' 'xor_ln124_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_938 = xor i8 %x_assign_24, i8 %xor_ln124_14" [src/dec.c:124]   --->   Operation 1248 'xor' 'xor_ln124_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%or_ln124_141 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_216, i1 %tmp_93" [src/dec.c:124]   --->   Operation 1249 'bitconcatenate' 'or_ln124_141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%xor_ln124_939 = xor i6 %or_ln124_122, i6 %xor_ln124_937" [src/dec.c:124]   --->   Operation 1250 'xor' 'xor_ln124_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%or_ln124_142 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_215, i1 %tmp_93" [src/dec.c:124]   --->   Operation 1251 'bitconcatenate' 'or_ln124_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%xor_ln124_940 = xor i7 %or_ln124_120, i7 %xor_ln124_936" [src/dec.c:124]   --->   Operation 1252 'xor' 'xor_ln124_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1347)   --->   "%xor_ln124_941 = xor i1 %tmp_81, i1 %xor_ln124_935" [src/dec.c:124]   --->   Operation 1253 'xor' 'xor_ln124_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_942 = xor i8 %xor_ln124_938, i8 %or_ln134_17" [src/dec.c:124]   --->   Operation 1254 'xor' 'xor_ln124_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1347)   --->   "%xor_ln124_943 = xor i1 %xor_ln124_933, i1 %trunc_ln124_103" [src/dec.c:124]   --->   Operation 1255 'xor' 'xor_ln124_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1347)   --->   "%xor_ln124_944 = xor i1 %xor_ln124_941, i1 %tmp_93" [src/dec.c:124]   --->   Operation 1256 'xor' 'xor_ln124_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%xor_ln124_945 = xor i7 %xor_ln124_932, i7 %trunc_ln124_102" [src/dec.c:124]   --->   Operation 1257 'xor' 'xor_ln124_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1346)   --->   "%xor_ln124_946 = xor i7 %xor_ln124_940, i7 %or_ln124_142" [src/dec.c:124]   --->   Operation 1258 'xor' 'xor_ln124_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%xor_ln124_947 = xor i6 %xor_ln124_931, i6 %trunc_ln124_101" [src/dec.c:124]   --->   Operation 1259 'xor' 'xor_ln124_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1345)   --->   "%xor_ln124_948 = xor i6 %xor_ln124_939, i6 %or_ln124_141" [src/dec.c:124]   --->   Operation 1260 'xor' 'xor_ln124_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1261 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_38 = xor i8 %xor_ln124_942, i8 %xor_ln124_934" [src/dec.c:124]   --->   Operation 1261 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%or_ln124_143 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_218, i1 %tmp_95" [src/dec.c:124]   --->   Operation 1262 'bitconcatenate' 'or_ln124_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%or_ln124_144 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_185, i1 %tmp_83" [src/dec.c:124]   --->   Operation 1263 'bitconcatenate' 'or_ln124_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_949 = xor i8 %x_assign_25, i8 %or_ln134_18" [src/dec.c:124]   --->   Operation 1264 'xor' 'xor_ln124_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%trunc_ln124_104 = trunc i8 %z_19" [src/dec.c:124]   --->   Operation 1265 'trunc' 'trunc_ln124_104' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%xor_ln124_950 = xor i3 %or_ln124_144, i3 %or_ln124_143" [src/dec.c:124]   --->   Operation 1266 'xor' 'xor_ln124_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_951 = xor i8 %xor_ln124_949, i8 %z_19" [src/dec.c:124]   --->   Operation 1267 'xor' 'xor_ln124_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%or_ln124_145 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_208, i1 %tmp_91" [src/dec.c:124]   --->   Operation 1268 'bitconcatenate' 'or_ln124_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_953 = xor i8 %x_assign_27, i8 %xor_ln124_15" [src/dec.c:124]   --->   Operation 1269 'xor' 'xor_ln124_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%or_ln124_146 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_214, i1 %tmp_93" [src/dec.c:124]   --->   Operation 1270 'bitconcatenate' 'or_ln124_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%xor_ln124_954 = xor i3 %or_ln124_145, i3 %xor_ln124_952" [src/dec.c:124]   --->   Operation 1271 'xor' 'xor_ln124_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_39)   --->   "%xor_ln124_955 = xor i8 %xor_ln124_953, i8 %or_ln134_17" [src/dec.c:124]   --->   Operation 1272 'xor' 'xor_ln124_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%xor_ln124_956 = xor i3 %xor_ln124_950, i3 %trunc_ln124_104" [src/dec.c:124]   --->   Operation 1273 'xor' 'xor_ln124_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1364)   --->   "%xor_ln124_957 = xor i3 %xor_ln124_954, i3 %or_ln124_146" [src/dec.c:124]   --->   Operation 1274 'xor' 'xor_ln124_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1275 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_39 = xor i8 %xor_ln124_955, i8 %xor_ln124_951" [src/dec.c:124]   --->   Operation 1275 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1276 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1291 = xor i2 %xor_ln124_900, i2 %xor_ln124_899" [src/dec.c:124]   --->   Operation 1276 'xor' 'xor_ln124_1291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1277 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1293 = xor i3 %xor_ln124_898, i3 %xor_ln124_897" [src/dec.c:124]   --->   Operation 1277 'xor' 'xor_ln124_1293' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1278 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1295 = xor i4 %xor_ln124_896, i4 %xor_ln124_895" [src/dec.c:124]   --->   Operation 1278 'xor' 'xor_ln124_1295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1279 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1297 = xor i5 %xor_ln124_894, i5 %xor_ln124_893" [src/dec.c:124]   --->   Operation 1279 'xor' 'xor_ln124_1297' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1280 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1299 = xor i6 %xor_ln124_892, i6 %xor_ln124_891" [src/dec.c:124]   --->   Operation 1280 'xor' 'xor_ln124_1299' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1281 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1301 = xor i7 %xor_ln124_890, i7 %xor_ln124_889" [src/dec.c:124]   --->   Operation 1281 'xor' 'xor_ln124_1301' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1282 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1316 = xor i4 %xor_ln124_929, i4 %xor_ln124_928" [src/dec.c:124]   --->   Operation 1282 'xor' 'xor_ln124_1316' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1283 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1317 = xor i5 %xor_ln124_927, i5 %xor_ln124_926" [src/dec.c:124]   --->   Operation 1283 'xor' 'xor_ln124_1317' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1284 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1318 = xor i6 %xor_ln124_925, i6 %xor_ln124_924" [src/dec.c:124]   --->   Operation 1284 'xor' 'xor_ln124_1318' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1285 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1319 = xor i7 %xor_ln124_923, i7 %xor_ln124_922" [src/dec.c:124]   --->   Operation 1285 'xor' 'xor_ln124_1319' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1286 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1320 = xor i1 %xor_ln124_921, i1 %xor_ln124_920" [src/dec.c:124]   --->   Operation 1286 'xor' 'xor_ln124_1320' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1287 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1345 = xor i6 %xor_ln124_948, i6 %xor_ln124_947" [src/dec.c:124]   --->   Operation 1287 'xor' 'xor_ln124_1345' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1288 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1346 = xor i7 %xor_ln124_946, i7 %xor_ln124_945" [src/dec.c:124]   --->   Operation 1288 'xor' 'xor_ln124_1346' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1289 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1347 = xor i1 %xor_ln124_944, i1 %xor_ln124_943" [src/dec.c:124]   --->   Operation 1289 'xor' 'xor_ln124_1347' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1290 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1364 = xor i3 %xor_ln124_957, i3 %xor_ln124_956" [src/dec.c:124]   --->   Operation 1290 'xor' 'xor_ln124_1364' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.99>
ST_20 : Operation 1291 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s1_addr_6" [src/dec.c:173->src/dec.c:195]   --->   Operation 1291 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1292 [1/2] (3.25ns)   --->   "%z_14 = load i8 %clefia_s1_addr_7" [src/dec.c:175->src/dec.c:195]   --->   Operation 1292 'load' 'z_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln134_160 = trunc i8 %select_ln131_30" [src/dec.c:134]   --->   Operation 1293 'trunc' 'trunc_ln134_160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1294 [1/1] (0.00ns)   --->   "%or_ln134_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_159, i1 %tmp_61" [src/dec.c:134]   --->   Operation 1294 'bitconcatenate' 'or_ln134_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_14, i32 7" [src/dec.c:131]   --->   Operation 1295 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_31)   --->   "%xor_ln132_31 = xor i8 %z_14, i8 14" [src/dec.c:132]   --->   Operation 1296 'xor' 'xor_ln132_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1297 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_31 = select i1 %tmp_62, i8 %xor_ln132_31, i8 %z_14" [src/dec.c:131]   --->   Operation 1297 'select' 'select_ln131_31' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln134_161 = trunc i8 %select_ln131_31" [src/dec.c:134]   --->   Operation 1298 'trunc' 'trunc_ln134_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7" [src/dec.c:134]   --->   Operation 1299 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln134_162 = trunc i8 %select_ln131_31" [src/dec.c:134]   --->   Operation 1300 'trunc' 'trunc_ln134_162' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1301 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_161, i1 %tmp_63" [src/dec.c:134]   --->   Operation 1301 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln134_164 = trunc i8 %select_ln131_32" [src/dec.c:134]   --->   Operation 1302 'trunc' 'trunc_ln134_164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln134_167 = trunc i8 %select_ln131_34" [src/dec.c:134]   --->   Operation 1303 'trunc' 'trunc_ln134_167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1304 [1/1] (0.00ns)   --->   "%or_ln134_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_166, i1 %tmp_69" [src/dec.c:134]   --->   Operation 1304 'bitconcatenate' 'or_ln134_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [src/dec.c:131]   --->   Operation 1305 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%xor_ln132_35 = xor i8 %z_12, i8 14" [src/dec.c:132]   --->   Operation 1306 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1307 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_35 = select i1 %tmp_70, i8 %xor_ln132_35, i8 %z_12" [src/dec.c:131]   --->   Operation 1307 'select' 'select_ln131_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln134_168 = trunc i8 %select_ln131_35" [src/dec.c:134]   --->   Operation 1308 'trunc' 'trunc_ln134_168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7" [src/dec.c:134]   --->   Operation 1309 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1310 [1/1] (0.00ns)   --->   "%x_assign_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_168, i1 %tmp_71" [src/dec.c:134]   --->   Operation 1310 'bitconcatenate' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 6" [src/dec.c:131]   --->   Operation 1311 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%xor_ln132_36 = xor i8 %x_assign_21, i8 14" [src/dec.c:132]   --->   Operation 1312 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1313 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_36 = select i1 %tmp_72, i8 %xor_ln132_36, i8 %x_assign_21" [src/dec.c:131]   --->   Operation 1313 'select' 'select_ln131_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln134_169 = trunc i8 %select_ln131_36" [src/dec.c:134]   --->   Operation 1314 'trunc' 'trunc_ln134_169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7" [src/dec.c:134]   --->   Operation 1315 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1316 [1/1] (0.00ns)   --->   "%x_assign_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_169, i1 %tmp_73" [src/dec.c:134]   --->   Operation 1316 'bitconcatenate' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6" [src/dec.c:131]   --->   Operation 1317 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%xor_ln132_37 = xor i8 %x_assign_22, i8 14" [src/dec.c:132]   --->   Operation 1318 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1319 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_37 = select i1 %tmp_74, i8 %xor_ln132_37, i8 %x_assign_22" [src/dec.c:131]   --->   Operation 1319 'select' 'select_ln131_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1320 [1/1] (0.00ns)   --->   "%trunc_ln134_170 = trunc i8 %select_ln131_37" [src/dec.c:134]   --->   Operation 1320 'trunc' 'trunc_ln134_170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7" [src/dec.c:134]   --->   Operation 1321 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 6" [src/dec.c:131]   --->   Operation 1322 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%xor_ln132_38 = xor i8 %x_assign_18, i8 14" [src/dec.c:132]   --->   Operation 1323 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1324 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_38 = select i1 %tmp_76, i8 %xor_ln132_38, i8 %x_assign_18" [src/dec.c:131]   --->   Operation 1324 'select' 'select_ln131_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln134_171 = trunc i8 %select_ln131_38" [src/dec.c:134]   --->   Operation 1325 'trunc' 'trunc_ln134_171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7" [src/dec.c:134]   --->   Operation 1326 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1327 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_171, i1 %tmp_77" [src/dec.c:134]   --->   Operation 1327 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6" [src/dec.c:131]   --->   Operation 1328 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%xor_ln132_39 = xor i8 %x_assign_23, i8 14" [src/dec.c:132]   --->   Operation 1329 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1330 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_39 = select i1 %tmp_78, i8 %xor_ln132_39, i8 %x_assign_23" [src/dec.c:131]   --->   Operation 1330 'select' 'select_ln131_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln134_172 = trunc i8 %select_ln131_39" [src/dec.c:134]   --->   Operation 1331 'trunc' 'trunc_ln134_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7" [src/dec.c:134]   --->   Operation 1332 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%or_ln124_103 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_164, i1 %tmp_65" [src/dec.c:124]   --->   Operation 1333 'bitconcatenate' 'or_ln124_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln124_88 = trunc i8 %z_12" [src/dec.c:124]   --->   Operation 1334 'trunc' 'trunc_ln124_88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_28)   --->   "%xor_ln124_847 = xor i8 %z_12, i8 %x_assign_19" [src/dec.c:124]   --->   Operation 1335 'xor' 'xor_ln124_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%trunc_ln124_89 = trunc i8 %skey_load" [src/dec.c:124]   --->   Operation 1336 'trunc' 'trunc_ln124_89' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%xor_ln124_848 = xor i4 %trunc_ln124_88, i4 %or_ln124_103" [src/dec.c:124]   --->   Operation 1337 'xor' 'xor_ln124_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_28)   --->   "%xor_ln124_849 = xor i8 %xor_ln124_847, i8 %skey_load" [src/dec.c:124]   --->   Operation 1338 'xor' 'xor_ln124_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%or_ln124_104 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_167, i1 %tmp_69" [src/dec.c:124]   --->   Operation 1339 'bitconcatenate' 'or_ln124_104' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%or_ln124_105 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_162, i1 %tmp_63" [src/dec.c:124]   --->   Operation 1340 'bitconcatenate' 'or_ln124_105' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_28)   --->   "%xor_ln124_850 = xor i8 %x_assign_18, i8 %or_ln134_12" [src/dec.c:124]   --->   Operation 1341 'xor' 'xor_ln124_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%or_ln124_106 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_160, i1 %tmp_61" [src/dec.c:124]   --->   Operation 1342 'bitconcatenate' 'or_ln124_106' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%xor_ln124_851 = xor i4 %or_ln124_105, i4 %or_ln124_104" [src/dec.c:124]   --->   Operation 1343 'xor' 'xor_ln124_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_28)   --->   "%xor_ln124_852 = xor i8 %xor_ln124_850, i8 %or_ln134_11" [src/dec.c:124]   --->   Operation 1344 'xor' 'xor_ln124_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%xor_ln124_853 = xor i4 %xor_ln124_848, i4 %trunc_ln124_89" [src/dec.c:124]   --->   Operation 1345 'xor' 'xor_ln124_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1088)   --->   "%xor_ln124_854 = xor i4 %xor_ln124_851, i4 %or_ln124_106" [src/dec.c:124]   --->   Operation 1346 'xor' 'xor_ln124_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1347 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_28 = xor i8 %xor_ln124_852, i8 %xor_ln124_849" [src/dec.c:124]   --->   Operation 1347 'xor' 'xor_ln124_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_859 = xor i8 %z_14, i8 %x_assign_16" [src/dec.c:124]   --->   Operation 1348 'xor' 'xor_ln124_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_860 = xor i8 %xor_ln124_859, i8 %skey_load_2" [src/dec.c:124]   --->   Operation 1349 'xor' 'xor_ln124_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_861 = xor i8 %x_assign_21, i8 %or_ln134_12" [src/dec.c:124]   --->   Operation 1350 'xor' 'xor_ln124_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_30)   --->   "%xor_ln124_862 = xor i8 %xor_ln124_861, i8 %or_ln134_11" [src/dec.c:124]   --->   Operation 1351 'xor' 'xor_ln124_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1352 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_30 = xor i8 %xor_ln124_862, i8 %xor_ln124_860" [src/dec.c:124]   --->   Operation 1352 'xor' 'xor_ln124_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1353 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1088 = xor i4 %xor_ln124_854, i4 %xor_ln124_853" [src/dec.c:124]   --->   Operation 1353 'xor' 'xor_ln124_1088' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.23>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%or_ln134_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_170, i1 %tmp_75" [src/dec.c:134]   --->   Operation 1354 'bitconcatenate' 'or_ln134_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (0.00ns)   --->   "%or_ln134_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_172, i1 %tmp_79" [src/dec.c:134]   --->   Operation 1355 'bitconcatenate' 'or_ln134_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_855 = xor i8 %z_13, i8 %x_assign_19" [src/dec.c:124]   --->   Operation 1356 'xor' 'xor_ln124_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_856 = xor i8 %xor_ln124_855, i8 %skey_load_1" [src/dec.c:124]   --->   Operation 1357 'xor' 'xor_ln124_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_857 = xor i8 %x_assign_18, i8 %or_ln134_14" [src/dec.c:124]   --->   Operation 1358 'xor' 'xor_ln124_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_29)   --->   "%xor_ln124_858 = xor i8 %xor_ln124_857, i8 %or_ln134_13" [src/dec.c:124]   --->   Operation 1359 'xor' 'xor_ln124_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1360 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_29 = xor i8 %xor_ln124_858, i8 %xor_ln124_856" [src/dec.c:124]   --->   Operation 1360 'xor' 'xor_ln124_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_31)   --->   "%xor_ln124_863 = xor i8 %z_15, i8 %x_assign_21" [src/dec.c:124]   --->   Operation 1361 'xor' 'xor_ln124_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_31)   --->   "%xor_ln124_864 = xor i8 %xor_ln124_863, i8 %skey_load_3" [src/dec.c:124]   --->   Operation 1362 'xor' 'xor_ln124_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_31)   --->   "%xor_ln124_865 = xor i8 %x_assign_16, i8 %or_ln134_14" [src/dec.c:124]   --->   Operation 1363 'xor' 'xor_ln124_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_31)   --->   "%xor_ln124_866 = xor i8 %xor_ln124_865, i8 %or_ln134_13" [src/dec.c:124]   --->   Operation 1364 'xor' 'xor_ln124_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1365 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_31 = xor i8 %xor_ln124_866, i8 %xor_ln124_864" [src/dec.c:124]   --->   Operation 1365 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1366 [1/1] (0.99ns)   --->   "%xor_ln124_41 = xor i8 %xor_ln124_29, i8 122" [src/dec.c:124]   --->   Operation 1366 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1367 [1/1] (0.99ns)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_31, i8 196" [src/dec.c:124]   --->   Operation 1367 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i8 %xor_ln124_41" [src/dec.c:174->src/dec.c:195]   --->   Operation 1368 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1369 [1/1] (0.00ns)   --->   "%clefia_s0_addr_10 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_2" [src/dec.c:174->src/dec.c:195]   --->   Operation 1369 'getelementptr' 'clefia_s0_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1370 [2/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s0_addr_10" [src/dec.c:174->src/dec.c:195]   --->   Operation 1370 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i8 %xor_ln124_43" [src/dec.c:176->src/dec.c:195]   --->   Operation 1371 'zext' 'zext_ln176_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%clefia_s0_addr_11 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_2" [src/dec.c:176->src/dec.c:195]   --->   Operation 1372 'getelementptr' 'clefia_s0_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1373 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [src/dec.c:176->src/dec.c:195]   --->   Operation 1373 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1374 [1/1] (0.99ns)   --->   "%xor_ln124_48 = xor i8 %xor_ln124_36, i8 213" [src/dec.c:124]   --->   Operation 1374 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1375 [1/1] (0.99ns)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_37, i8 188" [src/dec.c:124]   --->   Operation 1375 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1376 [1/1] (0.99ns)   --->   "%xor_ln124_50 = xor i8 %xor_ln124_38, i8 59" [src/dec.c:124]   --->   Operation 1376 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1377 [1/1] (0.99ns)   --->   "%xor_ln124_51 = xor i8 %xor_ln124_39, i8 69" [src/dec.c:124]   --->   Operation 1377 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i8 %xor_ln124_48" [src/dec.c:150->src/dec.c:194]   --->   Operation 1378 'zext' 'zext_ln150_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%clefia_s0_addr_12 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_3" [src/dec.c:150->src/dec.c:194]   --->   Operation 1379 'getelementptr' 'clefia_s0_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1380 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s0_addr_12" [src/dec.c:150->src/dec.c:194]   --->   Operation 1380 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i8 %xor_ln124_49" [src/dec.c:151->src/dec.c:194]   --->   Operation 1381 'zext' 'zext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1382 [1/1] (0.00ns)   --->   "%clefia_s1_addr_12 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_3" [src/dec.c:151->src/dec.c:194]   --->   Operation 1382 'getelementptr' 'clefia_s1_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1383 [2/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr_12" [src/dec.c:151->src/dec.c:194]   --->   Operation 1383 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln152_3 = zext i8 %xor_ln124_50" [src/dec.c:152->src/dec.c:194]   --->   Operation 1384 'zext' 'zext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%clefia_s0_addr_13 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_3" [src/dec.c:152->src/dec.c:194]   --->   Operation 1385 'getelementptr' 'clefia_s0_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1386 [2/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_13" [src/dec.c:152->src/dec.c:194]   --->   Operation 1386 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i8 %xor_ln124_51" [src/dec.c:153->src/dec.c:194]   --->   Operation 1387 'zext' 'zext_ln153_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%clefia_s1_addr_13 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_3" [src/dec.c:153->src/dec.c:194]   --->   Operation 1388 'getelementptr' 'clefia_s1_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1389 [2/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [src/dec.c:153->src/dec.c:194]   --->   Operation 1389 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 6.99>
ST_22 : Operation 1390 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %xor_ln124_28, i8 31" [src/dec.c:124]   --->   Operation 1390 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1391 [1/1] (0.99ns)   --->   "%xor_ln124_42 = xor i8 %xor_ln124_30, i8 186" [src/dec.c:124]   --->   Operation 1391 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i8 %xor_ln124_40" [src/dec.c:173->src/dec.c:195]   --->   Operation 1392 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1393 [1/1] (0.00ns)   --->   "%clefia_s1_addr_10 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_2" [src/dec.c:173->src/dec.c:195]   --->   Operation 1393 'getelementptr' 'clefia_s1_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1394 [2/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s1_addr_10" [src/dec.c:173->src/dec.c:195]   --->   Operation 1394 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1395 [1/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s0_addr_10" [src/dec.c:174->src/dec.c:195]   --->   Operation 1395 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i8 %xor_ln124_42" [src/dec.c:175->src/dec.c:195]   --->   Operation 1396 'zext' 'zext_ln175_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1397 [1/1] (0.00ns)   --->   "%clefia_s1_addr_11 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_2" [src/dec.c:175->src/dec.c:195]   --->   Operation 1397 'getelementptr' 'clefia_s1_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1398 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr_11" [src/dec.c:175->src/dec.c:195]   --->   Operation 1398 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1399 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [src/dec.c:176->src/dec.c:195]   --->   Operation 1399 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7" [src/dec.c:131]   --->   Operation 1400 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%xor_ln132_48 = xor i8 %z_21, i8 14" [src/dec.c:132]   --->   Operation 1401 'xor' 'xor_ln132_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1402 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_48 = select i1 %tmp_96, i8 %xor_ln132_48, i8 %z_21" [src/dec.c:131]   --->   Operation 1402 'select' 'select_ln131_48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln134_221 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1403 'trunc' 'trunc_ln134_221' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7" [src/dec.c:134]   --->   Operation 1404 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln134_222 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1405 'trunc' 'trunc_ln134_222' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln134_223 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1406 'trunc' 'trunc_ln134_223' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln134_224 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1407 'trunc' 'trunc_ln134_224' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln134_225 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1408 'trunc' 'trunc_ln134_225' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1409 [1/1] (0.00ns)   --->   "%x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_221, i1 %tmp_97" [src/dec.c:134]   --->   Operation 1409 'bitconcatenate' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 6" [src/dec.c:131]   --->   Operation 1410 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%xor_ln132_49 = xor i8 %x_assign_28, i8 14" [src/dec.c:132]   --->   Operation 1411 'xor' 'xor_ln132_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1412 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_49 = select i1 %tmp_98, i8 %xor_ln132_49, i8 %x_assign_28" [src/dec.c:131]   --->   Operation 1412 'select' 'select_ln131_49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln134_227 = trunc i8 %select_ln131_49" [src/dec.c:134]   --->   Operation 1413 'trunc' 'trunc_ln134_227' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7" [src/dec.c:134]   --->   Operation 1414 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1415 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_227, i1 %tmp_99" [src/dec.c:134]   --->   Operation 1415 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 6" [src/dec.c:131]   --->   Operation 1416 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%xor_ln132_50 = xor i8 %x_assign_29, i8 14" [src/dec.c:132]   --->   Operation 1417 'xor' 'xor_ln132_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1418 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_50 = select i1 %tmp_100, i8 %xor_ln132_50, i8 %x_assign_29" [src/dec.c:131]   --->   Operation 1418 'select' 'select_ln131_50' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln134_228 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1419 'trunc' 'trunc_ln134_228' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7" [src/dec.c:134]   --->   Operation 1420 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln134_230 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1421 'trunc' 'trunc_ln134_230' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln134_231 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1422 'trunc' 'trunc_ln134_231' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1423 [1/1] (0.00ns)   --->   "%trunc_ln134_232 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1423 'trunc' 'trunc_ln134_232' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln134_233 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1424 'trunc' 'trunc_ln134_233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln134_234 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1425 'trunc' 'trunc_ln134_234' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [src/dec.c:131]   --->   Operation 1426 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%xor_ln132_52 = xor i8 %z_23, i8 14" [src/dec.c:132]   --->   Operation 1427 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1428 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_52 = select i1 %tmp_104, i8 %xor_ln132_52, i8 %z_23" [src/dec.c:131]   --->   Operation 1428 'select' 'select_ln131_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln134_242 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1429 'trunc' 'trunc_ln134_242' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7" [src/dec.c:134]   --->   Operation 1430 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln134_243 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1431 'trunc' 'trunc_ln134_243' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln134_244 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1432 'trunc' 'trunc_ln134_244' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln134_245 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1433 'trunc' 'trunc_ln134_245' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln134_246 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1434 'trunc' 'trunc_ln134_246' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln134_247 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1435 'trunc' 'trunc_ln134_247' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln134_248 = trunc i8 %select_ln131_52" [src/dec.c:134]   --->   Operation 1436 'trunc' 'trunc_ln134_248' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1437 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_242, i1 %tmp_105" [src/dec.c:134]   --->   Operation 1437 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6" [src/dec.c:131]   --->   Operation 1438 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%xor_ln132_53 = xor i8 %x_assign_31, i8 14" [src/dec.c:132]   --->   Operation 1439 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1440 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_53 = select i1 %tmp_106, i8 %xor_ln132_53, i8 %x_assign_31" [src/dec.c:131]   --->   Operation 1440 'select' 'select_ln131_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln134_249 = trunc i8 %select_ln131_53" [src/dec.c:134]   --->   Operation 1441 'trunc' 'trunc_ln134_249' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7" [src/dec.c:134]   --->   Operation 1442 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1443 [1/1] (0.00ns)   --->   "%x_assign_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_249, i1 %tmp_107" [src/dec.c:134]   --->   Operation 1443 'bitconcatenate' 'x_assign_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 6" [src/dec.c:131]   --->   Operation 1444 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%xor_ln132_54 = xor i8 %x_assign_32, i8 14" [src/dec.c:132]   --->   Operation 1445 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1446 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_54 = select i1 %tmp_108, i8 %xor_ln132_54, i8 %x_assign_32" [src/dec.c:131]   --->   Operation 1446 'select' 'select_ln131_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln134_250 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1447 'trunc' 'trunc_ln134_250' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7" [src/dec.c:134]   --->   Operation 1448 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln134_252 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1449 'trunc' 'trunc_ln134_252' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln134_253 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1450 'trunc' 'trunc_ln134_253' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln134_254 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1451 'trunc' 'trunc_ln134_254' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln134_255 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1452 'trunc' 'trunc_ln134_255' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1453 [1/1] (0.00ns)   --->   "%trunc_ln134_256 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1453 'trunc' 'trunc_ln134_256' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1454 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s0_addr_12" [src/dec.c:150->src/dec.c:194]   --->   Operation 1454 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1455 [1/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr_12" [src/dec.c:151->src/dec.c:194]   --->   Operation 1455 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1456 [1/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_13" [src/dec.c:152->src/dec.c:194]   --->   Operation 1456 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1457 [1/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [src/dec.c:153->src/dec.c:194]   --->   Operation 1457 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_22 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_25, i32 7" [src/dec.c:131]   --->   Operation 1458 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%xor_ln132_60 = xor i8 %z_25, i8 14" [src/dec.c:132]   --->   Operation 1459 'xor' 'xor_ln132_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1460 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_60 = select i1 %tmp_120, i8 %xor_ln132_60, i8 %z_25" [src/dec.c:131]   --->   Operation 1460 'select' 'select_ln131_60' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1461 [1/1] (0.00ns)   --->   "%trunc_ln134_279 = trunc i8 %select_ln131_60" [src/dec.c:134]   --->   Operation 1461 'trunc' 'trunc_ln134_279' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 7" [src/dec.c:134]   --->   Operation 1462 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%trunc_ln134_280 = trunc i8 %select_ln131_60" [src/dec.c:134]   --->   Operation 1463 'trunc' 'trunc_ln134_280' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1464 [1/1] (0.00ns)   --->   "%x_assign_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_279, i1 %tmp_121" [src/dec.c:134]   --->   Operation 1464 'bitconcatenate' 'x_assign_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_26, i32 7" [src/dec.c:131]   --->   Operation 1465 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%xor_ln132_61 = xor i8 %z_26, i8 14" [src/dec.c:132]   --->   Operation 1466 'xor' 'xor_ln132_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1467 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_61 = select i1 %tmp_122, i8 %xor_ln132_61, i8 %z_26" [src/dec.c:131]   --->   Operation 1467 'select' 'select_ln131_61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln134_281 = trunc i8 %select_ln131_61" [src/dec.c:134]   --->   Operation 1468 'trunc' 'trunc_ln134_281' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 7" [src/dec.c:134]   --->   Operation 1469 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1470 [1/1] (0.00ns)   --->   "%x_assign_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_281, i1 %tmp_123" [src/dec.c:134]   --->   Operation 1470 'bitconcatenate' 'x_assign_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 6" [src/dec.c:131]   --->   Operation 1471 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%xor_ln132_62 = xor i8 %x_assign_37, i8 14" [src/dec.c:132]   --->   Operation 1472 'xor' 'xor_ln132_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1473 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_62 = select i1 %tmp_124, i8 %xor_ln132_62, i8 %x_assign_37" [src/dec.c:131]   --->   Operation 1473 'select' 'select_ln131_62' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln134_282 = trunc i8 %select_ln131_62" [src/dec.c:134]   --->   Operation 1474 'trunc' 'trunc_ln134_282' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 7" [src/dec.c:134]   --->   Operation 1475 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%trunc_ln134_283 = trunc i8 %select_ln131_62" [src/dec.c:134]   --->   Operation 1476 'trunc' 'trunc_ln134_283' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1477 [1/1] (0.00ns)   --->   "%or_ln134_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_282, i1 %tmp_125" [src/dec.c:134]   --->   Operation 1477 'bitconcatenate' 'or_ln134_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_27, i32 7" [src/dec.c:131]   --->   Operation 1478 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%xor_ln132_63 = xor i8 %z_27, i8 14" [src/dec.c:132]   --->   Operation 1479 'xor' 'xor_ln132_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1480 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_63 = select i1 %tmp_126, i8 %xor_ln132_63, i8 %z_27" [src/dec.c:131]   --->   Operation 1480 'select' 'select_ln131_63' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln134_284 = trunc i8 %select_ln131_63" [src/dec.c:134]   --->   Operation 1481 'trunc' 'trunc_ln134_284' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 7" [src/dec.c:134]   --->   Operation 1482 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%trunc_ln134_285 = trunc i8 %select_ln131_63" [src/dec.c:134]   --->   Operation 1483 'trunc' 'trunc_ln134_285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1484 [1/1] (0.00ns)   --->   "%x_assign_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_284, i1 %tmp_127" [src/dec.c:134]   --->   Operation 1484 'bitconcatenate' 'x_assign_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 6" [src/dec.c:131]   --->   Operation 1485 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%xor_ln132_64 = xor i8 %x_assign_38, i8 14" [src/dec.c:132]   --->   Operation 1486 'xor' 'xor_ln132_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1487 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_64 = select i1 %tmp_128, i8 %xor_ln132_64, i8 %x_assign_38" [src/dec.c:131]   --->   Operation 1487 'select' 'select_ln131_64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln134_286 = trunc i8 %select_ln131_64" [src/dec.c:134]   --->   Operation 1488 'trunc' 'trunc_ln134_286' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 7" [src/dec.c:134]   --->   Operation 1489 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%trunc_ln134_287 = trunc i8 %select_ln131_64" [src/dec.c:134]   --->   Operation 1490 'trunc' 'trunc_ln134_287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1491 [1/1] (0.00ns)   --->   "%or_ln134_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_286, i1 %tmp_129" [src/dec.c:134]   --->   Operation 1491 'bitconcatenate' 'or_ln134_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [src/dec.c:131]   --->   Operation 1492 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%xor_ln132_65 = xor i8 %z_24, i8 14" [src/dec.c:132]   --->   Operation 1493 'xor' 'xor_ln132_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1494 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_65 = select i1 %tmp_130, i8 %xor_ln132_65, i8 %z_24" [src/dec.c:131]   --->   Operation 1494 'select' 'select_ln131_65' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln134_288 = trunc i8 %select_ln131_65" [src/dec.c:134]   --->   Operation 1495 'trunc' 'trunc_ln134_288' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 7" [src/dec.c:134]   --->   Operation 1496 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1497 [1/1] (0.00ns)   --->   "%x_assign_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_288, i1 %tmp_131" [src/dec.c:134]   --->   Operation 1497 'bitconcatenate' 'x_assign_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 6" [src/dec.c:131]   --->   Operation 1498 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%xor_ln132_66 = xor i8 %x_assign_39, i8 14" [src/dec.c:132]   --->   Operation 1499 'xor' 'xor_ln132_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1500 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_66 = select i1 %tmp_132, i8 %xor_ln132_66, i8 %x_assign_39" [src/dec.c:131]   --->   Operation 1500 'select' 'select_ln131_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln134_289 = trunc i8 %select_ln131_66" [src/dec.c:134]   --->   Operation 1501 'trunc' 'trunc_ln134_289' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7" [src/dec.c:134]   --->   Operation 1502 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1503 [1/1] (0.00ns)   --->   "%or_ln134_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_289, i1 %tmp_133" [src/dec.c:134]   --->   Operation 1503 'bitconcatenate' 'or_ln134_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 6" [src/dec.c:131]   --->   Operation 1504 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%xor_ln132_67 = xor i8 %x_assign_36, i8 14" [src/dec.c:132]   --->   Operation 1505 'xor' 'xor_ln132_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1506 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_67 = select i1 %tmp_134, i8 %xor_ln132_67, i8 %x_assign_36" [src/dec.c:131]   --->   Operation 1506 'select' 'select_ln131_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln134_290 = trunc i8 %select_ln131_67" [src/dec.c:134]   --->   Operation 1507 'trunc' 'trunc_ln134_290' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7" [src/dec.c:134]   --->   Operation 1508 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1509 [1/1] (0.00ns)   --->   "%or_ln134_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_290, i1 %tmp_135" [src/dec.c:134]   --->   Operation 1509 'bitconcatenate' 'or_ln134_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%or_ln124_193 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_283, i1 %tmp_125" [src/dec.c:124]   --->   Operation 1510 'bitconcatenate' 'or_ln124_193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%or_ln124_194 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_285, i1 %tmp_127" [src/dec.c:124]   --->   Operation 1511 'bitconcatenate' 'or_ln124_194' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_1084 = xor i8 %x_assign_38, i8 %or_ln134_23" [src/dec.c:124]   --->   Operation 1512 'xor' 'xor_ln124_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%trunc_ln124_127 = trunc i8 %z_24" [src/dec.c:124]   --->   Operation 1513 'trunc' 'trunc_ln124_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%xor_ln124_1085 = xor i4 %or_ln124_194, i4 %or_ln124_193" [src/dec.c:124]   --->   Operation 1514 'xor' 'xor_ln124_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_1086 = xor i8 %xor_ln124_1084, i8 %z_24" [src/dec.c:124]   --->   Operation 1515 'xor' 'xor_ln124_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%or_ln124_195 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_287, i1 %tmp_129" [src/dec.c:124]   --->   Operation 1516 'bitconcatenate' 'or_ln124_195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%or_ln124_196 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_280, i1 %tmp_121" [src/dec.c:124]   --->   Operation 1517 'bitconcatenate' 'or_ln124_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_1087 = xor i8 %x_assign_36, i8 %or_ln134_24" [src/dec.c:124]   --->   Operation 1518 'xor' 'xor_ln124_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%xor_ln124_1089 = xor i4 %or_ln124_196, i4 %or_ln124_195" [src/dec.c:124]   --->   Operation 1519 'xor' 'xor_ln124_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_52)   --->   "%xor_ln124_1090 = xor i8 %xor_ln124_1087, i8 %xor_ln124_28" [src/dec.c:124]   --->   Operation 1520 'xor' 'xor_ln124_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%xor_ln124_1091 = xor i4 %xor_ln124_1085, i4 %trunc_ln124_127" [src/dec.c:124]   --->   Operation 1521 'xor' 'xor_ln124_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1428)   --->   "%xor_ln124_1092 = xor i4 %xor_ln124_1089, i4 %xor_ln124_1088" [src/dec.c:124]   --->   Operation 1522 'xor' 'xor_ln124_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1523 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_52 = xor i8 %xor_ln124_1090, i8 %xor_ln124_1086" [src/dec.c:124]   --->   Operation 1523 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_1093 = xor i8 %xor_ln124_29, i8 %or_ln134_23" [src/dec.c:124]   --->   Operation 1524 'xor' 'xor_ln124_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_1094 = xor i8 %xor_ln124_1093, i8 %z_25" [src/dec.c:124]   --->   Operation 1525 'xor' 'xor_ln124_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_1095 = xor i8 %x_assign_39, i8 %or_ln134_24" [src/dec.c:124]   --->   Operation 1526 'xor' 'xor_ln124_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_53)   --->   "%xor_ln124_1096 = xor i8 %xor_ln124_1095, i8 %x_assign_37" [src/dec.c:124]   --->   Operation 1527 'xor' 'xor_ln124_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1528 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_53 = xor i8 %xor_ln124_1096, i8 %xor_ln124_1094" [src/dec.c:124]   --->   Operation 1528 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_1097 = xor i8 %or_ln134_26, i8 %x_assign_38" [src/dec.c:124]   --->   Operation 1529 'xor' 'xor_ln124_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_1098 = xor i8 %xor_ln124_1097, i8 %z_26" [src/dec.c:124]   --->   Operation 1530 'xor' 'xor_ln124_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_1099 = xor i8 %x_assign_36, i8 %xor_ln124_30" [src/dec.c:124]   --->   Operation 1531 'xor' 'xor_ln124_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_54)   --->   "%xor_ln124_1100 = xor i8 %xor_ln124_1099, i8 %or_ln134_25" [src/dec.c:124]   --->   Operation 1532 'xor' 'xor_ln124_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1533 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_54 = xor i8 %xor_ln124_1100, i8 %xor_ln124_1098" [src/dec.c:124]   --->   Operation 1533 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_1101 = xor i8 %x_assign_37, i8 %or_ln134_26" [src/dec.c:124]   --->   Operation 1534 'xor' 'xor_ln124_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_1102 = xor i8 %xor_ln124_1101, i8 %z_27" [src/dec.c:124]   --->   Operation 1535 'xor' 'xor_ln124_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_1103 = xor i8 %x_assign_39, i8 %xor_ln124_31" [src/dec.c:124]   --->   Operation 1536 'xor' 'xor_ln124_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_55)   --->   "%xor_ln124_1104 = xor i8 %xor_ln124_1103, i8 %or_ln134_25" [src/dec.c:124]   --->   Operation 1537 'xor' 'xor_ln124_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1538 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_55 = xor i8 %xor_ln124_1104, i8 %xor_ln124_1102" [src/dec.c:124]   --->   Operation 1538 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1539 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1428 = xor i4 %xor_ln124_1092, i4 %xor_ln124_1091" [src/dec.c:124]   --->   Operation 1539 'xor' 'xor_ln124_1428' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.99>
ST_23 : Operation 1540 [1/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s1_addr_10" [src/dec.c:173->src/dec.c:195]   --->   Operation 1540 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1541 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr_11" [src/dec.c:175->src/dec.c:195]   --->   Operation 1541 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_23 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%trunc_ln134_226 = trunc i8 %select_ln131_48" [src/dec.c:134]   --->   Operation 1542 'trunc' 'trunc_ln134_226' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%trunc_ln134_229 = trunc i8 %select_ln131_50" [src/dec.c:134]   --->   Operation 1543 'trunc' 'trunc_ln134_229' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1544 [1/1] (0.00ns)   --->   "%or_ln134_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_228, i1 %tmp_101" [src/dec.c:134]   --->   Operation 1544 'bitconcatenate' 'or_ln134_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [src/dec.c:131]   --->   Operation 1545 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%xor_ln132_51 = xor i8 %z_22, i8 14" [src/dec.c:132]   --->   Operation 1546 'xor' 'xor_ln132_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1547 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_51 = select i1 %tmp_102, i8 %xor_ln132_51, i8 %z_22" [src/dec.c:131]   --->   Operation 1547 'select' 'select_ln131_51' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln134_235 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1548 'trunc' 'trunc_ln134_235' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7" [src/dec.c:134]   --->   Operation 1549 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln134_236 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1550 'trunc' 'trunc_ln134_236' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln134_237 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1551 'trunc' 'trunc_ln134_237' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln134_238 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1552 'trunc' 'trunc_ln134_238' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln134_239 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1553 'trunc' 'trunc_ln134_239' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln134_240 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1554 'trunc' 'trunc_ln134_240' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln134_241 = trunc i8 %select_ln131_51" [src/dec.c:134]   --->   Operation 1555 'trunc' 'trunc_ln134_241' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1556 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_235, i1 %tmp_103" [src/dec.c:134]   --->   Operation 1556 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%trunc_ln134_251 = trunc i8 %select_ln131_54" [src/dec.c:134]   --->   Operation 1557 'trunc' 'trunc_ln134_251' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1558 [1/1] (0.00ns)   --->   "%or_ln134_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_250, i1 %tmp_109" [src/dec.c:134]   --->   Operation 1558 'bitconcatenate' 'or_ln134_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7" [src/dec.c:131]   --->   Operation 1559 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%xor_ln132_55 = xor i8 %z_20, i8 14" [src/dec.c:132]   --->   Operation 1560 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1561 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_55 = select i1 %tmp_110, i8 %xor_ln132_55, i8 %z_20" [src/dec.c:131]   --->   Operation 1561 'select' 'select_ln131_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln134_257 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1562 'trunc' 'trunc_ln134_257' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7" [src/dec.c:134]   --->   Operation 1563 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln134_258 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1564 'trunc' 'trunc_ln134_258' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln134_259 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1565 'trunc' 'trunc_ln134_259' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln134_260 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1566 'trunc' 'trunc_ln134_260' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln134_261 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1567 'trunc' 'trunc_ln134_261' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%trunc_ln134_262 = trunc i8 %select_ln131_55" [src/dec.c:134]   --->   Operation 1568 'trunc' 'trunc_ln134_262' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1569 [1/1] (0.00ns)   --->   "%x_assign_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_257, i1 %tmp_111" [src/dec.c:134]   --->   Operation 1569 'bitconcatenate' 'x_assign_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 6" [src/dec.c:131]   --->   Operation 1570 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%xor_ln132_56 = xor i8 %x_assign_33, i8 14" [src/dec.c:132]   --->   Operation 1571 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1572 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_56 = select i1 %tmp_112, i8 %xor_ln132_56, i8 %x_assign_33" [src/dec.c:131]   --->   Operation 1572 'select' 'select_ln131_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln134_263 = trunc i8 %select_ln131_56" [src/dec.c:134]   --->   Operation 1573 'trunc' 'trunc_ln134_263' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7" [src/dec.c:134]   --->   Operation 1574 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1575 [1/1] (0.00ns)   --->   "%x_assign_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_263, i1 %tmp_113" [src/dec.c:134]   --->   Operation 1575 'bitconcatenate' 'x_assign_34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 6" [src/dec.c:131]   --->   Operation 1576 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%xor_ln132_57 = xor i8 %x_assign_34, i8 14" [src/dec.c:132]   --->   Operation 1577 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1578 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_57 = select i1 %tmp_114, i8 %xor_ln132_57, i8 %x_assign_34" [src/dec.c:131]   --->   Operation 1578 'select' 'select_ln131_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln134_264 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1579 'trunc' 'trunc_ln134_264' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7" [src/dec.c:134]   --->   Operation 1580 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln134_265 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1581 'trunc' 'trunc_ln134_265' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln134_266 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1582 'trunc' 'trunc_ln134_266' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln134_267 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1583 'trunc' 'trunc_ln134_267' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln134_268 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1584 'trunc' 'trunc_ln134_268' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 6" [src/dec.c:131]   --->   Operation 1585 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%xor_ln132_58 = xor i8 %x_assign_30, i8 14" [src/dec.c:132]   --->   Operation 1586 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1587 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_58 = select i1 %tmp_116, i8 %xor_ln132_58, i8 %x_assign_30" [src/dec.c:131]   --->   Operation 1587 'select' 'select_ln131_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln134_271 = trunc i8 %select_ln131_58" [src/dec.c:134]   --->   Operation 1588 'trunc' 'trunc_ln134_271' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7" [src/dec.c:134]   --->   Operation 1589 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1590 [1/1] (0.00ns)   --->   "%x_assign_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_271, i1 %tmp_117" [src/dec.c:134]   --->   Operation 1590 'bitconcatenate' 'x_assign_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 6" [src/dec.c:131]   --->   Operation 1591 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%xor_ln132_59 = xor i8 %x_assign_35, i8 14" [src/dec.c:132]   --->   Operation 1592 'xor' 'xor_ln132_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1593 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_59 = select i1 %tmp_118, i8 %xor_ln132_59, i8 %x_assign_35" [src/dec.c:131]   --->   Operation 1593 'select' 'select_ln131_59' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln134_272 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1594 'trunc' 'trunc_ln134_272' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 7" [src/dec.c:134]   --->   Operation 1595 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln134_273 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1596 'trunc' 'trunc_ln134_273' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln134_274 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1597 'trunc' 'trunc_ln134_274' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln134_275 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1598 'trunc' 'trunc_ln134_275' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln134_276 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1599 'trunc' 'trunc_ln134_276' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1600 [1/1] (0.00ns)   --->   "%or_ln124_147 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_234, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1600 'bitconcatenate' 'or_ln124_147' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1601 [1/1] (0.00ns)   --->   "%or_ln124_148 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_248, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1601 'bitconcatenate' 'or_ln124_148' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1602 [1/1] (0.00ns)   --->   "%or_ln124_149 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_233, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1602 'bitconcatenate' 'or_ln124_149' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1603 [1/1] (0.00ns)   --->   "%or_ln124_150 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_247, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1603 'bitconcatenate' 'or_ln124_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1604 [1/1] (0.00ns)   --->   "%or_ln124_151 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_232, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1604 'bitconcatenate' 'or_ln124_151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1605 [1/1] (0.00ns)   --->   "%or_ln124_152 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_246, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1605 'bitconcatenate' 'or_ln124_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1606 [1/1] (0.00ns)   --->   "%or_ln124_153 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_231, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1606 'bitconcatenate' 'or_ln124_153' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1607 [1/1] (0.00ns)   --->   "%or_ln124_154 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_245, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1607 'bitconcatenate' 'or_ln124_154' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1608 [1/1] (0.00ns)   --->   "%or_ln124_155 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_230, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1608 'bitconcatenate' 'or_ln124_155' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1609 [1/1] (0.00ns)   --->   "%or_ln124_156 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_244, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1609 'bitconcatenate' 'or_ln124_156' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%or_ln124_157 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_229, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1610 'bitconcatenate' 'or_ln124_157' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1611 [1/1] (0.00ns)   --->   "%or_ln124_158 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_243, i1 %tmp_105" [src/dec.c:124]   --->   Operation 1611 'bitconcatenate' 'or_ln124_158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_958 = xor i8 %x_assign_31, i8 %or_ln134_19" [src/dec.c:124]   --->   Operation 1612 'xor' 'xor_ln124_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1166)   --->   "%trunc_ln124_105 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1613 'trunc' 'trunc_ln124_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1166)   --->   "%xor_ln124_959 = xor i1 %tmp_105, i1 %tmp_101" [src/dec.c:124]   --->   Operation 1614 'xor' 'xor_ln124_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%trunc_ln124_106 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1615 'trunc' 'trunc_ln124_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%xor_ln124_960 = xor i2 %or_ln124_158, i2 %or_ln124_157" [src/dec.c:124]   --->   Operation 1616 'xor' 'xor_ln124_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1170)   --->   "%trunc_ln124_107 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1617 'trunc' 'trunc_ln124_107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1170)   --->   "%xor_ln124_961 = xor i3 %or_ln124_156, i3 %or_ln124_155" [src/dec.c:124]   --->   Operation 1618 'xor' 'xor_ln124_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1172)   --->   "%trunc_ln124_108 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1619 'trunc' 'trunc_ln124_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1172)   --->   "%xor_ln124_962 = xor i4 %or_ln124_154, i4 %or_ln124_153" [src/dec.c:124]   --->   Operation 1620 'xor' 'xor_ln124_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1174)   --->   "%trunc_ln124_109 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1621 'trunc' 'trunc_ln124_109' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1174)   --->   "%xor_ln124_963 = xor i5 %or_ln124_152, i5 %or_ln124_151" [src/dec.c:124]   --->   Operation 1622 'xor' 'xor_ln124_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1176)   --->   "%trunc_ln124_110 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1623 'trunc' 'trunc_ln124_110' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1176)   --->   "%xor_ln124_964 = xor i6 %or_ln124_150, i6 %or_ln124_149" [src/dec.c:124]   --->   Operation 1624 'xor' 'xor_ln124_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1178)   --->   "%trunc_ln124_111 = trunc i8 %z_20" [src/dec.c:124]   --->   Operation 1625 'trunc' 'trunc_ln124_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1178)   --->   "%xor_ln124_965 = xor i7 %or_ln124_148, i7 %or_ln124_147" [src/dec.c:124]   --->   Operation 1626 'xor' 'xor_ln124_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_966 = xor i8 %xor_ln124_958, i8 %z_20" [src/dec.c:124]   --->   Operation 1627 'xor' 'xor_ln124_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1628 [1/1] (0.00ns)   --->   "%or_ln124_159 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_256, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1628 'bitconcatenate' 'or_ln124_159' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1629 [1/1] (0.00ns)   --->   "%or_ln124_160 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_241, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1629 'bitconcatenate' 'or_ln124_160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1630 [1/1] (0.00ns)   --->   "%or_ln124_161 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_255, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1630 'bitconcatenate' 'or_ln124_161' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1631 [1/1] (0.00ns)   --->   "%or_ln124_162 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_240, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1631 'bitconcatenate' 'or_ln124_162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1632 [1/1] (0.00ns)   --->   "%or_ln124_163 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_254, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1632 'bitconcatenate' 'or_ln124_163' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1633 [1/1] (0.00ns)   --->   "%or_ln124_164 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_239, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1633 'bitconcatenate' 'or_ln124_164' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1634 [1/1] (0.00ns)   --->   "%or_ln124_165 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_253, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1634 'bitconcatenate' 'or_ln124_165' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1635 [1/1] (0.00ns)   --->   "%or_ln124_166 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_238, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1635 'bitconcatenate' 'or_ln124_166' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1636 [1/1] (0.00ns)   --->   "%or_ln124_167 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_252, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1636 'bitconcatenate' 'or_ln124_167' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1637 [1/1] (0.00ns)   --->   "%or_ln124_168 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_237, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1637 'bitconcatenate' 'or_ln124_168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%or_ln124_169 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_251, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1638 'bitconcatenate' 'or_ln124_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1639 [1/1] (0.00ns)   --->   "%or_ln124_170 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_236, i1 %tmp_103" [src/dec.c:124]   --->   Operation 1639 'bitconcatenate' 'or_ln124_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_967 = xor i8 %x_assign_30, i8 %or_ln134_20" [src/dec.c:124]   --->   Operation 1640 'xor' 'xor_ln124_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1166)   --->   "%xor_ln124_969 = xor i1 %tmp_103, i1 %tmp_109" [src/dec.c:124]   --->   Operation 1641 'xor' 'xor_ln124_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%xor_ln124_971 = xor i2 %or_ln124_170, i2 %or_ln124_169" [src/dec.c:124]   --->   Operation 1642 'xor' 'xor_ln124_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1170)   --->   "%xor_ln124_973 = xor i3 %or_ln124_168, i3 %or_ln124_167" [src/dec.c:124]   --->   Operation 1643 'xor' 'xor_ln124_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1172)   --->   "%xor_ln124_975 = xor i4 %or_ln124_166, i4 %or_ln124_165" [src/dec.c:124]   --->   Operation 1644 'xor' 'xor_ln124_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1174)   --->   "%xor_ln124_977 = xor i5 %or_ln124_164, i5 %or_ln124_163" [src/dec.c:124]   --->   Operation 1645 'xor' 'xor_ln124_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1176)   --->   "%xor_ln124_979 = xor i6 %or_ln124_162, i6 %or_ln124_161" [src/dec.c:124]   --->   Operation 1646 'xor' 'xor_ln124_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1178)   --->   "%xor_ln124_981 = xor i7 %or_ln124_160, i7 %or_ln124_159" [src/dec.c:124]   --->   Operation 1647 'xor' 'xor_ln124_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_982 = xor i8 %xor_ln124_967, i8 %xor_ln124_4" [src/dec.c:124]   --->   Operation 1648 'xor' 'xor_ln124_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1178)   --->   "%xor_ln124_983 = xor i7 %xor_ln124_965, i7 %trunc_ln124_111" [src/dec.c:124]   --->   Operation 1649 'xor' 'xor_ln124_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1178)   --->   "%xor_ln124_984 = xor i7 %xor_ln124_981, i7 %xor_ln124_980" [src/dec.c:124]   --->   Operation 1650 'xor' 'xor_ln124_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1176)   --->   "%xor_ln124_985 = xor i6 %xor_ln124_964, i6 %trunc_ln124_110" [src/dec.c:124]   --->   Operation 1651 'xor' 'xor_ln124_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1176)   --->   "%xor_ln124_986 = xor i6 %xor_ln124_979, i6 %xor_ln124_978" [src/dec.c:124]   --->   Operation 1652 'xor' 'xor_ln124_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1174)   --->   "%xor_ln124_987 = xor i5 %xor_ln124_963, i5 %trunc_ln124_109" [src/dec.c:124]   --->   Operation 1653 'xor' 'xor_ln124_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1174)   --->   "%xor_ln124_988 = xor i5 %xor_ln124_977, i5 %xor_ln124_976" [src/dec.c:124]   --->   Operation 1654 'xor' 'xor_ln124_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1172)   --->   "%xor_ln124_989 = xor i4 %xor_ln124_962, i4 %trunc_ln124_108" [src/dec.c:124]   --->   Operation 1655 'xor' 'xor_ln124_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1172)   --->   "%xor_ln124_990 = xor i4 %xor_ln124_975, i4 %xor_ln124_974" [src/dec.c:124]   --->   Operation 1656 'xor' 'xor_ln124_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1170)   --->   "%xor_ln124_991 = xor i3 %xor_ln124_961, i3 %trunc_ln124_107" [src/dec.c:124]   --->   Operation 1657 'xor' 'xor_ln124_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1170)   --->   "%xor_ln124_992 = xor i3 %xor_ln124_973, i3 %xor_ln124_972" [src/dec.c:124]   --->   Operation 1658 'xor' 'xor_ln124_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%xor_ln124_993 = xor i2 %xor_ln124_960, i2 %trunc_ln124_106" [src/dec.c:124]   --->   Operation 1659 'xor' 'xor_ln124_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1168)   --->   "%xor_ln124_994 = xor i2 %xor_ln124_971, i2 %xor_ln124_970" [src/dec.c:124]   --->   Operation 1660 'xor' 'xor_ln124_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1166)   --->   "%xor_ln124_995 = xor i1 %xor_ln124_959, i1 %trunc_ln124_105" [src/dec.c:124]   --->   Operation 1661 'xor' 'xor_ln124_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1166)   --->   "%xor_ln124_996 = xor i1 %xor_ln124_969, i1 %xor_ln124_968" [src/dec.c:124]   --->   Operation 1662 'xor' 'xor_ln124_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1663 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_44 = xor i8 %xor_ln124_982, i8 %xor_ln124_966" [src/dec.c:124]   --->   Operation 1663 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_46)   --->   "%xor_ln124_1036 = xor i8 %xor_ln124_6, i8 %or_ln134_19" [src/dec.c:124]   --->   Operation 1664 'xor' 'xor_ln124_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%trunc_ln124_118 = trunc i8 %z_22" [src/dec.c:124]   --->   Operation 1665 'trunc' 'trunc_ln124_118' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%xor_ln124_1037 = xor i3 %xor_ln124_1035, i3 %or_ln124_155" [src/dec.c:124]   --->   Operation 1666 'xor' 'xor_ln124_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1237)   --->   "%trunc_ln124_119 = trunc i8 %z_22" [src/dec.c:124]   --->   Operation 1667 'trunc' 'trunc_ln124_119' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1237)   --->   "%xor_ln124_1038 = xor i4 %xor_ln124_1034, i4 %or_ln124_153" [src/dec.c:124]   --->   Operation 1668 'xor' 'xor_ln124_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1238)   --->   "%trunc_ln124_120 = trunc i8 %z_22" [src/dec.c:124]   --->   Operation 1669 'trunc' 'trunc_ln124_120' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1238)   --->   "%xor_ln124_1039 = xor i5 %xor_ln124_1033, i5 %or_ln124_151" [src/dec.c:124]   --->   Operation 1670 'xor' 'xor_ln124_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1239)   --->   "%trunc_ln124_121 = trunc i8 %z_22" [src/dec.c:124]   --->   Operation 1671 'trunc' 'trunc_ln124_121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1239)   --->   "%xor_ln124_1040 = xor i6 %xor_ln124_1032, i6 %or_ln124_149" [src/dec.c:124]   --->   Operation 1672 'xor' 'xor_ln124_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1240)   --->   "%trunc_ln124_122 = trunc i8 %z_22" [src/dec.c:124]   --->   Operation 1673 'trunc' 'trunc_ln124_122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1240)   --->   "%xor_ln124_1041 = xor i7 %xor_ln124_1031, i7 %or_ln124_147" [src/dec.c:124]   --->   Operation 1674 'xor' 'xor_ln124_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_46)   --->   "%xor_ln124_1042 = xor i8 %xor_ln124_1036, i8 %z_22" [src/dec.c:124]   --->   Operation 1675 'xor' 'xor_ln124_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1676 [1/1] (0.00ns)   --->   "%or_ln124_183 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_258, i1 %tmp_111" [src/dec.c:124]   --->   Operation 1676 'bitconcatenate' 'or_ln124_183' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1677 [1/1] (0.00ns)   --->   "%or_ln124_184 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_259, i1 %tmp_111" [src/dec.c:124]   --->   Operation 1677 'bitconcatenate' 'or_ln124_184' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1678 [1/1] (0.00ns)   --->   "%or_ln124_185 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_260, i1 %tmp_111" [src/dec.c:124]   --->   Operation 1678 'bitconcatenate' 'or_ln124_185' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1679 [1/1] (0.00ns)   --->   "%or_ln124_186 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_261, i1 %tmp_111" [src/dec.c:124]   --->   Operation 1679 'bitconcatenate' 'or_ln124_186' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%or_ln124_187 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_262, i1 %tmp_111" [src/dec.c:124]   --->   Operation 1680 'bitconcatenate' 'or_ln124_187' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_46)   --->   "%xor_ln124_1043 = xor i8 %x_assign_33, i8 %or_ln134_20" [src/dec.c:124]   --->   Operation 1681 'xor' 'xor_ln124_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%or_ln124_188 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_226, i1 %tmp_97" [src/dec.c:124]   --->   Operation 1682 'bitconcatenate' 'or_ln124_188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%xor_ln124_1044 = xor i3 %or_ln124_187, i3 %or_ln124_167" [src/dec.c:124]   --->   Operation 1683 'xor' 'xor_ln124_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1684 [1/1] (0.00ns)   --->   "%or_ln124_189 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_225, i1 %tmp_97" [src/dec.c:124]   --->   Operation 1684 'bitconcatenate' 'or_ln124_189' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1237)   --->   "%xor_ln124_1045 = xor i4 %or_ln124_186, i4 %or_ln124_165" [src/dec.c:124]   --->   Operation 1685 'xor' 'xor_ln124_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1686 [1/1] (0.00ns)   --->   "%or_ln124_190 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_224, i1 %tmp_97" [src/dec.c:124]   --->   Operation 1686 'bitconcatenate' 'or_ln124_190' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1238)   --->   "%xor_ln124_1046 = xor i5 %or_ln124_185, i5 %or_ln124_163" [src/dec.c:124]   --->   Operation 1687 'xor' 'xor_ln124_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1688 [1/1] (0.00ns)   --->   "%or_ln124_191 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_223, i1 %tmp_97" [src/dec.c:124]   --->   Operation 1688 'bitconcatenate' 'or_ln124_191' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1239)   --->   "%xor_ln124_1047 = xor i6 %or_ln124_184, i6 %or_ln124_161" [src/dec.c:124]   --->   Operation 1689 'xor' 'xor_ln124_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1690 [1/1] (0.00ns)   --->   "%or_ln124_192 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_222, i1 %tmp_97" [src/dec.c:124]   --->   Operation 1690 'bitconcatenate' 'or_ln124_192' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1240)   --->   "%xor_ln124_1048 = xor i7 %or_ln124_183, i7 %or_ln124_159" [src/dec.c:124]   --->   Operation 1691 'xor' 'xor_ln124_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_46)   --->   "%xor_ln124_1049 = xor i8 %xor_ln124_1043, i8 %x_assign_28" [src/dec.c:124]   --->   Operation 1692 'xor' 'xor_ln124_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1240)   --->   "%xor_ln124_1050 = xor i7 %xor_ln124_1041, i7 %trunc_ln124_122" [src/dec.c:124]   --->   Operation 1693 'xor' 'xor_ln124_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1240)   --->   "%xor_ln124_1051 = xor i7 %xor_ln124_1048, i7 %or_ln124_192" [src/dec.c:124]   --->   Operation 1694 'xor' 'xor_ln124_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1239)   --->   "%xor_ln124_1052 = xor i6 %xor_ln124_1040, i6 %trunc_ln124_121" [src/dec.c:124]   --->   Operation 1695 'xor' 'xor_ln124_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1239)   --->   "%xor_ln124_1053 = xor i6 %xor_ln124_1047, i6 %or_ln124_191" [src/dec.c:124]   --->   Operation 1696 'xor' 'xor_ln124_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1238)   --->   "%xor_ln124_1054 = xor i5 %xor_ln124_1039, i5 %trunc_ln124_120" [src/dec.c:124]   --->   Operation 1697 'xor' 'xor_ln124_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1238)   --->   "%xor_ln124_1055 = xor i5 %xor_ln124_1046, i5 %or_ln124_190" [src/dec.c:124]   --->   Operation 1698 'xor' 'xor_ln124_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1237)   --->   "%xor_ln124_1056 = xor i4 %xor_ln124_1038, i4 %trunc_ln124_119" [src/dec.c:124]   --->   Operation 1699 'xor' 'xor_ln124_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1237)   --->   "%xor_ln124_1057 = xor i4 %xor_ln124_1045, i4 %or_ln124_189" [src/dec.c:124]   --->   Operation 1700 'xor' 'xor_ln124_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%xor_ln124_1058 = xor i3 %xor_ln124_1037, i3 %trunc_ln124_118" [src/dec.c:124]   --->   Operation 1701 'xor' 'xor_ln124_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1236)   --->   "%xor_ln124_1059 = xor i3 %xor_ln124_1044, i3 %or_ln124_188" [src/dec.c:124]   --->   Operation 1702 'xor' 'xor_ln124_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1703 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_46 = xor i8 %xor_ln124_1049, i8 %xor_ln124_1042" [src/dec.c:124]   --->   Operation 1703 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1704 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1166 = xor i1 %xor_ln124_996, i1 %xor_ln124_995" [src/dec.c:124]   --->   Operation 1704 'xor' 'xor_ln124_1166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1705 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1168 = xor i2 %xor_ln124_994, i2 %xor_ln124_993" [src/dec.c:124]   --->   Operation 1705 'xor' 'xor_ln124_1168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1706 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1170 = xor i3 %xor_ln124_992, i3 %xor_ln124_991" [src/dec.c:124]   --->   Operation 1706 'xor' 'xor_ln124_1170' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1707 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1172 = xor i4 %xor_ln124_990, i4 %xor_ln124_989" [src/dec.c:124]   --->   Operation 1707 'xor' 'xor_ln124_1172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1708 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1174 = xor i5 %xor_ln124_988, i5 %xor_ln124_987" [src/dec.c:124]   --->   Operation 1708 'xor' 'xor_ln124_1174' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1709 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1176 = xor i6 %xor_ln124_986, i6 %xor_ln124_985" [src/dec.c:124]   --->   Operation 1709 'xor' 'xor_ln124_1176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1710 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1178 = xor i7 %xor_ln124_984, i7 %xor_ln124_983" [src/dec.c:124]   --->   Operation 1710 'xor' 'xor_ln124_1178' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1711 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1236 = xor i3 %xor_ln124_1059, i3 %xor_ln124_1058" [src/dec.c:124]   --->   Operation 1711 'xor' 'xor_ln124_1236' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1712 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1237 = xor i4 %xor_ln124_1057, i4 %xor_ln124_1056" [src/dec.c:124]   --->   Operation 1712 'xor' 'xor_ln124_1237' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1713 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1238 = xor i5 %xor_ln124_1055, i5 %xor_ln124_1054" [src/dec.c:124]   --->   Operation 1713 'xor' 'xor_ln124_1238' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1714 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1239 = xor i6 %xor_ln124_1053, i6 %xor_ln124_1052" [src/dec.c:124]   --->   Operation 1714 'xor' 'xor_ln124_1239' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1715 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1240 = xor i7 %xor_ln124_1051, i7 %xor_ln124_1050" [src/dec.c:124]   --->   Operation 1715 'xor' 'xor_ln124_1240' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.23>
ST_24 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%trunc_ln134_269 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1716 'trunc' 'trunc_ln134_269' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%trunc_ln134_270 = trunc i8 %select_ln131_57" [src/dec.c:134]   --->   Operation 1717 'trunc' 'trunc_ln134_270' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1718 [1/1] (0.00ns)   --->   "%or_ln134_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_264, i1 %tmp_115" [src/dec.c:134]   --->   Operation 1718 'bitconcatenate' 'or_ln134_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%trunc_ln134_277 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1719 'trunc' 'trunc_ln134_277' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%trunc_ln134_278 = trunc i8 %select_ln131_59" [src/dec.c:134]   --->   Operation 1720 'trunc' 'trunc_ln134_278' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1721 [1/1] (0.00ns)   --->   "%or_ln134_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_272, i1 %tmp_119" [src/dec.c:134]   --->   Operation 1721 'bitconcatenate' 'or_ln134_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1722 [1/1] (0.00ns)   --->   "%or_ln124_171 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_268, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1722 'bitconcatenate' 'or_ln124_171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1723 [1/1] (0.00ns)   --->   "%or_ln124_172 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_267, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1723 'bitconcatenate' 'or_ln124_172' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1724 [1/1] (0.00ns)   --->   "%or_ln124_173 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_266, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1724 'bitconcatenate' 'or_ln124_173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1725 [1/1] (0.00ns)   --->   "%or_ln124_174 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_265, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1725 'bitconcatenate' 'or_ln124_174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%or_ln124_175 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_270, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1726 'bitconcatenate' 'or_ln124_175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%or_ln124_176 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_269, i1 %tmp_115" [src/dec.c:124]   --->   Operation 1727 'bitconcatenate' 'or_ln124_176' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_1003 = xor i8 %xor_ln124_5, i8 %or_ln134_21" [src/dec.c:124]   --->   Operation 1728 'xor' 'xor_ln124_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%trunc_ln124_112 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1729 'trunc' 'trunc_ln124_112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%xor_ln124_1004 = xor i2 %xor_ln124_1002, i2 %or_ln124_176" [src/dec.c:124]   --->   Operation 1730 'xor' 'xor_ln124_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%trunc_ln124_113 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1731 'trunc' 'trunc_ln124_113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%xor_ln124_1005 = xor i3 %xor_ln124_1001, i3 %or_ln124_175" [src/dec.c:124]   --->   Operation 1732 'xor' 'xor_ln124_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1197)   --->   "%trunc_ln124_114 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1733 'trunc' 'trunc_ln124_114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1197)   --->   "%xor_ln124_1006 = xor i4 %xor_ln124_1000, i4 %or_ln124_174" [src/dec.c:124]   --->   Operation 1734 'xor' 'xor_ln124_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1198)   --->   "%trunc_ln124_115 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1735 'trunc' 'trunc_ln124_115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1198)   --->   "%xor_ln124_1007 = xor i5 %xor_ln124_999, i5 %or_ln124_173" [src/dec.c:124]   --->   Operation 1736 'xor' 'xor_ln124_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1199)   --->   "%trunc_ln124_116 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1737 'trunc' 'trunc_ln124_116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1199)   --->   "%xor_ln124_1008 = xor i6 %xor_ln124_998, i6 %or_ln124_172" [src/dec.c:124]   --->   Operation 1738 'xor' 'xor_ln124_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1200)   --->   "%trunc_ln124_117 = trunc i8 %z_21" [src/dec.c:124]   --->   Operation 1739 'trunc' 'trunc_ln124_117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1200)   --->   "%xor_ln124_1009 = xor i7 %xor_ln124_997, i7 %or_ln124_171" [src/dec.c:124]   --->   Operation 1740 'xor' 'xor_ln124_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_1010 = xor i8 %xor_ln124_1003, i8 %z_21" [src/dec.c:124]   --->   Operation 1741 'xor' 'xor_ln124_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1742 [1/1] (0.00ns)   --->   "%or_ln124_177 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_276, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1742 'bitconcatenate' 'or_ln124_177' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1743 [1/1] (0.00ns)   --->   "%or_ln124_178 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_275, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1743 'bitconcatenate' 'or_ln124_178' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1744 [1/1] (0.00ns)   --->   "%or_ln124_179 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_274, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1744 'bitconcatenate' 'or_ln124_179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1745 [1/1] (0.00ns)   --->   "%or_ln124_180 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_273, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1745 'bitconcatenate' 'or_ln124_180' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%or_ln124_181 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_278, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1746 'bitconcatenate' 'or_ln124_181' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%or_ln124_182 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_277, i1 %tmp_119" [src/dec.c:124]   --->   Operation 1747 'bitconcatenate' 'or_ln124_182' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_1011 = xor i8 %x_assign_30, i8 %or_ln134_22" [src/dec.c:124]   --->   Operation 1748 'xor' 'xor_ln124_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%xor_ln124_1012 = xor i2 %or_ln124_170, i2 %or_ln124_182" [src/dec.c:124]   --->   Operation 1749 'xor' 'xor_ln124_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%xor_ln124_1013 = xor i3 %or_ln124_168, i3 %or_ln124_181" [src/dec.c:124]   --->   Operation 1750 'xor' 'xor_ln124_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1197)   --->   "%xor_ln124_1014 = xor i4 %or_ln124_166, i4 %or_ln124_180" [src/dec.c:124]   --->   Operation 1751 'xor' 'xor_ln124_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1198)   --->   "%xor_ln124_1015 = xor i5 %or_ln124_164, i5 %or_ln124_179" [src/dec.c:124]   --->   Operation 1752 'xor' 'xor_ln124_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1199)   --->   "%xor_ln124_1016 = xor i6 %or_ln124_162, i6 %or_ln124_178" [src/dec.c:124]   --->   Operation 1753 'xor' 'xor_ln124_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1200)   --->   "%xor_ln124_1017 = xor i7 %or_ln124_160, i7 %or_ln124_177" [src/dec.c:124]   --->   Operation 1754 'xor' 'xor_ln124_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_45)   --->   "%xor_ln124_1018 = xor i8 %xor_ln124_1011, i8 %x_assign_31" [src/dec.c:124]   --->   Operation 1755 'xor' 'xor_ln124_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1200)   --->   "%xor_ln124_1019 = xor i7 %xor_ln124_1009, i7 %trunc_ln124_117" [src/dec.c:124]   --->   Operation 1756 'xor' 'xor_ln124_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1200)   --->   "%xor_ln124_1020 = xor i7 %xor_ln124_1017, i7 %or_ln124_148" [src/dec.c:124]   --->   Operation 1757 'xor' 'xor_ln124_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1199)   --->   "%xor_ln124_1021 = xor i6 %xor_ln124_1008, i6 %trunc_ln124_116" [src/dec.c:124]   --->   Operation 1758 'xor' 'xor_ln124_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1199)   --->   "%xor_ln124_1022 = xor i6 %xor_ln124_1016, i6 %or_ln124_150" [src/dec.c:124]   --->   Operation 1759 'xor' 'xor_ln124_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1198)   --->   "%xor_ln124_1023 = xor i5 %xor_ln124_1007, i5 %trunc_ln124_115" [src/dec.c:124]   --->   Operation 1760 'xor' 'xor_ln124_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1198)   --->   "%xor_ln124_1024 = xor i5 %xor_ln124_1015, i5 %or_ln124_152" [src/dec.c:124]   --->   Operation 1761 'xor' 'xor_ln124_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1197)   --->   "%xor_ln124_1025 = xor i4 %xor_ln124_1006, i4 %trunc_ln124_114" [src/dec.c:124]   --->   Operation 1762 'xor' 'xor_ln124_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1197)   --->   "%xor_ln124_1026 = xor i4 %xor_ln124_1014, i4 %or_ln124_154" [src/dec.c:124]   --->   Operation 1763 'xor' 'xor_ln124_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%xor_ln124_1027 = xor i3 %xor_ln124_1005, i3 %trunc_ln124_113" [src/dec.c:124]   --->   Operation 1764 'xor' 'xor_ln124_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1196)   --->   "%xor_ln124_1028 = xor i3 %xor_ln124_1013, i3 %or_ln124_156" [src/dec.c:124]   --->   Operation 1765 'xor' 'xor_ln124_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%xor_ln124_1029 = xor i2 %xor_ln124_1004, i2 %trunc_ln124_112" [src/dec.c:124]   --->   Operation 1766 'xor' 'xor_ln124_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1195)   --->   "%xor_ln124_1030 = xor i2 %xor_ln124_1012, i2 %or_ln124_158" [src/dec.c:124]   --->   Operation 1767 'xor' 'xor_ln124_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1768 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_45 = xor i8 %xor_ln124_1018, i8 %xor_ln124_1010" [src/dec.c:124]   --->   Operation 1768 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_1064 = xor i8 %or_ln134_21, i8 %xor_ln124_7" [src/dec.c:124]   --->   Operation 1769 'xor' 'xor_ln124_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1264)   --->   "%trunc_ln124_123 = trunc i8 %z_23" [src/dec.c:124]   --->   Operation 1770 'trunc' 'trunc_ln124_123' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1264)   --->   "%xor_ln124_1065 = xor i4 %or_ln124_174, i4 %xor_ln124_1063" [src/dec.c:124]   --->   Operation 1771 'xor' 'xor_ln124_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1265)   --->   "%trunc_ln124_124 = trunc i8 %z_23" [src/dec.c:124]   --->   Operation 1772 'trunc' 'trunc_ln124_124' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1265)   --->   "%xor_ln124_1066 = xor i5 %or_ln124_173, i5 %xor_ln124_1062" [src/dec.c:124]   --->   Operation 1773 'xor' 'xor_ln124_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1266)   --->   "%trunc_ln124_125 = trunc i8 %z_23" [src/dec.c:124]   --->   Operation 1774 'trunc' 'trunc_ln124_125' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1266)   --->   "%xor_ln124_1067 = xor i6 %or_ln124_172, i6 %xor_ln124_1061" [src/dec.c:124]   --->   Operation 1775 'xor' 'xor_ln124_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1267)   --->   "%trunc_ln124_126 = trunc i8 %z_23" [src/dec.c:124]   --->   Operation 1776 'trunc' 'trunc_ln124_126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1267)   --->   "%xor_ln124_1068 = xor i7 %or_ln124_171, i7 %xor_ln124_1060" [src/dec.c:124]   --->   Operation 1777 'xor' 'xor_ln124_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_1069 = xor i8 %xor_ln124_1064, i8 %z_23" [src/dec.c:124]   --->   Operation 1778 'xor' 'xor_ln124_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_1070 = xor i8 %x_assign_28, i8 %or_ln134_22" [src/dec.c:124]   --->   Operation 1779 'xor' 'xor_ln124_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1264)   --->   "%xor_ln124_1071 = xor i4 %or_ln124_189, i4 %or_ln124_180" [src/dec.c:124]   --->   Operation 1780 'xor' 'xor_ln124_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1265)   --->   "%xor_ln124_1072 = xor i5 %or_ln124_190, i5 %or_ln124_179" [src/dec.c:124]   --->   Operation 1781 'xor' 'xor_ln124_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1266)   --->   "%xor_ln124_1073 = xor i6 %or_ln124_191, i6 %or_ln124_178" [src/dec.c:124]   --->   Operation 1782 'xor' 'xor_ln124_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1267)   --->   "%xor_ln124_1074 = xor i7 %or_ln124_192, i7 %or_ln124_177" [src/dec.c:124]   --->   Operation 1783 'xor' 'xor_ln124_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_1075 = xor i8 %xor_ln124_1070, i8 %x_assign_33" [src/dec.c:124]   --->   Operation 1784 'xor' 'xor_ln124_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1267)   --->   "%xor_ln124_1076 = xor i7 %xor_ln124_1068, i7 %trunc_ln124_126" [src/dec.c:124]   --->   Operation 1785 'xor' 'xor_ln124_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1267)   --->   "%xor_ln124_1077 = xor i7 %xor_ln124_1074, i7 %or_ln124_183" [src/dec.c:124]   --->   Operation 1786 'xor' 'xor_ln124_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1266)   --->   "%xor_ln124_1078 = xor i6 %xor_ln124_1067, i6 %trunc_ln124_125" [src/dec.c:124]   --->   Operation 1787 'xor' 'xor_ln124_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1266)   --->   "%xor_ln124_1079 = xor i6 %xor_ln124_1073, i6 %or_ln124_184" [src/dec.c:124]   --->   Operation 1788 'xor' 'xor_ln124_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1265)   --->   "%xor_ln124_1080 = xor i5 %xor_ln124_1066, i5 %trunc_ln124_124" [src/dec.c:124]   --->   Operation 1789 'xor' 'xor_ln124_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1265)   --->   "%xor_ln124_1081 = xor i5 %xor_ln124_1072, i5 %or_ln124_185" [src/dec.c:124]   --->   Operation 1790 'xor' 'xor_ln124_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1264)   --->   "%xor_ln124_1082 = xor i4 %xor_ln124_1065, i4 %trunc_ln124_123" [src/dec.c:124]   --->   Operation 1791 'xor' 'xor_ln124_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1264)   --->   "%xor_ln124_1083 = xor i4 %xor_ln124_1071, i4 %or_ln124_186" [src/dec.c:124]   --->   Operation 1792 'xor' 'xor_ln124_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1793 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %xor_ln124_1075, i8 %xor_ln124_1069" [src/dec.c:124]   --->   Operation 1793 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1794 [1/1] (0.99ns)   --->   "%xor_ln124_57 = xor i8 %xor_ln124_45, i8 157" [src/dec.c:124]   --->   Operation 1794 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1795 [1/1] (0.99ns)   --->   "%xor_ln124_59 = xor i8 %xor_ln124_47, i8 98" [src/dec.c:124]   --->   Operation 1795 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i8 %xor_ln124_57" [src/dec.c:174->src/dec.c:195]   --->   Operation 1796 'zext' 'zext_ln174_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1797 [1/1] (0.00ns)   --->   "%clefia_s0_addr_14 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_3" [src/dec.c:174->src/dec.c:195]   --->   Operation 1797 'getelementptr' 'clefia_s0_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1798 [2/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s0_addr_14" [src/dec.c:174->src/dec.c:195]   --->   Operation 1798 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln176_3 = zext i8 %xor_ln124_59" [src/dec.c:176->src/dec.c:195]   --->   Operation 1799 'zext' 'zext_ln176_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1800 [1/1] (0.00ns)   --->   "%clefia_s0_addr_15 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_3" [src/dec.c:176->src/dec.c:195]   --->   Operation 1800 'getelementptr' 'clefia_s0_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1801 [2/2] (3.25ns)   --->   "%z_31 = load i8 %clefia_s0_addr_15" [src/dec.c:176->src/dec.c:195]   --->   Operation 1801 'load' 'z_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1802 [1/1] (0.99ns)   --->   "%xor_ln124_64 = xor i8 %xor_ln124_52, i8 82" [src/dec.c:124]   --->   Operation 1802 'xor' 'xor_ln124_64' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1803 [1/1] (0.99ns)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_53, i8 215" [src/dec.c:124]   --->   Operation 1803 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1804 [1/1] (0.99ns)   --->   "%xor_ln124_66 = xor i8 %xor_ln124_54, i8 53" [src/dec.c:124]   --->   Operation 1804 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1805 [1/1] (0.99ns)   --->   "%xor_ln124_67 = xor i8 %xor_ln124_55, i8 146" [src/dec.c:124]   --->   Operation 1805 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln150_4 = zext i8 %xor_ln124_64" [src/dec.c:150->src/dec.c:194]   --->   Operation 1806 'zext' 'zext_ln150_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1807 [1/1] (0.00ns)   --->   "%clefia_s0_addr_16 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_4" [src/dec.c:150->src/dec.c:194]   --->   Operation 1807 'getelementptr' 'clefia_s0_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1808 [2/2] (3.25ns)   --->   "%z_32 = load i8 %clefia_s0_addr_16" [src/dec.c:150->src/dec.c:194]   --->   Operation 1808 'load' 'z_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i8 %xor_ln124_65" [src/dec.c:151->src/dec.c:194]   --->   Operation 1809 'zext' 'zext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1810 [1/1] (0.00ns)   --->   "%clefia_s1_addr_16 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_4" [src/dec.c:151->src/dec.c:194]   --->   Operation 1810 'getelementptr' 'clefia_s1_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1811 [2/2] (3.25ns)   --->   "%z_33 = load i8 %clefia_s1_addr_16" [src/dec.c:151->src/dec.c:194]   --->   Operation 1811 'load' 'z_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln152_4 = zext i8 %xor_ln124_66" [src/dec.c:152->src/dec.c:194]   --->   Operation 1812 'zext' 'zext_ln152_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1813 [1/1] (0.00ns)   --->   "%clefia_s0_addr_17 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_4" [src/dec.c:152->src/dec.c:194]   --->   Operation 1813 'getelementptr' 'clefia_s0_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1814 [2/2] (3.25ns)   --->   "%z_34 = load i8 %clefia_s0_addr_17" [src/dec.c:152->src/dec.c:194]   --->   Operation 1814 'load' 'z_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1815 [1/1] (0.00ns)   --->   "%zext_ln153_4 = zext i8 %xor_ln124_67" [src/dec.c:153->src/dec.c:194]   --->   Operation 1815 'zext' 'zext_ln153_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1816 [1/1] (0.00ns)   --->   "%clefia_s1_addr_17 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_4" [src/dec.c:153->src/dec.c:194]   --->   Operation 1816 'getelementptr' 'clefia_s1_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1817 [2/2] (3.25ns)   --->   "%z_35 = load i8 %clefia_s1_addr_17" [src/dec.c:153->src/dec.c:194]   --->   Operation 1817 'load' 'z_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 1818 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1195 = xor i2 %xor_ln124_1030, i2 %xor_ln124_1029" [src/dec.c:124]   --->   Operation 1818 'xor' 'xor_ln124_1195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1819 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1196 = xor i3 %xor_ln124_1028, i3 %xor_ln124_1027" [src/dec.c:124]   --->   Operation 1819 'xor' 'xor_ln124_1196' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1820 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1197 = xor i4 %xor_ln124_1026, i4 %xor_ln124_1025" [src/dec.c:124]   --->   Operation 1820 'xor' 'xor_ln124_1197' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1821 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1198 = xor i5 %xor_ln124_1024, i5 %xor_ln124_1023" [src/dec.c:124]   --->   Operation 1821 'xor' 'xor_ln124_1198' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1822 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1199 = xor i6 %xor_ln124_1022, i6 %xor_ln124_1021" [src/dec.c:124]   --->   Operation 1822 'xor' 'xor_ln124_1199' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1823 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1200 = xor i7 %xor_ln124_1020, i7 %xor_ln124_1019" [src/dec.c:124]   --->   Operation 1823 'xor' 'xor_ln124_1200' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1824 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1264 = xor i4 %xor_ln124_1083, i4 %xor_ln124_1082" [src/dec.c:124]   --->   Operation 1824 'xor' 'xor_ln124_1264' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1825 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1265 = xor i5 %xor_ln124_1081, i5 %xor_ln124_1080" [src/dec.c:124]   --->   Operation 1825 'xor' 'xor_ln124_1265' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1826 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1266 = xor i6 %xor_ln124_1079, i6 %xor_ln124_1078" [src/dec.c:124]   --->   Operation 1826 'xor' 'xor_ln124_1266' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1827 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1267 = xor i7 %xor_ln124_1077, i7 %xor_ln124_1076" [src/dec.c:124]   --->   Operation 1827 'xor' 'xor_ln124_1267' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.99>
ST_25 : Operation 1828 [1/1] (0.99ns)   --->   "%xor_ln124_56 = xor i8 %xor_ln124_44, i8 185" [src/dec.c:124]   --->   Operation 1828 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1829 [1/1] (0.99ns)   --->   "%xor_ln124_58 = xor i8 %xor_ln124_46, i8 93" [src/dec.c:124]   --->   Operation 1829 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i8 %xor_ln124_56" [src/dec.c:173->src/dec.c:195]   --->   Operation 1830 'zext' 'zext_ln173_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1831 [1/1] (0.00ns)   --->   "%clefia_s1_addr_14 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_3" [src/dec.c:173->src/dec.c:195]   --->   Operation 1831 'getelementptr' 'clefia_s1_addr_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1832 [2/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s1_addr_14" [src/dec.c:173->src/dec.c:195]   --->   Operation 1832 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1833 [1/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s0_addr_14" [src/dec.c:174->src/dec.c:195]   --->   Operation 1833 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i8 %xor_ln124_58" [src/dec.c:175->src/dec.c:195]   --->   Operation 1834 'zext' 'zext_ln175_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1835 [1/1] (0.00ns)   --->   "%clefia_s1_addr_15 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_3" [src/dec.c:175->src/dec.c:195]   --->   Operation 1835 'getelementptr' 'clefia_s1_addr_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1836 [2/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s1_addr_15" [src/dec.c:175->src/dec.c:195]   --->   Operation 1836 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1837 [1/2] (3.25ns)   --->   "%z_31 = load i8 %clefia_s0_addr_15" [src/dec.c:176->src/dec.c:195]   --->   Operation 1837 'load' 'z_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_29, i32 7" [src/dec.c:131]   --->   Operation 1838 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%xor_ln132_68 = xor i8 %z_29, i8 14" [src/dec.c:132]   --->   Operation 1839 'xor' 'xor_ln132_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1840 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_68 = select i1 %tmp_136, i8 %xor_ln132_68, i8 %z_29" [src/dec.c:131]   --->   Operation 1840 'select' 'select_ln131_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln134_291 = trunc i8 %select_ln131_68" [src/dec.c:134]   --->   Operation 1841 'trunc' 'trunc_ln134_291' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7" [src/dec.c:134]   --->   Operation 1842 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln134_292 = trunc i8 %select_ln131_68" [src/dec.c:134]   --->   Operation 1843 'trunc' 'trunc_ln134_292' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1844 [1/1] (0.00ns)   --->   "%x_assign_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_291, i1 %tmp_137" [src/dec.c:134]   --->   Operation 1844 'bitconcatenate' 'x_assign_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6" [src/dec.c:131]   --->   Operation 1845 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%xor_ln132_69 = xor i8 %x_assign_40, i8 14" [src/dec.c:132]   --->   Operation 1846 'xor' 'xor_ln132_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1847 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_69 = select i1 %tmp_138, i8 %xor_ln132_69, i8 %x_assign_40" [src/dec.c:131]   --->   Operation 1847 'select' 'select_ln131_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln134_293 = trunc i8 %select_ln131_69" [src/dec.c:134]   --->   Operation 1848 'trunc' 'trunc_ln134_293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7" [src/dec.c:134]   --->   Operation 1849 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1850 [1/1] (0.00ns)   --->   "%x_assign_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_293, i1 %tmp_139" [src/dec.c:134]   --->   Operation 1850 'bitconcatenate' 'x_assign_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 6" [src/dec.c:131]   --->   Operation 1851 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%xor_ln132_70 = xor i8 %x_assign_41, i8 14" [src/dec.c:132]   --->   Operation 1852 'xor' 'xor_ln132_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1853 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_70 = select i1 %tmp_140, i8 %xor_ln132_70, i8 %x_assign_41" [src/dec.c:131]   --->   Operation 1853 'select' 'select_ln131_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln134_294 = trunc i8 %select_ln131_70" [src/dec.c:134]   --->   Operation 1854 'trunc' 'trunc_ln134_294' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7" [src/dec.c:134]   --->   Operation 1855 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln134_297 = trunc i8 %select_ln131_70" [src/dec.c:134]   --->   Operation 1856 'trunc' 'trunc_ln134_297' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_31, i32 7" [src/dec.c:131]   --->   Operation 1857 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%xor_ln132_72 = xor i8 %z_31, i8 14" [src/dec.c:132]   --->   Operation 1858 'xor' 'xor_ln132_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1859 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_72 = select i1 %tmp_144, i8 %xor_ln132_72, i8 %z_31" [src/dec.c:131]   --->   Operation 1859 'select' 'select_ln131_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln134_302 = trunc i8 %select_ln131_72" [src/dec.c:134]   --->   Operation 1860 'trunc' 'trunc_ln134_302' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7" [src/dec.c:134]   --->   Operation 1861 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln134_304 = trunc i8 %select_ln131_72" [src/dec.c:134]   --->   Operation 1862 'trunc' 'trunc_ln134_304' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln134_305 = trunc i8 %select_ln131_72" [src/dec.c:134]   --->   Operation 1863 'trunc' 'trunc_ln134_305' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1864 [1/1] (0.00ns)   --->   "%x_assign_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_302, i1 %tmp_145" [src/dec.c:134]   --->   Operation 1864 'bitconcatenate' 'x_assign_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_73)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 6" [src/dec.c:131]   --->   Operation 1865 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_73)   --->   "%xor_ln132_73 = xor i8 %x_assign_43, i8 14" [src/dec.c:132]   --->   Operation 1866 'xor' 'xor_ln132_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1867 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_73 = select i1 %tmp_146, i8 %xor_ln132_73, i8 %x_assign_43" [src/dec.c:131]   --->   Operation 1867 'select' 'select_ln131_73' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln134_306 = trunc i8 %select_ln131_73" [src/dec.c:134]   --->   Operation 1868 'trunc' 'trunc_ln134_306' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_73, i32 7" [src/dec.c:134]   --->   Operation 1869 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1870 [1/1] (0.00ns)   --->   "%x_assign_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_306, i1 %tmp_147" [src/dec.c:134]   --->   Operation 1870 'bitconcatenate' 'x_assign_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_74)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_73, i32 6" [src/dec.c:131]   --->   Operation 1871 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_74)   --->   "%xor_ln132_74 = xor i8 %x_assign_44, i8 14" [src/dec.c:132]   --->   Operation 1872 'xor' 'xor_ln132_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1873 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_74 = select i1 %tmp_148, i8 %xor_ln132_74, i8 %x_assign_44" [src/dec.c:131]   --->   Operation 1873 'select' 'select_ln131_74' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln134_307 = trunc i8 %select_ln131_74" [src/dec.c:134]   --->   Operation 1874 'trunc' 'trunc_ln134_307' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_74, i32 7" [src/dec.c:134]   --->   Operation 1875 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln134_310 = trunc i8 %select_ln131_74" [src/dec.c:134]   --->   Operation 1876 'trunc' 'trunc_ln134_310' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1877 [1/2] (3.25ns)   --->   "%z_32 = load i8 %clefia_s0_addr_16" [src/dec.c:150->src/dec.c:194]   --->   Operation 1877 'load' 'z_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1878 [1/2] (3.25ns)   --->   "%z_33 = load i8 %clefia_s1_addr_16" [src/dec.c:151->src/dec.c:194]   --->   Operation 1878 'load' 'z_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1879 [1/2] (3.25ns)   --->   "%z_34 = load i8 %clefia_s0_addr_17" [src/dec.c:152->src/dec.c:194]   --->   Operation 1879 'load' 'z_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1880 [1/2] (3.25ns)   --->   "%z_35 = load i8 %clefia_s1_addr_17" [src/dec.c:153->src/dec.c:194]   --->   Operation 1880 'load' 'z_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_80)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_33, i32 7" [src/dec.c:131]   --->   Operation 1881 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_80)   --->   "%xor_ln132_80 = xor i8 %z_33, i8 14" [src/dec.c:132]   --->   Operation 1882 'xor' 'xor_ln132_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1883 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_80 = select i1 %tmp_160, i8 %xor_ln132_80, i8 %z_33" [src/dec.c:131]   --->   Operation 1883 'select' 'select_ln131_80' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln134_321 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1884 'trunc' 'trunc_ln134_321' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_80, i32 7" [src/dec.c:134]   --->   Operation 1885 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%trunc_ln134_322 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1886 'trunc' 'trunc_ln134_322' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln134_323 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1887 'trunc' 'trunc_ln134_323' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln134_324 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1888 'trunc' 'trunc_ln134_324' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln134_325 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1889 'trunc' 'trunc_ln134_325' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln134_326 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1890 'trunc' 'trunc_ln134_326' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln134_327 = trunc i8 %select_ln131_80" [src/dec.c:134]   --->   Operation 1891 'trunc' 'trunc_ln134_327' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1892 [1/1] (0.00ns)   --->   "%x_assign_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_321, i1 %tmp_161" [src/dec.c:134]   --->   Operation 1892 'bitconcatenate' 'x_assign_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_81)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_34, i32 7" [src/dec.c:131]   --->   Operation 1893 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_81)   --->   "%xor_ln132_81 = xor i8 %z_34, i8 14" [src/dec.c:132]   --->   Operation 1894 'xor' 'xor_ln132_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1895 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_81 = select i1 %tmp_162, i8 %xor_ln132_81, i8 %z_34" [src/dec.c:131]   --->   Operation 1895 'select' 'select_ln131_81' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln134_328 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1896 'trunc' 'trunc_ln134_328' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_81, i32 7" [src/dec.c:134]   --->   Operation 1897 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%trunc_ln134_329 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1898 'trunc' 'trunc_ln134_329' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%trunc_ln134_330 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1899 'trunc' 'trunc_ln134_330' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln134_331 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1900 'trunc' 'trunc_ln134_331' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1901 [1/1] (0.00ns)   --->   "%trunc_ln134_332 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1901 'trunc' 'trunc_ln134_332' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln134_333 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1902 'trunc' 'trunc_ln134_333' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln134_334 = trunc i8 %select_ln131_81" [src/dec.c:134]   --->   Operation 1903 'trunc' 'trunc_ln134_334' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1904 [1/1] (0.00ns)   --->   "%x_assign_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_328, i1 %tmp_163" [src/dec.c:134]   --->   Operation 1904 'bitconcatenate' 'x_assign_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_82)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_81, i32 6" [src/dec.c:131]   --->   Operation 1905 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_82)   --->   "%xor_ln132_82 = xor i8 %x_assign_49, i8 14" [src/dec.c:132]   --->   Operation 1906 'xor' 'xor_ln132_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1907 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_82 = select i1 %tmp_164, i8 %xor_ln132_82, i8 %x_assign_49" [src/dec.c:131]   --->   Operation 1907 'select' 'select_ln131_82' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1908 [1/1] (0.00ns)   --->   "%trunc_ln134_335 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1908 'trunc' 'trunc_ln134_335' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_82, i32 7" [src/dec.c:134]   --->   Operation 1909 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln134_336 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1910 'trunc' 'trunc_ln134_336' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1911 [1/1] (0.00ns)   --->   "%trunc_ln134_337 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1911 'trunc' 'trunc_ln134_337' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln134_338 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1912 'trunc' 'trunc_ln134_338' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln134_339 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1913 'trunc' 'trunc_ln134_339' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln134_340 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1914 'trunc' 'trunc_ln134_340' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln134_341 = trunc i8 %select_ln131_82" [src/dec.c:134]   --->   Operation 1915 'trunc' 'trunc_ln134_341' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1916 [1/1] (0.00ns)   --->   "%or_ln134_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_335, i1 %tmp_165" [src/dec.c:134]   --->   Operation 1916 'bitconcatenate' 'or_ln134_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_83)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_35, i32 7" [src/dec.c:131]   --->   Operation 1917 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_83)   --->   "%xor_ln132_83 = xor i8 %z_35, i8 14" [src/dec.c:132]   --->   Operation 1918 'xor' 'xor_ln132_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1919 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_83 = select i1 %tmp_166, i8 %xor_ln132_83, i8 %z_35" [src/dec.c:131]   --->   Operation 1919 'select' 'select_ln131_83' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln134_342 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1920 'trunc' 'trunc_ln134_342' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_83, i32 7" [src/dec.c:134]   --->   Operation 1921 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%trunc_ln134_343 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1922 'trunc' 'trunc_ln134_343' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln134_344 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1923 'trunc' 'trunc_ln134_344' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln134_345 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1924 'trunc' 'trunc_ln134_345' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln134_346 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1925 'trunc' 'trunc_ln134_346' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln134_347 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1926 'trunc' 'trunc_ln134_347' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln134_348 = trunc i8 %select_ln131_83" [src/dec.c:134]   --->   Operation 1927 'trunc' 'trunc_ln134_348' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1928 [1/1] (0.00ns)   --->   "%x_assign_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_342, i1 %tmp_167" [src/dec.c:134]   --->   Operation 1928 'bitconcatenate' 'x_assign_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_84)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_83, i32 6" [src/dec.c:131]   --->   Operation 1929 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_84)   --->   "%xor_ln132_84 = xor i8 %x_assign_50, i8 14" [src/dec.c:132]   --->   Operation 1930 'xor' 'xor_ln132_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1931 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_84 = select i1 %tmp_168, i8 %xor_ln132_84, i8 %x_assign_50" [src/dec.c:131]   --->   Operation 1931 'select' 'select_ln131_84' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln134_349 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1932 'trunc' 'trunc_ln134_349' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_84, i32 7" [src/dec.c:134]   --->   Operation 1933 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln134_350 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1934 'trunc' 'trunc_ln134_350' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln134_351 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1935 'trunc' 'trunc_ln134_351' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln134_352 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1936 'trunc' 'trunc_ln134_352' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln134_353 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1937 'trunc' 'trunc_ln134_353' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln134_354 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1938 'trunc' 'trunc_ln134_354' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln134_355 = trunc i8 %select_ln131_84" [src/dec.c:134]   --->   Operation 1939 'trunc' 'trunc_ln134_355' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1940 [1/1] (0.00ns)   --->   "%or_ln134_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_349, i1 %tmp_169" [src/dec.c:134]   --->   Operation 1940 'bitconcatenate' 'or_ln134_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_85)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_32, i32 7" [src/dec.c:131]   --->   Operation 1941 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_85)   --->   "%xor_ln132_85 = xor i8 %z_32, i8 14" [src/dec.c:132]   --->   Operation 1942 'xor' 'xor_ln132_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1943 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_85 = select i1 %tmp_170, i8 %xor_ln132_85, i8 %z_32" [src/dec.c:131]   --->   Operation 1943 'select' 'select_ln131_85' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1944 [1/1] (0.00ns)   --->   "%trunc_ln134_356 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1944 'trunc' 'trunc_ln134_356' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_85, i32 7" [src/dec.c:134]   --->   Operation 1945 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln134_357 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1946 'trunc' 'trunc_ln134_357' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1947 [1/1] (0.00ns)   --->   "%trunc_ln134_358 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1947 'trunc' 'trunc_ln134_358' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln134_359 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1948 'trunc' 'trunc_ln134_359' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln134_360 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1949 'trunc' 'trunc_ln134_360' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%trunc_ln134_361 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1950 'trunc' 'trunc_ln134_361' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%trunc_ln134_362 = trunc i8 %select_ln131_85" [src/dec.c:134]   --->   Operation 1951 'trunc' 'trunc_ln134_362' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1952 [1/1] (0.00ns)   --->   "%x_assign_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_356, i1 %tmp_171" [src/dec.c:134]   --->   Operation 1952 'bitconcatenate' 'x_assign_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_86)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_85, i32 6" [src/dec.c:131]   --->   Operation 1953 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_86)   --->   "%xor_ln132_86 = xor i8 %x_assign_51, i8 14" [src/dec.c:132]   --->   Operation 1954 'xor' 'xor_ln132_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1955 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_86 = select i1 %tmp_172, i8 %xor_ln132_86, i8 %x_assign_51" [src/dec.c:131]   --->   Operation 1955 'select' 'select_ln131_86' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln134_363 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1956 'trunc' 'trunc_ln134_363' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_86, i32 7" [src/dec.c:134]   --->   Operation 1957 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln134_364 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1958 'trunc' 'trunc_ln134_364' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln134_365 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1959 'trunc' 'trunc_ln134_365' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln134_366 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1960 'trunc' 'trunc_ln134_366' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln134_367 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1961 'trunc' 'trunc_ln134_367' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%trunc_ln134_368 = trunc i8 %select_ln131_86" [src/dec.c:134]   --->   Operation 1962 'trunc' 'trunc_ln134_368' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1963 [1/1] (0.00ns)   --->   "%or_ln134_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_363, i1 %tmp_173" [src/dec.c:134]   --->   Operation 1963 'bitconcatenate' 'or_ln134_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_87)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_80, i32 6" [src/dec.c:131]   --->   Operation 1964 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_87)   --->   "%xor_ln132_87 = xor i8 %x_assign_48, i8 14" [src/dec.c:132]   --->   Operation 1965 'xor' 'xor_ln132_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1966 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_87 = select i1 %tmp_174, i8 %xor_ln132_87, i8 %x_assign_48" [src/dec.c:131]   --->   Operation 1966 'select' 'select_ln131_87' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln134_369 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1967 'trunc' 'trunc_ln134_369' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_87, i32 7" [src/dec.c:134]   --->   Operation 1968 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln134_370 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1969 'trunc' 'trunc_ln134_370' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln134_371 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1970 'trunc' 'trunc_ln134_371' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln134_372 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1971 'trunc' 'trunc_ln134_372' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln134_373 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1972 'trunc' 'trunc_ln134_373' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%trunc_ln134_374 = trunc i8 %select_ln131_87" [src/dec.c:134]   --->   Operation 1973 'trunc' 'trunc_ln134_374' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1974 [1/1] (0.00ns)   --->   "%or_ln134_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_369, i1 %tmp_175" [src/dec.c:134]   --->   Operation 1974 'bitconcatenate' 'or_ln134_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1975 [1/1] (0.00ns)   --->   "%or_ln124_215 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_341, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1975 'bitconcatenate' 'or_ln124_215' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1976 [1/1] (0.00ns)   --->   "%or_ln124_216 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_348, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1976 'bitconcatenate' 'or_ln124_216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1977 [1/1] (0.00ns)   --->   "%or_ln124_217 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_340, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1977 'bitconcatenate' 'or_ln124_217' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1978 [1/1] (0.00ns)   --->   "%or_ln124_218 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_347, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1978 'bitconcatenate' 'or_ln124_218' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1979 [1/1] (0.00ns)   --->   "%or_ln124_219 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_339, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1979 'bitconcatenate' 'or_ln124_219' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1980 [1/1] (0.00ns)   --->   "%or_ln124_220 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_346, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1980 'bitconcatenate' 'or_ln124_220' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1981 [1/1] (0.00ns)   --->   "%or_ln124_221 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_338, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1981 'bitconcatenate' 'or_ln124_221' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1982 [1/1] (0.00ns)   --->   "%or_ln124_222 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_345, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1982 'bitconcatenate' 'or_ln124_222' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1983 [1/1] (0.00ns)   --->   "%or_ln124_223 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_337, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1983 'bitconcatenate' 'or_ln124_223' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1984 [1/1] (0.00ns)   --->   "%or_ln124_224 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_344, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1984 'bitconcatenate' 'or_ln124_224' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1985 [1/1] (0.00ns)   --->   "%or_ln124_225 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_336, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1985 'bitconcatenate' 'or_ln124_225' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%or_ln124_226 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_343, i1 %tmp_167" [src/dec.c:124]   --->   Operation 1986 'bitconcatenate' 'or_ln124_226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_1156 = xor i8 %x_assign_50, i8 %or_ln134_31" [src/dec.c:124]   --->   Operation 1987 'xor' 'xor_ln124_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1546)   --->   "%trunc_ln124_135 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1988 'trunc' 'trunc_ln124_135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1546)   --->   "%xor_ln124_1157 = xor i1 %tmp_167, i1 %tmp_165" [src/dec.c:124]   --->   Operation 1989 'xor' 'xor_ln124_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%trunc_ln124_136 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1990 'trunc' 'trunc_ln124_136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%xor_ln124_1158 = xor i2 %or_ln124_226, i2 %or_ln124_225" [src/dec.c:124]   --->   Operation 1991 'xor' 'xor_ln124_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1550)   --->   "%trunc_ln124_137 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1992 'trunc' 'trunc_ln124_137' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1550)   --->   "%xor_ln124_1159 = xor i3 %or_ln124_224, i3 %or_ln124_223" [src/dec.c:124]   --->   Operation 1993 'xor' 'xor_ln124_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1552)   --->   "%trunc_ln124_138 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1994 'trunc' 'trunc_ln124_138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1552)   --->   "%xor_ln124_1160 = xor i4 %or_ln124_222, i4 %or_ln124_221" [src/dec.c:124]   --->   Operation 1995 'xor' 'xor_ln124_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1554)   --->   "%trunc_ln124_139 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1996 'trunc' 'trunc_ln124_139' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1554)   --->   "%xor_ln124_1161 = xor i5 %or_ln124_220, i5 %or_ln124_219" [src/dec.c:124]   --->   Operation 1997 'xor' 'xor_ln124_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1556)   --->   "%trunc_ln124_140 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 1998 'trunc' 'trunc_ln124_140' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1556)   --->   "%xor_ln124_1162 = xor i6 %or_ln124_218, i6 %or_ln124_217" [src/dec.c:124]   --->   Operation 1999 'xor' 'xor_ln124_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1558)   --->   "%trunc_ln124_141 = trunc i8 %z_32" [src/dec.c:124]   --->   Operation 2000 'trunc' 'trunc_ln124_141' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1558)   --->   "%xor_ln124_1163 = xor i7 %or_ln124_216, i7 %or_ln124_215" [src/dec.c:124]   --->   Operation 2001 'xor' 'xor_ln124_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_1164 = xor i8 %xor_ln124_1156, i8 %z_32" [src/dec.c:124]   --->   Operation 2002 'xor' 'xor_ln124_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2003 [1/1] (0.00ns)   --->   "%or_ln124_227 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_355, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2003 'bitconcatenate' 'or_ln124_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2004 [1/1] (0.00ns)   --->   "%or_ln124_228 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_327, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2004 'bitconcatenate' 'or_ln124_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2005 [1/1] (0.00ns)   --->   "%or_ln124_229 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_354, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2005 'bitconcatenate' 'or_ln124_229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2006 [1/1] (0.00ns)   --->   "%or_ln124_230 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_326, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2006 'bitconcatenate' 'or_ln124_230' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2007 [1/1] (0.00ns)   --->   "%or_ln124_231 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_353, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2007 'bitconcatenate' 'or_ln124_231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2008 [1/1] (0.00ns)   --->   "%or_ln124_232 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_325, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2008 'bitconcatenate' 'or_ln124_232' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2009 [1/1] (0.00ns)   --->   "%or_ln124_233 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_352, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2009 'bitconcatenate' 'or_ln124_233' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2010 [1/1] (0.00ns)   --->   "%or_ln124_234 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_324, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2010 'bitconcatenate' 'or_ln124_234' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2011 [1/1] (0.00ns)   --->   "%or_ln124_235 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_351, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2011 'bitconcatenate' 'or_ln124_235' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2012 [1/1] (0.00ns)   --->   "%or_ln124_236 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_323, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2012 'bitconcatenate' 'or_ln124_236' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2013 [1/1] (0.00ns)   --->   "%or_ln124_237 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_350, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2013 'bitconcatenate' 'or_ln124_237' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%or_ln124_238 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_322, i1 %tmp_161" [src/dec.c:124]   --->   Operation 2014 'bitconcatenate' 'or_ln124_238' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_1165 = xor i8 %x_assign_48, i8 %or_ln134_32" [src/dec.c:124]   --->   Operation 2015 'xor' 'xor_ln124_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1546)   --->   "%xor_ln124_1167 = xor i1 %tmp_161, i1 %tmp_169" [src/dec.c:124]   --->   Operation 2016 'xor' 'xor_ln124_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%xor_ln124_1169 = xor i2 %or_ln124_238, i2 %or_ln124_237" [src/dec.c:124]   --->   Operation 2017 'xor' 'xor_ln124_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1550)   --->   "%xor_ln124_1171 = xor i3 %or_ln124_236, i3 %or_ln124_235" [src/dec.c:124]   --->   Operation 2018 'xor' 'xor_ln124_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1552)   --->   "%xor_ln124_1173 = xor i4 %or_ln124_234, i4 %or_ln124_233" [src/dec.c:124]   --->   Operation 2019 'xor' 'xor_ln124_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1554)   --->   "%xor_ln124_1175 = xor i5 %or_ln124_232, i5 %or_ln124_231" [src/dec.c:124]   --->   Operation 2020 'xor' 'xor_ln124_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1556)   --->   "%xor_ln124_1177 = xor i6 %or_ln124_230, i6 %or_ln124_229" [src/dec.c:124]   --->   Operation 2021 'xor' 'xor_ln124_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1558)   --->   "%xor_ln124_1179 = xor i7 %or_ln124_228, i7 %or_ln124_227" [src/dec.c:124]   --->   Operation 2022 'xor' 'xor_ln124_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_1180 = xor i8 %xor_ln124_1165, i8 %xor_ln124_44" [src/dec.c:124]   --->   Operation 2023 'xor' 'xor_ln124_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1558)   --->   "%xor_ln124_1181 = xor i7 %xor_ln124_1163, i7 %trunc_ln124_141" [src/dec.c:124]   --->   Operation 2024 'xor' 'xor_ln124_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1558)   --->   "%xor_ln124_1182 = xor i7 %xor_ln124_1179, i7 %xor_ln124_1178" [src/dec.c:124]   --->   Operation 2025 'xor' 'xor_ln124_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1556)   --->   "%xor_ln124_1183 = xor i6 %xor_ln124_1162, i6 %trunc_ln124_140" [src/dec.c:124]   --->   Operation 2026 'xor' 'xor_ln124_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1556)   --->   "%xor_ln124_1184 = xor i6 %xor_ln124_1177, i6 %xor_ln124_1176" [src/dec.c:124]   --->   Operation 2027 'xor' 'xor_ln124_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1554)   --->   "%xor_ln124_1185 = xor i5 %xor_ln124_1161, i5 %trunc_ln124_139" [src/dec.c:124]   --->   Operation 2028 'xor' 'xor_ln124_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1554)   --->   "%xor_ln124_1186 = xor i5 %xor_ln124_1175, i5 %xor_ln124_1174" [src/dec.c:124]   --->   Operation 2029 'xor' 'xor_ln124_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1552)   --->   "%xor_ln124_1187 = xor i4 %xor_ln124_1160, i4 %trunc_ln124_138" [src/dec.c:124]   --->   Operation 2030 'xor' 'xor_ln124_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1552)   --->   "%xor_ln124_1188 = xor i4 %xor_ln124_1173, i4 %xor_ln124_1172" [src/dec.c:124]   --->   Operation 2031 'xor' 'xor_ln124_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1550)   --->   "%xor_ln124_1189 = xor i3 %xor_ln124_1159, i3 %trunc_ln124_137" [src/dec.c:124]   --->   Operation 2032 'xor' 'xor_ln124_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1550)   --->   "%xor_ln124_1190 = xor i3 %xor_ln124_1171, i3 %xor_ln124_1170" [src/dec.c:124]   --->   Operation 2033 'xor' 'xor_ln124_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%xor_ln124_1191 = xor i2 %xor_ln124_1158, i2 %trunc_ln124_136" [src/dec.c:124]   --->   Operation 2034 'xor' 'xor_ln124_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1548)   --->   "%xor_ln124_1192 = xor i2 %xor_ln124_1169, i2 %xor_ln124_1168" [src/dec.c:124]   --->   Operation 2035 'xor' 'xor_ln124_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1546)   --->   "%xor_ln124_1193 = xor i1 %xor_ln124_1157, i1 %trunc_ln124_135" [src/dec.c:124]   --->   Operation 2036 'xor' 'xor_ln124_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1546)   --->   "%xor_ln124_1194 = xor i1 %xor_ln124_1167, i1 %xor_ln124_1166" [src/dec.c:124]   --->   Operation 2037 'xor' 'xor_ln124_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2038 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_68 = xor i8 %xor_ln124_1180, i8 %xor_ln124_1164" [src/dec.c:124]   --->   Operation 2038 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_69)   --->   "%xor_ln124_1201 = xor i8 %xor_ln124_45, i8 %or_ln134_31" [src/dec.c:124]   --->   Operation 2039 'xor' 'xor_ln124_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1575)   --->   "%trunc_ln124_142 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2040 'trunc' 'trunc_ln124_142' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1575)   --->   "%xor_ln124_1202 = xor i7 %xor_ln124_1200, i7 %or_ln124_215" [src/dec.c:124]   --->   Operation 2041 'xor' 'xor_ln124_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1576)   --->   "%trunc_ln124_143 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2042 'trunc' 'trunc_ln124_143' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1576)   --->   "%xor_ln124_1203 = xor i6 %xor_ln124_1199, i6 %or_ln124_217" [src/dec.c:124]   --->   Operation 2043 'xor' 'xor_ln124_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1577)   --->   "%trunc_ln124_144 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2044 'trunc' 'trunc_ln124_144' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1577)   --->   "%xor_ln124_1204 = xor i5 %xor_ln124_1198, i5 %or_ln124_219" [src/dec.c:124]   --->   Operation 2045 'xor' 'xor_ln124_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1578)   --->   "%trunc_ln124_145 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2046 'trunc' 'trunc_ln124_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1578)   --->   "%xor_ln124_1205 = xor i4 %xor_ln124_1197, i4 %or_ln124_221" [src/dec.c:124]   --->   Operation 2047 'xor' 'xor_ln124_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%trunc_ln124_146 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2048 'trunc' 'trunc_ln124_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%xor_ln124_1206 = xor i3 %xor_ln124_1196, i3 %or_ln124_223" [src/dec.c:124]   --->   Operation 2049 'xor' 'xor_ln124_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%trunc_ln124_147 = trunc i8 %z_33" [src/dec.c:124]   --->   Operation 2050 'trunc' 'trunc_ln124_147' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%xor_ln124_1207 = xor i2 %xor_ln124_1195, i2 %or_ln124_225" [src/dec.c:124]   --->   Operation 2051 'xor' 'xor_ln124_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_69)   --->   "%xor_ln124_1208 = xor i8 %xor_ln124_1201, i8 %z_33" [src/dec.c:124]   --->   Operation 2052 'xor' 'xor_ln124_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%or_ln124_239 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_362, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2053 'bitconcatenate' 'or_ln124_239' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%or_ln124_240 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_361, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2054 'bitconcatenate' 'or_ln124_240' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2055 [1/1] (0.00ns)   --->   "%or_ln124_241 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_360, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2055 'bitconcatenate' 'or_ln124_241' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2056 [1/1] (0.00ns)   --->   "%or_ln124_242 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_359, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2056 'bitconcatenate' 'or_ln124_242' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2057 [1/1] (0.00ns)   --->   "%or_ln124_243 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_358, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2057 'bitconcatenate' 'or_ln124_243' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2058 [1/1] (0.00ns)   --->   "%or_ln124_244 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_357, i1 %tmp_171" [src/dec.c:124]   --->   Operation 2058 'bitconcatenate' 'or_ln124_244' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_69)   --->   "%xor_ln124_1209 = xor i8 %x_assign_51, i8 %or_ln134_32" [src/dec.c:124]   --->   Operation 2059 'xor' 'xor_ln124_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2060 [1/1] (0.00ns)   --->   "%or_ln124_245 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_334, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2060 'bitconcatenate' 'or_ln124_245' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1575)   --->   "%xor_ln124_1210 = xor i7 %or_ln124_244, i7 %or_ln124_227" [src/dec.c:124]   --->   Operation 2061 'xor' 'xor_ln124_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2062 [1/1] (0.00ns)   --->   "%or_ln124_246 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_333, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2062 'bitconcatenate' 'or_ln124_246' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1576)   --->   "%xor_ln124_1211 = xor i6 %or_ln124_243, i6 %or_ln124_229" [src/dec.c:124]   --->   Operation 2063 'xor' 'xor_ln124_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2064 [1/1] (0.00ns)   --->   "%or_ln124_247 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_332, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2064 'bitconcatenate' 'or_ln124_247' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1577)   --->   "%xor_ln124_1212 = xor i5 %or_ln124_242, i5 %or_ln124_231" [src/dec.c:124]   --->   Operation 2065 'xor' 'xor_ln124_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2066 [1/1] (0.00ns)   --->   "%or_ln124_248 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_331, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2066 'bitconcatenate' 'or_ln124_248' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1578)   --->   "%xor_ln124_1213 = xor i4 %or_ln124_241, i4 %or_ln124_233" [src/dec.c:124]   --->   Operation 2067 'xor' 'xor_ln124_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%or_ln124_249 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_330, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2068 'bitconcatenate' 'or_ln124_249' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%xor_ln124_1214 = xor i3 %or_ln124_240, i3 %or_ln124_235" [src/dec.c:124]   --->   Operation 2069 'xor' 'xor_ln124_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%or_ln124_250 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_329, i1 %tmp_163" [src/dec.c:124]   --->   Operation 2070 'bitconcatenate' 'or_ln124_250' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%xor_ln124_1215 = xor i2 %or_ln124_239, i2 %or_ln124_237" [src/dec.c:124]   --->   Operation 2071 'xor' 'xor_ln124_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_69)   --->   "%xor_ln124_1216 = xor i8 %xor_ln124_1209, i8 %x_assign_49" [src/dec.c:124]   --->   Operation 2072 'xor' 'xor_ln124_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%xor_ln124_1217 = xor i2 %xor_ln124_1207, i2 %trunc_ln124_147" [src/dec.c:124]   --->   Operation 2073 'xor' 'xor_ln124_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1580)   --->   "%xor_ln124_1218 = xor i2 %xor_ln124_1215, i2 %or_ln124_250" [src/dec.c:124]   --->   Operation 2074 'xor' 'xor_ln124_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%xor_ln124_1219 = xor i3 %xor_ln124_1206, i3 %trunc_ln124_146" [src/dec.c:124]   --->   Operation 2075 'xor' 'xor_ln124_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1579)   --->   "%xor_ln124_1220 = xor i3 %xor_ln124_1214, i3 %or_ln124_249" [src/dec.c:124]   --->   Operation 2076 'xor' 'xor_ln124_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1578)   --->   "%xor_ln124_1221 = xor i4 %xor_ln124_1205, i4 %trunc_ln124_145" [src/dec.c:124]   --->   Operation 2077 'xor' 'xor_ln124_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1578)   --->   "%xor_ln124_1222 = xor i4 %xor_ln124_1213, i4 %or_ln124_248" [src/dec.c:124]   --->   Operation 2078 'xor' 'xor_ln124_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1577)   --->   "%xor_ln124_1223 = xor i5 %xor_ln124_1204, i5 %trunc_ln124_144" [src/dec.c:124]   --->   Operation 2079 'xor' 'xor_ln124_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1577)   --->   "%xor_ln124_1224 = xor i5 %xor_ln124_1212, i5 %or_ln124_247" [src/dec.c:124]   --->   Operation 2080 'xor' 'xor_ln124_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1576)   --->   "%xor_ln124_1225 = xor i6 %xor_ln124_1203, i6 %trunc_ln124_143" [src/dec.c:124]   --->   Operation 2081 'xor' 'xor_ln124_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1576)   --->   "%xor_ln124_1226 = xor i6 %xor_ln124_1211, i6 %or_ln124_246" [src/dec.c:124]   --->   Operation 2082 'xor' 'xor_ln124_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1575)   --->   "%xor_ln124_1227 = xor i7 %xor_ln124_1202, i7 %trunc_ln124_142" [src/dec.c:124]   --->   Operation 2083 'xor' 'xor_ln124_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1575)   --->   "%xor_ln124_1228 = xor i7 %xor_ln124_1210, i7 %or_ln124_245" [src/dec.c:124]   --->   Operation 2084 'xor' 'xor_ln124_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2085 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_69 = xor i8 %xor_ln124_1216, i8 %xor_ln124_1208" [src/dec.c:124]   --->   Operation 2085 'xor' 'xor_ln124_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%or_ln124_251 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_374, i1 %tmp_175" [src/dec.c:124]   --->   Operation 2086 'bitconcatenate' 'or_ln124_251' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2087 [1/1] (0.00ns)   --->   "%or_ln124_252 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_373, i1 %tmp_175" [src/dec.c:124]   --->   Operation 2087 'bitconcatenate' 'or_ln124_252' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2088 [1/1] (0.00ns)   --->   "%or_ln124_253 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_372, i1 %tmp_175" [src/dec.c:124]   --->   Operation 2088 'bitconcatenate' 'or_ln124_253' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2089 [1/1] (0.00ns)   --->   "%or_ln124_254 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_371, i1 %tmp_175" [src/dec.c:124]   --->   Operation 2089 'bitconcatenate' 'or_ln124_254' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2090 [1/1] (0.00ns)   --->   "%or_ln124_255 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_370, i1 %tmp_175" [src/dec.c:124]   --->   Operation 2090 'bitconcatenate' 'or_ln124_255' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_70)   --->   "%xor_ln124_1229 = xor i8 %or_ln134_34, i8 %x_assign_50" [src/dec.c:124]   --->   Operation 2091 'xor' 'xor_ln124_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1609)   --->   "%trunc_ln124_148 = trunc i8 %z_34" [src/dec.c:124]   --->   Operation 2092 'trunc' 'trunc_ln124_148' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1609)   --->   "%xor_ln124_1230 = xor i7 %or_ln124_255, i7 %or_ln124_216" [src/dec.c:124]   --->   Operation 2093 'xor' 'xor_ln124_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1610)   --->   "%trunc_ln124_149 = trunc i8 %z_34" [src/dec.c:124]   --->   Operation 2094 'trunc' 'trunc_ln124_149' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1610)   --->   "%xor_ln124_1231 = xor i6 %or_ln124_254, i6 %or_ln124_218" [src/dec.c:124]   --->   Operation 2095 'xor' 'xor_ln124_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1611)   --->   "%trunc_ln124_150 = trunc i8 %z_34" [src/dec.c:124]   --->   Operation 2096 'trunc' 'trunc_ln124_150' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1611)   --->   "%xor_ln124_1232 = xor i5 %or_ln124_253, i5 %or_ln124_220" [src/dec.c:124]   --->   Operation 2097 'xor' 'xor_ln124_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1612)   --->   "%trunc_ln124_151 = trunc i8 %z_34" [src/dec.c:124]   --->   Operation 2098 'trunc' 'trunc_ln124_151' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1612)   --->   "%xor_ln124_1233 = xor i4 %or_ln124_252, i4 %or_ln124_222" [src/dec.c:124]   --->   Operation 2099 'xor' 'xor_ln124_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%trunc_ln124_152 = trunc i8 %z_34" [src/dec.c:124]   --->   Operation 2100 'trunc' 'trunc_ln124_152' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%xor_ln124_1234 = xor i3 %or_ln124_251, i3 %or_ln124_224" [src/dec.c:124]   --->   Operation 2101 'xor' 'xor_ln124_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_70)   --->   "%xor_ln124_1235 = xor i8 %xor_ln124_1229, i8 %z_34" [src/dec.c:124]   --->   Operation 2102 'xor' 'xor_ln124_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_70)   --->   "%xor_ln124_1241 = xor i8 %x_assign_48, i8 %xor_ln124_46" [src/dec.c:124]   --->   Operation 2103 'xor' 'xor_ln124_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2104 [1/1] (0.00ns)   --->   "%or_ln124_256 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_367, i1 %tmp_173" [src/dec.c:124]   --->   Operation 2104 'bitconcatenate' 'or_ln124_256' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1609)   --->   "%xor_ln124_1242 = xor i7 %or_ln124_228, i7 %xor_ln124_1240" [src/dec.c:124]   --->   Operation 2105 'xor' 'xor_ln124_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2106 [1/1] (0.00ns)   --->   "%or_ln124_257 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_366, i1 %tmp_173" [src/dec.c:124]   --->   Operation 2106 'bitconcatenate' 'or_ln124_257' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1610)   --->   "%xor_ln124_1243 = xor i6 %or_ln124_230, i6 %xor_ln124_1239" [src/dec.c:124]   --->   Operation 2107 'xor' 'xor_ln124_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2108 [1/1] (0.00ns)   --->   "%or_ln124_258 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_365, i1 %tmp_173" [src/dec.c:124]   --->   Operation 2108 'bitconcatenate' 'or_ln124_258' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1611)   --->   "%xor_ln124_1244 = xor i5 %or_ln124_232, i5 %xor_ln124_1238" [src/dec.c:124]   --->   Operation 2109 'xor' 'xor_ln124_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2110 [1/1] (0.00ns)   --->   "%or_ln124_259 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_364, i1 %tmp_173" [src/dec.c:124]   --->   Operation 2110 'bitconcatenate' 'or_ln124_259' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1612)   --->   "%xor_ln124_1245 = xor i4 %or_ln124_234, i4 %xor_ln124_1237" [src/dec.c:124]   --->   Operation 2111 'xor' 'xor_ln124_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%or_ln124_260 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_368, i1 %tmp_173" [src/dec.c:124]   --->   Operation 2112 'bitconcatenate' 'or_ln124_260' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%xor_ln124_1246 = xor i3 %or_ln124_236, i3 %xor_ln124_1236" [src/dec.c:124]   --->   Operation 2113 'xor' 'xor_ln124_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_70)   --->   "%xor_ln124_1247 = xor i8 %xor_ln124_1241, i8 %or_ln134_33" [src/dec.c:124]   --->   Operation 2114 'xor' 'xor_ln124_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%xor_ln124_1248 = xor i3 %xor_ln124_1234, i3 %trunc_ln124_152" [src/dec.c:124]   --->   Operation 2115 'xor' 'xor_ln124_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1613)   --->   "%xor_ln124_1249 = xor i3 %xor_ln124_1246, i3 %or_ln124_260" [src/dec.c:124]   --->   Operation 2116 'xor' 'xor_ln124_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1612)   --->   "%xor_ln124_1250 = xor i4 %xor_ln124_1233, i4 %trunc_ln124_151" [src/dec.c:124]   --->   Operation 2117 'xor' 'xor_ln124_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1612)   --->   "%xor_ln124_1251 = xor i4 %xor_ln124_1245, i4 %or_ln124_259" [src/dec.c:124]   --->   Operation 2118 'xor' 'xor_ln124_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1611)   --->   "%xor_ln124_1252 = xor i5 %xor_ln124_1232, i5 %trunc_ln124_150" [src/dec.c:124]   --->   Operation 2119 'xor' 'xor_ln124_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1611)   --->   "%xor_ln124_1253 = xor i5 %xor_ln124_1244, i5 %or_ln124_258" [src/dec.c:124]   --->   Operation 2120 'xor' 'xor_ln124_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1610)   --->   "%xor_ln124_1254 = xor i6 %xor_ln124_1231, i6 %trunc_ln124_149" [src/dec.c:124]   --->   Operation 2121 'xor' 'xor_ln124_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1610)   --->   "%xor_ln124_1255 = xor i6 %xor_ln124_1243, i6 %or_ln124_257" [src/dec.c:124]   --->   Operation 2122 'xor' 'xor_ln124_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1609)   --->   "%xor_ln124_1256 = xor i7 %xor_ln124_1230, i7 %trunc_ln124_148" [src/dec.c:124]   --->   Operation 2123 'xor' 'xor_ln124_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1609)   --->   "%xor_ln124_1257 = xor i7 %xor_ln124_1242, i7 %or_ln124_256" [src/dec.c:124]   --->   Operation 2124 'xor' 'xor_ln124_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_70 = xor i8 %xor_ln124_1247, i8 %xor_ln124_1235" [src/dec.c:124]   --->   Operation 2125 'xor' 'xor_ln124_70' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_71)   --->   "%xor_ln124_1258 = xor i8 %x_assign_49, i8 %or_ln134_34" [src/dec.c:124]   --->   Operation 2126 'xor' 'xor_ln124_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1638)   --->   "%trunc_ln124_153 = trunc i8 %z_35" [src/dec.c:124]   --->   Operation 2127 'trunc' 'trunc_ln124_153' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1638)   --->   "%xor_ln124_1259 = xor i7 %or_ln124_245, i7 %or_ln124_255" [src/dec.c:124]   --->   Operation 2128 'xor' 'xor_ln124_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1639)   --->   "%trunc_ln124_154 = trunc i8 %z_35" [src/dec.c:124]   --->   Operation 2129 'trunc' 'trunc_ln124_154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1639)   --->   "%xor_ln124_1260 = xor i6 %or_ln124_246, i6 %or_ln124_254" [src/dec.c:124]   --->   Operation 2130 'xor' 'xor_ln124_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1640)   --->   "%trunc_ln124_155 = trunc i8 %z_35" [src/dec.c:124]   --->   Operation 2131 'trunc' 'trunc_ln124_155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1640)   --->   "%xor_ln124_1261 = xor i5 %or_ln124_247, i5 %or_ln124_253" [src/dec.c:124]   --->   Operation 2132 'xor' 'xor_ln124_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1641)   --->   "%trunc_ln124_156 = trunc i8 %z_35" [src/dec.c:124]   --->   Operation 2133 'trunc' 'trunc_ln124_156' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1641)   --->   "%xor_ln124_1262 = xor i4 %or_ln124_248, i4 %or_ln124_252" [src/dec.c:124]   --->   Operation 2134 'xor' 'xor_ln124_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_71)   --->   "%xor_ln124_1263 = xor i8 %xor_ln124_1258, i8 %z_35" [src/dec.c:124]   --->   Operation 2135 'xor' 'xor_ln124_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_71)   --->   "%xor_ln124_1268 = xor i8 %x_assign_51, i8 %xor_ln124_47" [src/dec.c:124]   --->   Operation 2136 'xor' 'xor_ln124_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1638)   --->   "%xor_ln124_1269 = xor i7 %or_ln124_244, i7 %xor_ln124_1267" [src/dec.c:124]   --->   Operation 2137 'xor' 'xor_ln124_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1639)   --->   "%xor_ln124_1270 = xor i6 %or_ln124_243, i6 %xor_ln124_1266" [src/dec.c:124]   --->   Operation 2138 'xor' 'xor_ln124_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1640)   --->   "%xor_ln124_1271 = xor i5 %or_ln124_242, i5 %xor_ln124_1265" [src/dec.c:124]   --->   Operation 2139 'xor' 'xor_ln124_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1641)   --->   "%xor_ln124_1272 = xor i4 %or_ln124_241, i4 %xor_ln124_1264" [src/dec.c:124]   --->   Operation 2140 'xor' 'xor_ln124_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_71)   --->   "%xor_ln124_1273 = xor i8 %xor_ln124_1268, i8 %or_ln134_33" [src/dec.c:124]   --->   Operation 2141 'xor' 'xor_ln124_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1641)   --->   "%xor_ln124_1274 = xor i4 %xor_ln124_1262, i4 %trunc_ln124_156" [src/dec.c:124]   --->   Operation 2142 'xor' 'xor_ln124_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1641)   --->   "%xor_ln124_1275 = xor i4 %xor_ln124_1272, i4 %or_ln124_259" [src/dec.c:124]   --->   Operation 2143 'xor' 'xor_ln124_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1640)   --->   "%xor_ln124_1276 = xor i5 %xor_ln124_1261, i5 %trunc_ln124_155" [src/dec.c:124]   --->   Operation 2144 'xor' 'xor_ln124_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1640)   --->   "%xor_ln124_1277 = xor i5 %xor_ln124_1271, i5 %or_ln124_258" [src/dec.c:124]   --->   Operation 2145 'xor' 'xor_ln124_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1639)   --->   "%xor_ln124_1278 = xor i6 %xor_ln124_1260, i6 %trunc_ln124_154" [src/dec.c:124]   --->   Operation 2146 'xor' 'xor_ln124_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1639)   --->   "%xor_ln124_1279 = xor i6 %xor_ln124_1270, i6 %or_ln124_257" [src/dec.c:124]   --->   Operation 2147 'xor' 'xor_ln124_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1638)   --->   "%xor_ln124_1280 = xor i7 %xor_ln124_1259, i7 %trunc_ln124_153" [src/dec.c:124]   --->   Operation 2148 'xor' 'xor_ln124_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1638)   --->   "%xor_ln124_1281 = xor i7 %xor_ln124_1269, i7 %or_ln124_256" [src/dec.c:124]   --->   Operation 2149 'xor' 'xor_ln124_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2150 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_71 = xor i8 %xor_ln124_1273, i8 %xor_ln124_1263" [src/dec.c:124]   --->   Operation 2150 'xor' 'xor_ln124_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2151 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1546 = xor i1 %xor_ln124_1194, i1 %xor_ln124_1193" [src/dec.c:124]   --->   Operation 2151 'xor' 'xor_ln124_1546' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2152 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1548 = xor i2 %xor_ln124_1192, i2 %xor_ln124_1191" [src/dec.c:124]   --->   Operation 2152 'xor' 'xor_ln124_1548' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2153 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1550 = xor i3 %xor_ln124_1190, i3 %xor_ln124_1189" [src/dec.c:124]   --->   Operation 2153 'xor' 'xor_ln124_1550' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2154 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1552 = xor i4 %xor_ln124_1188, i4 %xor_ln124_1187" [src/dec.c:124]   --->   Operation 2154 'xor' 'xor_ln124_1552' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2155 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1554 = xor i5 %xor_ln124_1186, i5 %xor_ln124_1185" [src/dec.c:124]   --->   Operation 2155 'xor' 'xor_ln124_1554' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2156 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1556 = xor i6 %xor_ln124_1184, i6 %xor_ln124_1183" [src/dec.c:124]   --->   Operation 2156 'xor' 'xor_ln124_1556' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2157 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1558 = xor i7 %xor_ln124_1182, i7 %xor_ln124_1181" [src/dec.c:124]   --->   Operation 2157 'xor' 'xor_ln124_1558' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2158 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1575 = xor i7 %xor_ln124_1228, i7 %xor_ln124_1227" [src/dec.c:124]   --->   Operation 2158 'xor' 'xor_ln124_1575' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2159 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1576 = xor i6 %xor_ln124_1226, i6 %xor_ln124_1225" [src/dec.c:124]   --->   Operation 2159 'xor' 'xor_ln124_1576' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2160 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1577 = xor i5 %xor_ln124_1224, i5 %xor_ln124_1223" [src/dec.c:124]   --->   Operation 2160 'xor' 'xor_ln124_1577' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2161 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1578 = xor i4 %xor_ln124_1222, i4 %xor_ln124_1221" [src/dec.c:124]   --->   Operation 2161 'xor' 'xor_ln124_1578' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2162 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1579 = xor i3 %xor_ln124_1220, i3 %xor_ln124_1219" [src/dec.c:124]   --->   Operation 2162 'xor' 'xor_ln124_1579' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2163 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1580 = xor i2 %xor_ln124_1218, i2 %xor_ln124_1217" [src/dec.c:124]   --->   Operation 2163 'xor' 'xor_ln124_1580' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2164 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1609 = xor i7 %xor_ln124_1257, i7 %xor_ln124_1256" [src/dec.c:124]   --->   Operation 2164 'xor' 'xor_ln124_1609' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2165 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1610 = xor i6 %xor_ln124_1255, i6 %xor_ln124_1254" [src/dec.c:124]   --->   Operation 2165 'xor' 'xor_ln124_1610' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2166 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1611 = xor i5 %xor_ln124_1253, i5 %xor_ln124_1252" [src/dec.c:124]   --->   Operation 2166 'xor' 'xor_ln124_1611' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2167 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1612 = xor i4 %xor_ln124_1251, i4 %xor_ln124_1250" [src/dec.c:124]   --->   Operation 2167 'xor' 'xor_ln124_1612' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2168 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1613 = xor i3 %xor_ln124_1249, i3 %xor_ln124_1248" [src/dec.c:124]   --->   Operation 2168 'xor' 'xor_ln124_1613' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2169 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1638 = xor i7 %xor_ln124_1281, i7 %xor_ln124_1280" [src/dec.c:124]   --->   Operation 2169 'xor' 'xor_ln124_1638' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2170 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1639 = xor i6 %xor_ln124_1279, i6 %xor_ln124_1278" [src/dec.c:124]   --->   Operation 2170 'xor' 'xor_ln124_1639' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2171 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1640 = xor i5 %xor_ln124_1277, i5 %xor_ln124_1276" [src/dec.c:124]   --->   Operation 2171 'xor' 'xor_ln124_1640' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2172 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1641 = xor i4 %xor_ln124_1275, i4 %xor_ln124_1274" [src/dec.c:124]   --->   Operation 2172 'xor' 'xor_ln124_1641' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.99>
ST_26 : Operation 2173 [1/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s1_addr_14" [src/dec.c:173->src/dec.c:195]   --->   Operation 2173 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2174 [1/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s1_addr_15" [src/dec.c:175->src/dec.c:195]   --->   Operation 2174 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%trunc_ln134_295 = trunc i8 %select_ln131_70" [src/dec.c:134]   --->   Operation 2175 'trunc' 'trunc_ln134_295' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%trunc_ln134_296 = trunc i8 %select_ln131_70" [src/dec.c:134]   --->   Operation 2176 'trunc' 'trunc_ln134_296' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2177 [1/1] (0.00ns)   --->   "%or_ln134_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_294, i1 %tmp_141" [src/dec.c:134]   --->   Operation 2177 'bitconcatenate' 'or_ln134_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_30, i32 7" [src/dec.c:131]   --->   Operation 2178 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%xor_ln132_71 = xor i8 %z_30, i8 14" [src/dec.c:132]   --->   Operation 2179 'xor' 'xor_ln132_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_71 = select i1 %tmp_142, i8 %xor_ln132_71, i8 %z_30" [src/dec.c:131]   --->   Operation 2180 'select' 'select_ln131_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln134_298 = trunc i8 %select_ln131_71" [src/dec.c:134]   --->   Operation 2181 'trunc' 'trunc_ln134_298' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2182 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7" [src/dec.c:134]   --->   Operation 2182 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%trunc_ln134_299 = trunc i8 %select_ln131_71" [src/dec.c:134]   --->   Operation 2183 'trunc' 'trunc_ln134_299' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln134_300 = trunc i8 %select_ln131_71" [src/dec.c:134]   --->   Operation 2184 'trunc' 'trunc_ln134_300' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln134_301 = trunc i8 %select_ln131_71" [src/dec.c:134]   --->   Operation 2185 'trunc' 'trunc_ln134_301' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2186 [1/1] (0.00ns)   --->   "%x_assign_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_298, i1 %tmp_143" [src/dec.c:134]   --->   Operation 2186 'bitconcatenate' 'x_assign_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%trunc_ln134_303 = trunc i8 %select_ln131_72" [src/dec.c:134]   --->   Operation 2187 'trunc' 'trunc_ln134_303' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%trunc_ln134_308 = trunc i8 %select_ln131_74" [src/dec.c:134]   --->   Operation 2188 'trunc' 'trunc_ln134_308' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%trunc_ln134_309 = trunc i8 %select_ln131_74" [src/dec.c:134]   --->   Operation 2189 'trunc' 'trunc_ln134_309' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2190 [1/1] (0.00ns)   --->   "%or_ln134_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_307, i1 %tmp_149" [src/dec.c:134]   --->   Operation 2190 'bitconcatenate' 'or_ln134_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_75)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_28, i32 7" [src/dec.c:131]   --->   Operation 2191 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_75)   --->   "%xor_ln132_75 = xor i8 %z_28, i8 14" [src/dec.c:132]   --->   Operation 2192 'xor' 'xor_ln132_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_75 = select i1 %tmp_150, i8 %xor_ln132_75, i8 %z_28" [src/dec.c:131]   --->   Operation 2193 'select' 'select_ln131_75' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2194 [1/1] (0.00ns)   --->   "%trunc_ln134_311 = trunc i8 %select_ln131_75" [src/dec.c:134]   --->   Operation 2194 'trunc' 'trunc_ln134_311' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 7" [src/dec.c:134]   --->   Operation 2195 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln134_312 = trunc i8 %select_ln131_75" [src/dec.c:134]   --->   Operation 2196 'trunc' 'trunc_ln134_312' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2197 [1/1] (0.00ns)   --->   "%x_assign_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_311, i1 %tmp_151" [src/dec.c:134]   --->   Operation 2197 'bitconcatenate' 'x_assign_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_76)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 6" [src/dec.c:131]   --->   Operation 2198 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_76)   --->   "%xor_ln132_76 = xor i8 %x_assign_45, i8 14" [src/dec.c:132]   --->   Operation 2199 'xor' 'xor_ln132_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2200 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_76 = select i1 %tmp_152, i8 %xor_ln132_76, i8 %x_assign_45" [src/dec.c:131]   --->   Operation 2200 'select' 'select_ln131_76' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln134_313 = trunc i8 %select_ln131_76" [src/dec.c:134]   --->   Operation 2201 'trunc' 'trunc_ln134_313' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_76, i32 7" [src/dec.c:134]   --->   Operation 2202 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2203 [1/1] (0.00ns)   --->   "%x_assign_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_313, i1 %tmp_153" [src/dec.c:134]   --->   Operation 2203 'bitconcatenate' 'x_assign_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_77)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_76, i32 6" [src/dec.c:131]   --->   Operation 2204 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_77)   --->   "%xor_ln132_77 = xor i8 %x_assign_46, i8 14" [src/dec.c:132]   --->   Operation 2205 'xor' 'xor_ln132_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2206 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_77 = select i1 %tmp_154, i8 %xor_ln132_77, i8 %x_assign_46" [src/dec.c:131]   --->   Operation 2206 'select' 'select_ln131_77' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln134_314 = trunc i8 %select_ln131_77" [src/dec.c:134]   --->   Operation 2207 'trunc' 'trunc_ln134_314' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_77, i32 7" [src/dec.c:134]   --->   Operation 2208 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2209 [1/1] (0.00ns)   --->   "%trunc_ln134_315 = trunc i8 %select_ln131_77" [src/dec.c:134]   --->   Operation 2209 'trunc' 'trunc_ln134_315' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_78)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 6" [src/dec.c:131]   --->   Operation 2210 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_78)   --->   "%xor_ln132_78 = xor i8 %x_assign_42, i8 14" [src/dec.c:132]   --->   Operation 2211 'xor' 'xor_ln132_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2212 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_78 = select i1 %tmp_156, i8 %xor_ln132_78, i8 %x_assign_42" [src/dec.c:131]   --->   Operation 2212 'select' 'select_ln131_78' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2213 [1/1] (0.00ns)   --->   "%trunc_ln134_317 = trunc i8 %select_ln131_78" [src/dec.c:134]   --->   Operation 2213 'trunc' 'trunc_ln134_317' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_78, i32 7" [src/dec.c:134]   --->   Operation 2214 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2215 [1/1] (0.00ns)   --->   "%x_assign_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_317, i1 %tmp_157" [src/dec.c:134]   --->   Operation 2215 'bitconcatenate' 'x_assign_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_79)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_78, i32 6" [src/dec.c:131]   --->   Operation 2216 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_79)   --->   "%xor_ln132_79 = xor i8 %x_assign_47, i8 14" [src/dec.c:132]   --->   Operation 2217 'xor' 'xor_ln132_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2218 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_79 = select i1 %tmp_158, i8 %xor_ln132_79, i8 %x_assign_47" [src/dec.c:131]   --->   Operation 2218 'select' 'select_ln131_79' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln134_318 = trunc i8 %select_ln131_79" [src/dec.c:134]   --->   Operation 2219 'trunc' 'trunc_ln134_318' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_79, i32 7" [src/dec.c:134]   --->   Operation 2220 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln134_319 = trunc i8 %select_ln131_79" [src/dec.c:134]   --->   Operation 2221 'trunc' 'trunc_ln134_319' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2222 [1/1] (0.00ns)   --->   "%or_ln124_197 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_297, i1 %tmp_141" [src/dec.c:124]   --->   Operation 2222 'bitconcatenate' 'or_ln124_197' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2223 [1/1] (0.00ns)   --->   "%or_ln124_198 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_305, i1 %tmp_145" [src/dec.c:124]   --->   Operation 2223 'bitconcatenate' 'or_ln124_198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%or_ln124_199 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_296, i1 %tmp_141" [src/dec.c:124]   --->   Operation 2224 'bitconcatenate' 'or_ln124_199' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2225 [1/1] (0.00ns)   --->   "%or_ln124_200 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_304, i1 %tmp_145" [src/dec.c:124]   --->   Operation 2225 'bitconcatenate' 'or_ln124_200' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%or_ln124_201 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_295, i1 %tmp_141" [src/dec.c:124]   --->   Operation 2226 'bitconcatenate' 'or_ln124_201' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%or_ln124_202 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_303, i1 %tmp_145" [src/dec.c:124]   --->   Operation 2227 'bitconcatenate' 'or_ln124_202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_1105 = xor i8 %x_assign_43, i8 %or_ln134_27" [src/dec.c:124]   --->   Operation 2228 'xor' 'xor_ln124_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%trunc_ln124_128 = trunc i8 %z_28" [src/dec.c:124]   --->   Operation 2229 'trunc' 'trunc_ln124_128' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%xor_ln124_1106 = xor i5 %or_ln124_202, i5 %or_ln124_201" [src/dec.c:124]   --->   Operation 2230 'xor' 'xor_ln124_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%trunc_ln124_129 = trunc i8 %z_28" [src/dec.c:124]   --->   Operation 2231 'trunc' 'trunc_ln124_129' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%xor_ln124_1107 = xor i6 %or_ln124_200, i6 %or_ln124_199" [src/dec.c:124]   --->   Operation 2232 'xor' 'xor_ln124_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1383)   --->   "%trunc_ln124_130 = trunc i8 %z_28" [src/dec.c:124]   --->   Operation 2233 'trunc' 'trunc_ln124_130' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1383)   --->   "%xor_ln124_1108 = xor i7 %or_ln124_198, i7 %or_ln124_197" [src/dec.c:124]   --->   Operation 2234 'xor' 'xor_ln124_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_1109 = xor i8 %xor_ln124_1105, i8 %z_28" [src/dec.c:124]   --->   Operation 2235 'xor' 'xor_ln124_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2236 [1/1] (0.00ns)   --->   "%or_ln124_203 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_310, i1 %tmp_149" [src/dec.c:124]   --->   Operation 2236 'bitconcatenate' 'or_ln124_203' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2237 [1/1] (0.00ns)   --->   "%or_ln124_204 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_301, i1 %tmp_143" [src/dec.c:124]   --->   Operation 2237 'bitconcatenate' 'or_ln124_204' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%or_ln124_205 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_309, i1 %tmp_149" [src/dec.c:124]   --->   Operation 2238 'bitconcatenate' 'or_ln124_205' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2239 [1/1] (0.00ns)   --->   "%or_ln124_206 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_300, i1 %tmp_143" [src/dec.c:124]   --->   Operation 2239 'bitconcatenate' 'or_ln124_206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%or_ln124_207 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_308, i1 %tmp_149" [src/dec.c:124]   --->   Operation 2240 'bitconcatenate' 'or_ln124_207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%or_ln124_208 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_299, i1 %tmp_143" [src/dec.c:124]   --->   Operation 2241 'bitconcatenate' 'or_ln124_208' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_1110 = xor i8 %x_assign_42, i8 %or_ln134_28" [src/dec.c:124]   --->   Operation 2242 'xor' 'xor_ln124_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%xor_ln124_1112 = xor i5 %or_ln124_208, i5 %or_ln124_207" [src/dec.c:124]   --->   Operation 2243 'xor' 'xor_ln124_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%xor_ln124_1114 = xor i6 %or_ln124_206, i6 %or_ln124_205" [src/dec.c:124]   --->   Operation 2244 'xor' 'xor_ln124_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1383)   --->   "%xor_ln124_1116 = xor i7 %or_ln124_204, i7 %or_ln124_203" [src/dec.c:124]   --->   Operation 2245 'xor' 'xor_ln124_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_60)   --->   "%xor_ln124_1117 = xor i8 %xor_ln124_1110, i8 %xor_ln124_20" [src/dec.c:124]   --->   Operation 2246 'xor' 'xor_ln124_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1383)   --->   "%xor_ln124_1118 = xor i7 %xor_ln124_1108, i7 %trunc_ln124_130" [src/dec.c:124]   --->   Operation 2247 'xor' 'xor_ln124_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1383)   --->   "%xor_ln124_1119 = xor i7 %xor_ln124_1116, i7 %xor_ln124_1115" [src/dec.c:124]   --->   Operation 2248 'xor' 'xor_ln124_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%xor_ln124_1120 = xor i6 %xor_ln124_1107, i6 %trunc_ln124_129" [src/dec.c:124]   --->   Operation 2249 'xor' 'xor_ln124_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1381)   --->   "%xor_ln124_1121 = xor i6 %xor_ln124_1114, i6 %xor_ln124_1113" [src/dec.c:124]   --->   Operation 2250 'xor' 'xor_ln124_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%xor_ln124_1122 = xor i5 %xor_ln124_1106, i5 %trunc_ln124_128" [src/dec.c:124]   --->   Operation 2251 'xor' 'xor_ln124_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1379)   --->   "%xor_ln124_1123 = xor i5 %xor_ln124_1112, i5 %xor_ln124_1111" [src/dec.c:124]   --->   Operation 2252 'xor' 'xor_ln124_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2253 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_60 = xor i8 %xor_ln124_1117, i8 %xor_ln124_1109" [src/dec.c:124]   --->   Operation 2253 'xor' 'xor_ln124_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_62)   --->   "%xor_ln124_1139 = xor i8 %xor_ln124_22, i8 %or_ln134_27" [src/dec.c:124]   --->   Operation 2254 'xor' 'xor_ln124_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1409)   --->   "%trunc_ln124_133 = trunc i8 %z_30" [src/dec.c:124]   --->   Operation 2255 'trunc' 'trunc_ln124_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1409)   --->   "%xor_ln124_1140 = xor i7 %xor_ln124_1138, i7 %or_ln124_197" [src/dec.c:124]   --->   Operation 2256 'xor' 'xor_ln124_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_62)   --->   "%xor_ln124_1141 = xor i8 %xor_ln124_1139, i8 %z_30" [src/dec.c:124]   --->   Operation 2257 'xor' 'xor_ln124_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2258 [1/1] (0.00ns)   --->   "%or_ln124_213 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_312, i1 %tmp_151" [src/dec.c:124]   --->   Operation 2258 'bitconcatenate' 'or_ln124_213' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_62)   --->   "%xor_ln124_1142 = xor i8 %x_assign_45, i8 %or_ln134_28" [src/dec.c:124]   --->   Operation 2259 'xor' 'xor_ln124_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2260 [1/1] (0.00ns)   --->   "%or_ln124_214 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_292, i1 %tmp_137" [src/dec.c:124]   --->   Operation 2260 'bitconcatenate' 'or_ln124_214' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1409)   --->   "%xor_ln124_1143 = xor i7 %or_ln124_213, i7 %or_ln124_203" [src/dec.c:124]   --->   Operation 2261 'xor' 'xor_ln124_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_62)   --->   "%xor_ln124_1144 = xor i8 %xor_ln124_1142, i8 %x_assign_40" [src/dec.c:124]   --->   Operation 2262 'xor' 'xor_ln124_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1409)   --->   "%xor_ln124_1145 = xor i7 %xor_ln124_1140, i7 %trunc_ln124_133" [src/dec.c:124]   --->   Operation 2263 'xor' 'xor_ln124_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1409)   --->   "%xor_ln124_1146 = xor i7 %xor_ln124_1143, i7 %or_ln124_214" [src/dec.c:124]   --->   Operation 2264 'xor' 'xor_ln124_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2265 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_62 = xor i8 %xor_ln124_1144, i8 %xor_ln124_1141" [src/dec.c:124]   --->   Operation 2265 'xor' 'xor_ln124_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2266 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1379 = xor i5 %xor_ln124_1123, i5 %xor_ln124_1122" [src/dec.c:124]   --->   Operation 2266 'xor' 'xor_ln124_1379' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2267 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1381 = xor i6 %xor_ln124_1121, i6 %xor_ln124_1120" [src/dec.c:124]   --->   Operation 2267 'xor' 'xor_ln124_1381' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2268 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1383 = xor i7 %xor_ln124_1119, i7 %xor_ln124_1118" [src/dec.c:124]   --->   Operation 2268 'xor' 'xor_ln124_1383' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2269 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1409 = xor i7 %xor_ln124_1146, i7 %xor_ln124_1145" [src/dec.c:124]   --->   Operation 2269 'xor' 'xor_ln124_1409' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.24>
ST_27 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%trunc_ln134_316 = trunc i8 %select_ln131_77" [src/dec.c:134]   --->   Operation 2270 'trunc' 'trunc_ln134_316' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2271 [1/1] (0.00ns)   --->   "%or_ln134_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_314, i1 %tmp_155" [src/dec.c:134]   --->   Operation 2271 'bitconcatenate' 'or_ln134_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%trunc_ln134_320 = trunc i8 %select_ln131_79" [src/dec.c:134]   --->   Operation 2272 'trunc' 'trunc_ln134_320' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2273 [1/1] (0.00ns)   --->   "%or_ln134_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_318, i1 %tmp_159" [src/dec.c:134]   --->   Operation 2273 'bitconcatenate' 'or_ln134_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2274 [1/1] (0.00ns)   --->   "%or_ln124_209 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_315, i1 %tmp_155" [src/dec.c:124]   --->   Operation 2274 'bitconcatenate' 'or_ln124_209' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%or_ln124_210 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_316, i1 %tmp_155" [src/dec.c:124]   --->   Operation 2275 'bitconcatenate' 'or_ln124_210' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_61)   --->   "%xor_ln124_1126 = xor i8 %xor_ln124_21, i8 %or_ln134_29" [src/dec.c:124]   --->   Operation 2276 'xor' 'xor_ln124_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%trunc_ln124_131 = trunc i8 %z_29" [src/dec.c:124]   --->   Operation 2277 'trunc' 'trunc_ln124_131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%xor_ln124_1127 = xor i6 %xor_ln124_1125, i6 %or_ln124_210" [src/dec.c:124]   --->   Operation 2278 'xor' 'xor_ln124_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1393)   --->   "%trunc_ln124_132 = trunc i8 %z_29" [src/dec.c:124]   --->   Operation 2279 'trunc' 'trunc_ln124_132' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1393)   --->   "%xor_ln124_1128 = xor i7 %xor_ln124_1124, i7 %or_ln124_209" [src/dec.c:124]   --->   Operation 2280 'xor' 'xor_ln124_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_61)   --->   "%xor_ln124_1129 = xor i8 %xor_ln124_1126, i8 %z_29" [src/dec.c:124]   --->   Operation 2281 'xor' 'xor_ln124_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2282 [1/1] (0.00ns)   --->   "%or_ln124_211 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_319, i1 %tmp_159" [src/dec.c:124]   --->   Operation 2282 'bitconcatenate' 'or_ln124_211' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%or_ln124_212 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_320, i1 %tmp_159" [src/dec.c:124]   --->   Operation 2283 'bitconcatenate' 'or_ln124_212' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_61)   --->   "%xor_ln124_1130 = xor i8 %x_assign_42, i8 %or_ln134_30" [src/dec.c:124]   --->   Operation 2284 'xor' 'xor_ln124_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%xor_ln124_1131 = xor i6 %or_ln124_206, i6 %or_ln124_212" [src/dec.c:124]   --->   Operation 2285 'xor' 'xor_ln124_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1393)   --->   "%xor_ln124_1132 = xor i7 %or_ln124_204, i7 %or_ln124_211" [src/dec.c:124]   --->   Operation 2286 'xor' 'xor_ln124_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_61)   --->   "%xor_ln124_1133 = xor i8 %xor_ln124_1130, i8 %x_assign_43" [src/dec.c:124]   --->   Operation 2287 'xor' 'xor_ln124_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1393)   --->   "%xor_ln124_1134 = xor i7 %xor_ln124_1128, i7 %trunc_ln124_132" [src/dec.c:124]   --->   Operation 2288 'xor' 'xor_ln124_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1393)   --->   "%xor_ln124_1135 = xor i7 %xor_ln124_1132, i7 %or_ln124_198" [src/dec.c:124]   --->   Operation 2289 'xor' 'xor_ln124_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%xor_ln124_1136 = xor i6 %xor_ln124_1127, i6 %trunc_ln124_131" [src/dec.c:124]   --->   Operation 2290 'xor' 'xor_ln124_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1392)   --->   "%xor_ln124_1137 = xor i6 %xor_ln124_1131, i6 %or_ln124_200" [src/dec.c:124]   --->   Operation 2291 'xor' 'xor_ln124_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2292 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_61 = xor i8 %xor_ln124_1133, i8 %xor_ln124_1129" [src/dec.c:124]   --->   Operation 2292 'xor' 'xor_ln124_61' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_63)   --->   "%xor_ln124_1148 = xor i8 %or_ln134_29, i8 %xor_ln124_23" [src/dec.c:124]   --->   Operation 2293 'xor' 'xor_ln124_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1418)   --->   "%trunc_ln124_134 = trunc i8 %z_31" [src/dec.c:124]   --->   Operation 2294 'trunc' 'trunc_ln124_134' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1418)   --->   "%xor_ln124_1149 = xor i7 %or_ln124_209, i7 %xor_ln124_1147" [src/dec.c:124]   --->   Operation 2295 'xor' 'xor_ln124_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_63)   --->   "%xor_ln124_1150 = xor i8 %xor_ln124_1148, i8 %z_31" [src/dec.c:124]   --->   Operation 2296 'xor' 'xor_ln124_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_63)   --->   "%xor_ln124_1151 = xor i8 %x_assign_40, i8 %or_ln134_30" [src/dec.c:124]   --->   Operation 2297 'xor' 'xor_ln124_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1418)   --->   "%xor_ln124_1152 = xor i7 %or_ln124_214, i7 %or_ln124_211" [src/dec.c:124]   --->   Operation 2298 'xor' 'xor_ln124_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_63)   --->   "%xor_ln124_1153 = xor i8 %xor_ln124_1151, i8 %x_assign_45" [src/dec.c:124]   --->   Operation 2299 'xor' 'xor_ln124_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1418)   --->   "%xor_ln124_1154 = xor i7 %xor_ln124_1149, i7 %trunc_ln124_134" [src/dec.c:124]   --->   Operation 2300 'xor' 'xor_ln124_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1418)   --->   "%xor_ln124_1155 = xor i7 %xor_ln124_1152, i7 %or_ln124_213" [src/dec.c:124]   --->   Operation 2301 'xor' 'xor_ln124_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2302 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_63 = xor i8 %xor_ln124_1153, i8 %xor_ln124_1150" [src/dec.c:124]   --->   Operation 2302 'xor' 'xor_ln124_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2303 [1/1] (0.99ns)   --->   "%xor_ln124_72 = xor i8 %xor_ln124_60, i8 62" [src/dec.c:124]   --->   Operation 2303 'xor' 'xor_ln124_72' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2304 [1/1] (0.99ns)   --->   "%xor_ln124_74 = xor i8 %xor_ln124_62, i8 54" [src/dec.c:124]   --->   Operation 2304 'xor' 'xor_ln124_74' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i8 %xor_ln124_72" [src/dec.c:173->src/dec.c:195]   --->   Operation 2305 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2306 [1/1] (0.00ns)   --->   "%clefia_s1_addr_18 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_4" [src/dec.c:173->src/dec.c:195]   --->   Operation 2306 'getelementptr' 'clefia_s1_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2307 [2/2] (3.25ns)   --->   "%z_36 = load i8 %clefia_s1_addr_18" [src/dec.c:173->src/dec.c:195]   --->   Operation 2307 'load' 'z_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln175_4 = zext i8 %xor_ln124_74" [src/dec.c:175->src/dec.c:195]   --->   Operation 2308 'zext' 'zext_ln175_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2309 [1/1] (0.00ns)   --->   "%clefia_s1_addr_19 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_4" [src/dec.c:175->src/dec.c:195]   --->   Operation 2309 'getelementptr' 'clefia_s1_addr_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2310 [2/2] (3.25ns)   --->   "%z_38 = load i8 %clefia_s1_addr_19" [src/dec.c:175->src/dec.c:195]   --->   Operation 2310 'load' 'z_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 2311 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1392 = xor i6 %xor_ln124_1137, i6 %xor_ln124_1136" [src/dec.c:124]   --->   Operation 2311 'xor' 'xor_ln124_1392' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2312 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1393 = xor i7 %xor_ln124_1135, i7 %xor_ln124_1134" [src/dec.c:124]   --->   Operation 2312 'xor' 'xor_ln124_1393' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2313 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1418 = xor i7 %xor_ln124_1155, i7 %xor_ln124_1154" [src/dec.c:124]   --->   Operation 2313 'xor' 'xor_ln124_1418' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.99>
ST_28 : Operation 2314 [1/1] (0.99ns)   --->   "%xor_ln124_73 = xor i8 %xor_ln124_61, i8 246" [src/dec.c:124]   --->   Operation 2314 'xor' 'xor_ln124_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2315 [1/1] (0.99ns)   --->   "%xor_ln124_75 = xor i8 %xor_ln124_63, i8 229" [src/dec.c:124]   --->   Operation 2315 'xor' 'xor_ln124_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2316 [1/2] (3.25ns)   --->   "%z_36 = load i8 %clefia_s1_addr_18" [src/dec.c:173->src/dec.c:195]   --->   Operation 2316 'load' 'z_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i8 %xor_ln124_73" [src/dec.c:174->src/dec.c:195]   --->   Operation 2317 'zext' 'zext_ln174_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2318 [1/1] (0.00ns)   --->   "%clefia_s0_addr_18 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_4" [src/dec.c:174->src/dec.c:195]   --->   Operation 2318 'getelementptr' 'clefia_s0_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2319 [2/2] (3.25ns)   --->   "%z_37 = load i8 %clefia_s0_addr_18" [src/dec.c:174->src/dec.c:195]   --->   Operation 2319 'load' 'z_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2320 [1/2] (3.25ns)   --->   "%z_38 = load i8 %clefia_s1_addr_19" [src/dec.c:175->src/dec.c:195]   --->   Operation 2320 'load' 'z_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln176_4 = zext i8 %xor_ln124_75" [src/dec.c:176->src/dec.c:195]   --->   Operation 2321 'zext' 'zext_ln176_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2322 [1/1] (0.00ns)   --->   "%clefia_s0_addr_19 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_4" [src/dec.c:176->src/dec.c:195]   --->   Operation 2322 'getelementptr' 'clefia_s0_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2323 [2/2] (3.25ns)   --->   "%z_39 = load i8 %clefia_s0_addr_19" [src/dec.c:176->src/dec.c:195]   --->   Operation 2323 'load' 'z_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_91)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_38, i32 7" [src/dec.c:131]   --->   Operation 2324 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_91)   --->   "%xor_ln132_91 = xor i8 %z_38, i8 14" [src/dec.c:132]   --->   Operation 2325 'xor' 'xor_ln132_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2326 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_91 = select i1 %tmp_182, i8 %xor_ln132_91, i8 %z_38" [src/dec.c:131]   --->   Operation 2326 'select' 'select_ln131_91' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln134_387 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2327 'trunc' 'trunc_ln134_387' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_91, i32 7" [src/dec.c:134]   --->   Operation 2328 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2329 [1/1] (0.00ns)   --->   "%trunc_ln134_390 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2329 'trunc' 'trunc_ln134_390' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2330 [1/1] (0.00ns)   --->   "%trunc_ln134_391 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2330 'trunc' 'trunc_ln134_391' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln134_392 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2331 'trunc' 'trunc_ln134_392' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2332 [1/1] (0.00ns)   --->   "%trunc_ln134_393 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2332 'trunc' 'trunc_ln134_393' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2333 [1/1] (0.00ns)   --->   "%x_assign_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_387, i1 %tmp_183" [src/dec.c:134]   --->   Operation 2333 'bitconcatenate' 'x_assign_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_95)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_36, i32 7" [src/dec.c:131]   --->   Operation 2334 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_95)   --->   "%xor_ln132_95 = xor i8 %z_36, i8 14" [src/dec.c:132]   --->   Operation 2335 'xor' 'xor_ln132_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2336 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_95 = select i1 %tmp_190, i8 %xor_ln132_95, i8 %z_36" [src/dec.c:131]   --->   Operation 2336 'select' 'select_ln131_95' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2337 [1/1] (0.00ns)   --->   "%trunc_ln134_409 = trunc i8 %select_ln131_95" [src/dec.c:134]   --->   Operation 2337 'trunc' 'trunc_ln134_409' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_95, i32 7" [src/dec.c:134]   --->   Operation 2338 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2339 [1/1] (0.00ns)   --->   "%x_assign_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_409, i1 %tmp_191" [src/dec.c:134]   --->   Operation 2339 'bitconcatenate' 'x_assign_57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_96)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_95, i32 6" [src/dec.c:131]   --->   Operation 2340 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_96)   --->   "%xor_ln132_96 = xor i8 %x_assign_57, i8 14" [src/dec.c:132]   --->   Operation 2341 'xor' 'xor_ln132_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2342 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_96 = select i1 %tmp_192, i8 %xor_ln132_96, i8 %x_assign_57" [src/dec.c:131]   --->   Operation 2342 'select' 'select_ln131_96' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln134_413 = trunc i8 %select_ln131_96" [src/dec.c:134]   --->   Operation 2343 'trunc' 'trunc_ln134_413' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_96, i32 7" [src/dec.c:134]   --->   Operation 2344 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2345 [1/1] (0.00ns)   --->   "%x_assign_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_413, i1 %tmp_193" [src/dec.c:134]   --->   Operation 2345 'bitconcatenate' 'x_assign_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_97)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_96, i32 6" [src/dec.c:131]   --->   Operation 2346 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_97)   --->   "%xor_ln132_97 = xor i8 %x_assign_58, i8 14" [src/dec.c:132]   --->   Operation 2347 'xor' 'xor_ln132_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2348 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_97 = select i1 %tmp_194, i8 %xor_ln132_97, i8 %x_assign_58" [src/dec.c:131]   --->   Operation 2348 'select' 'select_ln131_97' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2349 [1/1] (0.00ns)   --->   "%trunc_ln134_414 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2349 'trunc' 'trunc_ln134_414' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2350 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_97, i32 7" [src/dec.c:134]   --->   Operation 2350 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_98)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_91, i32 6" [src/dec.c:131]   --->   Operation 2351 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_98)   --->   "%xor_ln132_98 = xor i8 %x_assign_54, i8 14" [src/dec.c:132]   --->   Operation 2352 'xor' 'xor_ln132_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_98 = select i1 %tmp_196, i8 %xor_ln132_98, i8 %x_assign_54" [src/dec.c:131]   --->   Operation 2353 'select' 'select_ln131_98' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln134_420 = trunc i8 %select_ln131_98" [src/dec.c:134]   --->   Operation 2354 'trunc' 'trunc_ln134_420' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_98, i32 7" [src/dec.c:134]   --->   Operation 2355 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2356 [1/1] (0.00ns)   --->   "%x_assign_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_420, i1 %tmp_197" [src/dec.c:134]   --->   Operation 2356 'bitconcatenate' 'x_assign_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_99)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_98, i32 6" [src/dec.c:131]   --->   Operation 2357 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_99)   --->   "%xor_ln132_99 = xor i8 %x_assign_59, i8 14" [src/dec.c:132]   --->   Operation 2358 'xor' 'xor_ln132_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2359 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_99 = select i1 %tmp_198, i8 %xor_ln132_99, i8 %x_assign_59" [src/dec.c:131]   --->   Operation 2359 'select' 'select_ln131_99' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2360 [1/1] (0.00ns)   --->   "%trunc_ln134_421 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2360 'trunc' 'trunc_ln134_421' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_99, i32 7" [src/dec.c:134]   --->   Operation 2361 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.99>
ST_29 : Operation 2362 [1/2] (3.25ns)   --->   "%z_37 = load i8 %clefia_s0_addr_18" [src/dec.c:174->src/dec.c:195]   --->   Operation 2362 'load' 'z_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2363 [1/2] (3.25ns)   --->   "%z_39 = load i8 %clefia_s0_addr_19" [src/dec.c:176->src/dec.c:195]   --->   Operation 2363 'load' 'z_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_88)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_37, i32 7" [src/dec.c:131]   --->   Operation 2364 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_88)   --->   "%xor_ln132_88 = xor i8 %z_37, i8 14" [src/dec.c:132]   --->   Operation 2365 'xor' 'xor_ln132_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2366 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_88 = select i1 %tmp_176, i8 %xor_ln132_88, i8 %z_37" [src/dec.c:131]   --->   Operation 2366 'select' 'select_ln131_88' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln134_375 = trunc i8 %select_ln131_88" [src/dec.c:134]   --->   Operation 2367 'trunc' 'trunc_ln134_375' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_88, i32 7" [src/dec.c:134]   --->   Operation 2368 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%trunc_ln134_378 = trunc i8 %select_ln131_88" [src/dec.c:134]   --->   Operation 2369 'trunc' 'trunc_ln134_378' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2370 [1/1] (0.00ns)   --->   "%x_assign_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_375, i1 %tmp_177" [src/dec.c:134]   --->   Operation 2370 'bitconcatenate' 'x_assign_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_89)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_88, i32 6" [src/dec.c:131]   --->   Operation 2371 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_89)   --->   "%xor_ln132_89 = xor i8 %x_assign_52, i8 14" [src/dec.c:132]   --->   Operation 2372 'xor' 'xor_ln132_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2373 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_89 = select i1 %tmp_178, i8 %xor_ln132_89, i8 %x_assign_52" [src/dec.c:131]   --->   Operation 2373 'select' 'select_ln131_89' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2374 [1/1] (0.00ns)   --->   "%trunc_ln134_379 = trunc i8 %select_ln131_89" [src/dec.c:134]   --->   Operation 2374 'trunc' 'trunc_ln134_379' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_89, i32 7" [src/dec.c:134]   --->   Operation 2375 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2376 [1/1] (0.00ns)   --->   "%x_assign_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_379, i1 %tmp_179" [src/dec.c:134]   --->   Operation 2376 'bitconcatenate' 'x_assign_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_90)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_89, i32 6" [src/dec.c:131]   --->   Operation 2377 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_90)   --->   "%xor_ln132_90 = xor i8 %x_assign_53, i8 14" [src/dec.c:132]   --->   Operation 2378 'xor' 'xor_ln132_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2379 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_90 = select i1 %tmp_180, i8 %xor_ln132_90, i8 %x_assign_53" [src/dec.c:131]   --->   Operation 2379 'select' 'select_ln131_90' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln134_380 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2380 'trunc' 'trunc_ln134_380' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_90, i32 7" [src/dec.c:134]   --->   Operation 2381 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln134_385 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2382 'trunc' 'trunc_ln134_385' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2383 [1/1] (0.00ns)   --->   "%trunc_ln134_386 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2383 'trunc' 'trunc_ln134_386' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_92)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_39, i32 7" [src/dec.c:131]   --->   Operation 2384 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_92)   --->   "%xor_ln132_92 = xor i8 %z_39, i8 14" [src/dec.c:132]   --->   Operation 2385 'xor' 'xor_ln132_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2386 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_92 = select i1 %tmp_184, i8 %xor_ln132_92, i8 %z_39" [src/dec.c:131]   --->   Operation 2386 'select' 'select_ln131_92' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln134_394 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2387 'trunc' 'trunc_ln134_394' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_92, i32 7" [src/dec.c:134]   --->   Operation 2388 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln134_397 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2389 'trunc' 'trunc_ln134_397' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln134_398 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2390 'trunc' 'trunc_ln134_398' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln134_399 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2391 'trunc' 'trunc_ln134_399' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln134_400 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2392 'trunc' 'trunc_ln134_400' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2393 [1/1] (0.00ns)   --->   "%x_assign_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_394, i1 %tmp_185" [src/dec.c:134]   --->   Operation 2393 'bitconcatenate' 'x_assign_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_93)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_92, i32 6" [src/dec.c:131]   --->   Operation 2394 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_93)   --->   "%xor_ln132_93 = xor i8 %x_assign_55, i8 14" [src/dec.c:132]   --->   Operation 2395 'xor' 'xor_ln132_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2396 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_93 = select i1 %tmp_186, i8 %xor_ln132_93, i8 %x_assign_55" [src/dec.c:131]   --->   Operation 2396 'select' 'select_ln131_93' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln134_401 = trunc i8 %select_ln131_93" [src/dec.c:134]   --->   Operation 2397 'trunc' 'trunc_ln134_401' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_93, i32 7" [src/dec.c:134]   --->   Operation 2398 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2399 [1/1] (0.00ns)   --->   "%x_assign_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_401, i1 %tmp_187" [src/dec.c:134]   --->   Operation 2399 'bitconcatenate' 'x_assign_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_94)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_93, i32 6" [src/dec.c:131]   --->   Operation 2400 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_94)   --->   "%xor_ln132_94 = xor i8 %x_assign_56, i8 14" [src/dec.c:132]   --->   Operation 2401 'xor' 'xor_ln132_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2402 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_94 = select i1 %tmp_188, i8 %xor_ln132_94, i8 %x_assign_56" [src/dec.c:131]   --->   Operation 2402 'select' 'select_ln131_94' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln134_402 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2403 'trunc' 'trunc_ln134_402' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_94, i32 7" [src/dec.c:134]   --->   Operation 2404 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2405 [1/1] (0.00ns)   --->   "%trunc_ln134_407 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2405 'trunc' 'trunc_ln134_407' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln134_408 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2406 'trunc' 'trunc_ln134_408' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%trunc_ln134_410 = trunc i8 %select_ln131_95" [src/dec.c:134]   --->   Operation 2407 'trunc' 'trunc_ln134_410' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%trunc_ln134_415 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2408 'trunc' 'trunc_ln134_415' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%trunc_ln134_416 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2409 'trunc' 'trunc_ln134_416' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%trunc_ln134_417 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2410 'trunc' 'trunc_ln134_417' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%trunc_ln134_418 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2411 'trunc' 'trunc_ln134_418' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%trunc_ln134_419 = trunc i8 %select_ln131_97" [src/dec.c:134]   --->   Operation 2412 'trunc' 'trunc_ln134_419' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2413 [1/1] (0.00ns)   --->   "%or_ln134_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_414, i1 %tmp_195" [src/dec.c:134]   --->   Operation 2413 'bitconcatenate' 'or_ln134_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%trunc_ln134_422 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2414 'trunc' 'trunc_ln134_422' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%trunc_ln134_423 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2415 'trunc' 'trunc_ln134_423' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%trunc_ln134_424 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2416 'trunc' 'trunc_ln134_424' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%trunc_ln134_425 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2417 'trunc' 'trunc_ln134_425' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%trunc_ln134_426 = trunc i8 %select_ln131_99" [src/dec.c:134]   --->   Operation 2418 'trunc' 'trunc_ln134_426' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2419 [1/1] (0.00ns)   --->   "%or_ln134_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_421, i1 %tmp_199" [src/dec.c:134]   --->   Operation 2419 'bitconcatenate' 'or_ln134_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2420 [1/1] (0.00ns)   --->   "%or_ln124_262 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_400, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2420 'bitconcatenate' 'or_ln124_262' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2421 [1/1] (0.00ns)   --->   "%or_ln124_264 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_399, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2421 'bitconcatenate' 'or_ln124_264' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2422 [1/1] (0.00ns)   --->   "%or_ln124_266 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_398, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2422 'bitconcatenate' 'or_ln124_266' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2423 [1/1] (0.00ns)   --->   "%or_ln124_268 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_397, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2423 'bitconcatenate' 'or_ln124_268' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2424 [1/1] (0.00ns)   --->   "%or_ln124_274 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_393, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2424 'bitconcatenate' 'or_ln124_274' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2425 [1/1] (0.00ns)   --->   "%or_ln124_276 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_392, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2425 'bitconcatenate' 'or_ln124_276' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2426 [1/1] (0.00ns)   --->   "%or_ln124_278 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_391, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2426 'bitconcatenate' 'or_ln124_278' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2427 [1/1] (0.00ns)   --->   "%or_ln124_280 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_390, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2427 'bitconcatenate' 'or_ln124_280' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%or_ln124_285 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_419, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2428 'bitconcatenate' 'or_ln124_285' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%or_ln124_286 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_418, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2429 'bitconcatenate' 'or_ln124_286' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%or_ln124_287 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_417, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2430 'bitconcatenate' 'or_ln124_287' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%or_ln124_288 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_416, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2431 'bitconcatenate' 'or_ln124_288' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_77)   --->   "%xor_ln124_1321 = xor i8 %xor_ln124_37, i8 %or_ln134_37" [src/dec.c:124]   --->   Operation 2432 'xor' 'xor_ln124_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1479)   --->   "%trunc_ln124_163 = trunc i8 %z_37" [src/dec.c:124]   --->   Operation 2433 'trunc' 'trunc_ln124_163' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1479)   --->   "%xor_ln124_1322 = xor i1 %xor_ln124_1320, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2434 'xor' 'xor_ln124_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%trunc_ln124_164 = trunc i8 %z_37" [src/dec.c:124]   --->   Operation 2435 'trunc' 'trunc_ln124_164' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%xor_ln124_1323 = xor i7 %xor_ln124_1319, i7 %or_ln124_288" [src/dec.c:124]   --->   Operation 2436 'xor' 'xor_ln124_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%trunc_ln124_165 = trunc i8 %z_37" [src/dec.c:124]   --->   Operation 2437 'trunc' 'trunc_ln124_165' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%xor_ln124_1324 = xor i6 %xor_ln124_1318, i6 %or_ln124_287" [src/dec.c:124]   --->   Operation 2438 'xor' 'xor_ln124_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%trunc_ln124_166 = trunc i8 %z_37" [src/dec.c:124]   --->   Operation 2439 'trunc' 'trunc_ln124_166' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%xor_ln124_1325 = xor i5 %xor_ln124_1317, i5 %or_ln124_286" [src/dec.c:124]   --->   Operation 2440 'xor' 'xor_ln124_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%trunc_ln124_167 = trunc i8 %z_37" [src/dec.c:124]   --->   Operation 2441 'trunc' 'trunc_ln124_167' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%xor_ln124_1326 = xor i4 %xor_ln124_1316, i4 %or_ln124_285" [src/dec.c:124]   --->   Operation 2442 'xor' 'xor_ln124_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_77)   --->   "%xor_ln124_1327 = xor i8 %xor_ln124_1321, i8 %z_37" [src/dec.c:124]   --->   Operation 2443 'xor' 'xor_ln124_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%or_ln124_289 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_426, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2444 'bitconcatenate' 'or_ln124_289' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%or_ln124_290 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_425, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2445 'bitconcatenate' 'or_ln124_290' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%or_ln124_291 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_424, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2446 'bitconcatenate' 'or_ln124_291' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%or_ln124_292 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_423, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2447 'bitconcatenate' 'or_ln124_292' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_77)   --->   "%xor_ln124_1328 = xor i8 %x_assign_54, i8 %or_ln134_38" [src/dec.c:124]   --->   Operation 2448 'xor' 'xor_ln124_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1479)   --->   "%xor_ln124_1329 = xor i1 %tmp_183, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2449 'xor' 'xor_ln124_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%xor_ln124_1330 = xor i7 %or_ln124_274, i7 %or_ln124_292" [src/dec.c:124]   --->   Operation 2450 'xor' 'xor_ln124_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%xor_ln124_1331 = xor i6 %or_ln124_276, i6 %or_ln124_291" [src/dec.c:124]   --->   Operation 2451 'xor' 'xor_ln124_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%xor_ln124_1332 = xor i5 %or_ln124_278, i5 %or_ln124_290" [src/dec.c:124]   --->   Operation 2452 'xor' 'xor_ln124_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%xor_ln124_1333 = xor i4 %or_ln124_280, i4 %or_ln124_289" [src/dec.c:124]   --->   Operation 2453 'xor' 'xor_ln124_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_77)   --->   "%xor_ln124_1334 = xor i8 %xor_ln124_1328, i8 %x_assign_55" [src/dec.c:124]   --->   Operation 2454 'xor' 'xor_ln124_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%xor_ln124_1335 = xor i4 %xor_ln124_1326, i4 %trunc_ln124_167" [src/dec.c:124]   --->   Operation 2455 'xor' 'xor_ln124_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1483)   --->   "%xor_ln124_1336 = xor i4 %xor_ln124_1333, i4 %or_ln124_268" [src/dec.c:124]   --->   Operation 2456 'xor' 'xor_ln124_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%xor_ln124_1337 = xor i5 %xor_ln124_1325, i5 %trunc_ln124_166" [src/dec.c:124]   --->   Operation 2457 'xor' 'xor_ln124_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1482)   --->   "%xor_ln124_1338 = xor i5 %xor_ln124_1332, i5 %or_ln124_266" [src/dec.c:124]   --->   Operation 2458 'xor' 'xor_ln124_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%xor_ln124_1339 = xor i6 %xor_ln124_1324, i6 %trunc_ln124_165" [src/dec.c:124]   --->   Operation 2459 'xor' 'xor_ln124_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1481)   --->   "%xor_ln124_1340 = xor i6 %xor_ln124_1331, i6 %or_ln124_264" [src/dec.c:124]   --->   Operation 2460 'xor' 'xor_ln124_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%xor_ln124_1341 = xor i7 %xor_ln124_1323, i7 %trunc_ln124_164" [src/dec.c:124]   --->   Operation 2461 'xor' 'xor_ln124_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1480)   --->   "%xor_ln124_1342 = xor i7 %xor_ln124_1330, i7 %or_ln124_262" [src/dec.c:124]   --->   Operation 2462 'xor' 'xor_ln124_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1479)   --->   "%xor_ln124_1343 = xor i1 %xor_ln124_1322, i1 %trunc_ln124_163" [src/dec.c:124]   --->   Operation 2463 'xor' 'xor_ln124_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1479)   --->   "%xor_ln124_1344 = xor i1 %xor_ln124_1329, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2464 'xor' 'xor_ln124_1344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2465 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_77 = xor i8 %xor_ln124_1334, i8 %xor_ln124_1327" [src/dec.c:124]   --->   Operation 2465 'xor' 'xor_ln124_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%or_ln124_297 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_415, i1 %tmp_195" [src/dec.c:124]   --->   Operation 2466 'bitconcatenate' 'or_ln124_297' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_79)   --->   "%xor_ln124_1365 = xor i8 %or_ln134_37, i8 %xor_ln124_39" [src/dec.c:124]   --->   Operation 2467 'xor' 'xor_ln124_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%trunc_ln124_171 = trunc i8 %z_39" [src/dec.c:124]   --->   Operation 2468 'trunc' 'trunc_ln124_171' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%xor_ln124_1366 = xor i3 %or_ln124_297, i3 %xor_ln124_1364" [src/dec.c:124]   --->   Operation 2469 'xor' 'xor_ln124_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_79)   --->   "%xor_ln124_1367 = xor i8 %xor_ln124_1365, i8 %z_39" [src/dec.c:124]   --->   Operation 2470 'xor' 'xor_ln124_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%or_ln124_298 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_422, i1 %tmp_199" [src/dec.c:124]   --->   Operation 2471 'bitconcatenate' 'or_ln124_298' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%or_ln124_299 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_378, i1 %tmp_177" [src/dec.c:124]   --->   Operation 2472 'bitconcatenate' 'or_ln124_299' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_79)   --->   "%xor_ln124_1368 = xor i8 %x_assign_52, i8 %or_ln134_38" [src/dec.c:124]   --->   Operation 2473 'xor' 'xor_ln124_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%or_ln124_300 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_410, i1 %tmp_191" [src/dec.c:124]   --->   Operation 2474 'bitconcatenate' 'or_ln124_300' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%xor_ln124_1369 = xor i3 %or_ln124_299, i3 %or_ln124_298" [src/dec.c:124]   --->   Operation 2475 'xor' 'xor_ln124_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_79)   --->   "%xor_ln124_1370 = xor i8 %xor_ln124_1368, i8 %x_assign_57" [src/dec.c:124]   --->   Operation 2476 'xor' 'xor_ln124_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%xor_ln124_1371 = xor i3 %xor_ln124_1366, i3 %trunc_ln124_171" [src/dec.c:124]   --->   Operation 2477 'xor' 'xor_ln124_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1530)   --->   "%xor_ln124_1372 = xor i3 %xor_ln124_1369, i3 %or_ln124_300" [src/dec.c:124]   --->   Operation 2478 'xor' 'xor_ln124_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2479 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_79 = xor i8 %xor_ln124_1370, i8 %xor_ln124_1367" [src/dec.c:124]   --->   Operation 2479 'xor' 'xor_ln124_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2480 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1479 = xor i1 %xor_ln124_1344, i1 %xor_ln124_1343" [src/dec.c:124]   --->   Operation 2480 'xor' 'xor_ln124_1479' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2481 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1480 = xor i7 %xor_ln124_1342, i7 %xor_ln124_1341" [src/dec.c:124]   --->   Operation 2481 'xor' 'xor_ln124_1480' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2482 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1481 = xor i6 %xor_ln124_1340, i6 %xor_ln124_1339" [src/dec.c:124]   --->   Operation 2482 'xor' 'xor_ln124_1481' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2483 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1482 = xor i5 %xor_ln124_1338, i5 %xor_ln124_1337" [src/dec.c:124]   --->   Operation 2483 'xor' 'xor_ln124_1482' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2484 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1483 = xor i4 %xor_ln124_1336, i4 %xor_ln124_1335" [src/dec.c:124]   --->   Operation 2484 'xor' 'xor_ln124_1483' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2485 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1530 = xor i3 %xor_ln124_1372, i3 %xor_ln124_1371" [src/dec.c:124]   --->   Operation 2485 'xor' 'xor_ln124_1530' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.24>
ST_30 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%trunc_ln134_376 = trunc i8 %select_ln131_88" [src/dec.c:134]   --->   Operation 2486 'trunc' 'trunc_ln134_376' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%trunc_ln134_377 = trunc i8 %select_ln131_88" [src/dec.c:134]   --->   Operation 2487 'trunc' 'trunc_ln134_377' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%trunc_ln134_381 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2488 'trunc' 'trunc_ln134_381' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%trunc_ln134_382 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2489 'trunc' 'trunc_ln134_382' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%trunc_ln134_383 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2490 'trunc' 'trunc_ln134_383' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%trunc_ln134_384 = trunc i8 %select_ln131_90" [src/dec.c:134]   --->   Operation 2491 'trunc' 'trunc_ln134_384' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2492 [1/1] (0.00ns)   --->   "%or_ln134_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_380, i1 %tmp_181" [src/dec.c:134]   --->   Operation 2492 'bitconcatenate' 'or_ln134_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%trunc_ln134_388 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2493 'trunc' 'trunc_ln134_388' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%trunc_ln134_389 = trunc i8 %select_ln131_91" [src/dec.c:134]   --->   Operation 2494 'trunc' 'trunc_ln134_389' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%trunc_ln134_395 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2495 'trunc' 'trunc_ln134_395' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%trunc_ln134_396 = trunc i8 %select_ln131_92" [src/dec.c:134]   --->   Operation 2496 'trunc' 'trunc_ln134_396' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%trunc_ln134_403 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2497 'trunc' 'trunc_ln134_403' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%trunc_ln134_404 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2498 'trunc' 'trunc_ln134_404' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%trunc_ln134_405 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2499 'trunc' 'trunc_ln134_405' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%trunc_ln134_406 = trunc i8 %select_ln131_94" [src/dec.c:134]   --->   Operation 2500 'trunc' 'trunc_ln134_406' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2501 [1/1] (0.00ns)   --->   "%or_ln134_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_402, i1 %tmp_189" [src/dec.c:134]   --->   Operation 2501 'bitconcatenate' 'or_ln134_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%trunc_ln134_411 = trunc i8 %select_ln131_95" [src/dec.c:134]   --->   Operation 2502 'trunc' 'trunc_ln134_411' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%trunc_ln134_412 = trunc i8 %select_ln131_95" [src/dec.c:134]   --->   Operation 2503 'trunc' 'trunc_ln134_412' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2504 [1/1] (0.00ns)   --->   "%or_ln124_261 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_386, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2504 'bitconcatenate' 'or_ln124_261' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2505 [1/1] (0.00ns)   --->   "%or_ln124_263 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_385, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2505 'bitconcatenate' 'or_ln124_263' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%or_ln124_265 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_384, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2506 'bitconcatenate' 'or_ln124_265' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%or_ln124_267 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_383, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2507 'bitconcatenate' 'or_ln124_267' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%or_ln124_269 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_382, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2508 'bitconcatenate' 'or_ln124_269' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%or_ln124_270 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_396, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2509 'bitconcatenate' 'or_ln124_270' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%or_ln124_271 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_381, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2510 'bitconcatenate' 'or_ln124_271' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%or_ln124_272 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_395, i1 %tmp_185" [src/dec.c:124]   --->   Operation 2511 'bitconcatenate' 'or_ln124_272' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_76)   --->   "%xor_ln124_1282 = xor i8 %x_assign_55, i8 %or_ln134_35" [src/dec.c:124]   --->   Operation 2512 'xor' 'xor_ln124_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%trunc_ln124_157 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2513 'trunc' 'trunc_ln124_157' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%xor_ln124_1283 = xor i2 %or_ln124_272, i2 %or_ln124_271" [src/dec.c:124]   --->   Operation 2514 'xor' 'xor_ln124_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%trunc_ln124_158 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2515 'trunc' 'trunc_ln124_158' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%xor_ln124_1284 = xor i3 %or_ln124_270, i3 %or_ln124_269" [src/dec.c:124]   --->   Operation 2516 'xor' 'xor_ln124_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%trunc_ln124_159 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2517 'trunc' 'trunc_ln124_159' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%xor_ln124_1285 = xor i4 %or_ln124_268, i4 %or_ln124_267" [src/dec.c:124]   --->   Operation 2518 'xor' 'xor_ln124_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%trunc_ln124_160 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2519 'trunc' 'trunc_ln124_160' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%xor_ln124_1286 = xor i5 %or_ln124_266, i5 %or_ln124_265" [src/dec.c:124]   --->   Operation 2520 'xor' 'xor_ln124_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1462)   --->   "%trunc_ln124_161 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2521 'trunc' 'trunc_ln124_161' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1462)   --->   "%xor_ln124_1287 = xor i6 %or_ln124_264, i6 %or_ln124_263" [src/dec.c:124]   --->   Operation 2522 'xor' 'xor_ln124_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1464)   --->   "%trunc_ln124_162 = trunc i8 %z_36" [src/dec.c:124]   --->   Operation 2523 'trunc' 'trunc_ln124_162' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1464)   --->   "%xor_ln124_1288 = xor i7 %or_ln124_262, i7 %or_ln124_261" [src/dec.c:124]   --->   Operation 2524 'xor' 'xor_ln124_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_76)   --->   "%xor_ln124_1289 = xor i8 %xor_ln124_1282, i8 %z_36" [src/dec.c:124]   --->   Operation 2525 'xor' 'xor_ln124_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2526 [1/1] (0.00ns)   --->   "%or_ln124_273 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_408, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2526 'bitconcatenate' 'or_ln124_273' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2527 [1/1] (0.00ns)   --->   "%or_ln124_275 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_407, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2527 'bitconcatenate' 'or_ln124_275' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%or_ln124_277 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_406, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2528 'bitconcatenate' 'or_ln124_277' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%or_ln124_279 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_405, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2529 'bitconcatenate' 'or_ln124_279' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%or_ln124_281 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_404, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2530 'bitconcatenate' 'or_ln124_281' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%or_ln124_282 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_389, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2531 'bitconcatenate' 'or_ln124_282' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%or_ln124_283 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_403, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2532 'bitconcatenate' 'or_ln124_283' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%or_ln124_284 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_388, i1 %tmp_183" [src/dec.c:124]   --->   Operation 2533 'bitconcatenate' 'or_ln124_284' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_76)   --->   "%xor_ln124_1290 = xor i8 %x_assign_54, i8 %or_ln134_36" [src/dec.c:124]   --->   Operation 2534 'xor' 'xor_ln124_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%xor_ln124_1292 = xor i2 %or_ln124_284, i2 %or_ln124_283" [src/dec.c:124]   --->   Operation 2535 'xor' 'xor_ln124_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%xor_ln124_1294 = xor i3 %or_ln124_282, i3 %or_ln124_281" [src/dec.c:124]   --->   Operation 2536 'xor' 'xor_ln124_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%xor_ln124_1296 = xor i4 %or_ln124_280, i4 %or_ln124_279" [src/dec.c:124]   --->   Operation 2537 'xor' 'xor_ln124_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%xor_ln124_1298 = xor i5 %or_ln124_278, i5 %or_ln124_277" [src/dec.c:124]   --->   Operation 2538 'xor' 'xor_ln124_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1462)   --->   "%xor_ln124_1300 = xor i6 %or_ln124_276, i6 %or_ln124_275" [src/dec.c:124]   --->   Operation 2539 'xor' 'xor_ln124_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1464)   --->   "%xor_ln124_1302 = xor i7 %or_ln124_274, i7 %or_ln124_273" [src/dec.c:124]   --->   Operation 2540 'xor' 'xor_ln124_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_76)   --->   "%xor_ln124_1303 = xor i8 %xor_ln124_1290, i8 %xor_ln124_36" [src/dec.c:124]   --->   Operation 2541 'xor' 'xor_ln124_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1464)   --->   "%xor_ln124_1304 = xor i7 %xor_ln124_1288, i7 %trunc_ln124_162" [src/dec.c:124]   --->   Operation 2542 'xor' 'xor_ln124_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1464)   --->   "%xor_ln124_1305 = xor i7 %xor_ln124_1302, i7 %xor_ln124_1301" [src/dec.c:124]   --->   Operation 2543 'xor' 'xor_ln124_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1462)   --->   "%xor_ln124_1306 = xor i6 %xor_ln124_1287, i6 %trunc_ln124_161" [src/dec.c:124]   --->   Operation 2544 'xor' 'xor_ln124_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1462)   --->   "%xor_ln124_1307 = xor i6 %xor_ln124_1300, i6 %xor_ln124_1299" [src/dec.c:124]   --->   Operation 2545 'xor' 'xor_ln124_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%xor_ln124_1308 = xor i5 %xor_ln124_1286, i5 %trunc_ln124_160" [src/dec.c:124]   --->   Operation 2546 'xor' 'xor_ln124_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1460)   --->   "%xor_ln124_1309 = xor i5 %xor_ln124_1298, i5 %xor_ln124_1297" [src/dec.c:124]   --->   Operation 2547 'xor' 'xor_ln124_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%xor_ln124_1310 = xor i4 %xor_ln124_1285, i4 %trunc_ln124_159" [src/dec.c:124]   --->   Operation 2548 'xor' 'xor_ln124_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1458)   --->   "%xor_ln124_1311 = xor i4 %xor_ln124_1296, i4 %xor_ln124_1295" [src/dec.c:124]   --->   Operation 2549 'xor' 'xor_ln124_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%xor_ln124_1312 = xor i3 %xor_ln124_1284, i3 %trunc_ln124_158" [src/dec.c:124]   --->   Operation 2550 'xor' 'xor_ln124_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1456)   --->   "%xor_ln124_1313 = xor i3 %xor_ln124_1294, i3 %xor_ln124_1293" [src/dec.c:124]   --->   Operation 2551 'xor' 'xor_ln124_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%xor_ln124_1314 = xor i2 %xor_ln124_1283, i2 %trunc_ln124_157" [src/dec.c:124]   --->   Operation 2552 'xor' 'xor_ln124_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1454)   --->   "%xor_ln124_1315 = xor i2 %xor_ln124_1292, i2 %xor_ln124_1291" [src/dec.c:124]   --->   Operation 2553 'xor' 'xor_ln124_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2554 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_76 = xor i8 %xor_ln124_1303, i8 %xor_ln124_1289" [src/dec.c:124]   --->   Operation 2554 'xor' 'xor_ln124_76' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_78)   --->   "%xor_ln124_1348 = xor i8 %xor_ln124_38, i8 %or_ln134_35" [src/dec.c:124]   --->   Operation 2555 'xor' 'xor_ln124_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1513)   --->   "%trunc_ln124_168 = trunc i8 %z_38" [src/dec.c:124]   --->   Operation 2556 'trunc' 'trunc_ln124_168' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1513)   --->   "%xor_ln124_1349 = xor i1 %xor_ln124_1347, i1 %tmp_181" [src/dec.c:124]   --->   Operation 2557 'xor' 'xor_ln124_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%trunc_ln124_169 = trunc i8 %z_38" [src/dec.c:124]   --->   Operation 2558 'trunc' 'trunc_ln124_169' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%xor_ln124_1350 = xor i7 %xor_ln124_1346, i7 %or_ln124_261" [src/dec.c:124]   --->   Operation 2559 'xor' 'xor_ln124_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%trunc_ln124_170 = trunc i8 %z_38" [src/dec.c:124]   --->   Operation 2560 'trunc' 'trunc_ln124_170' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%xor_ln124_1351 = xor i6 %xor_ln124_1345, i6 %or_ln124_263" [src/dec.c:124]   --->   Operation 2561 'xor' 'xor_ln124_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_78)   --->   "%xor_ln124_1352 = xor i8 %xor_ln124_1348, i8 %z_38" [src/dec.c:124]   --->   Operation 2562 'xor' 'xor_ln124_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%or_ln124_293 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_412, i1 %tmp_191" [src/dec.c:124]   --->   Operation 2563 'bitconcatenate' 'or_ln124_293' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%or_ln124_294 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_411, i1 %tmp_191" [src/dec.c:124]   --->   Operation 2564 'bitconcatenate' 'or_ln124_294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_78)   --->   "%xor_ln124_1353 = xor i8 %x_assign_57, i8 %or_ln134_36" [src/dec.c:124]   --->   Operation 2565 'xor' 'xor_ln124_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1513)   --->   "%xor_ln124_1354 = xor i1 %tmp_191, i1 %tmp_189" [src/dec.c:124]   --->   Operation 2566 'xor' 'xor_ln124_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%or_ln124_295 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_377, i1 %tmp_177" [src/dec.c:124]   --->   Operation 2567 'bitconcatenate' 'or_ln124_295' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%xor_ln124_1355 = xor i7 %or_ln124_294, i7 %or_ln124_273" [src/dec.c:124]   --->   Operation 2568 'xor' 'xor_ln124_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%or_ln124_296 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_376, i1 %tmp_177" [src/dec.c:124]   --->   Operation 2569 'bitconcatenate' 'or_ln124_296' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%xor_ln124_1356 = xor i6 %or_ln124_293, i6 %or_ln124_275" [src/dec.c:124]   --->   Operation 2570 'xor' 'xor_ln124_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_78)   --->   "%xor_ln124_1357 = xor i8 %xor_ln124_1353, i8 %x_assign_52" [src/dec.c:124]   --->   Operation 2571 'xor' 'xor_ln124_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%xor_ln124_1358 = xor i6 %xor_ln124_1351, i6 %trunc_ln124_170" [src/dec.c:124]   --->   Operation 2572 'xor' 'xor_ln124_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1515)   --->   "%xor_ln124_1359 = xor i6 %xor_ln124_1356, i6 %or_ln124_296" [src/dec.c:124]   --->   Operation 2573 'xor' 'xor_ln124_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%xor_ln124_1360 = xor i7 %xor_ln124_1350, i7 %trunc_ln124_169" [src/dec.c:124]   --->   Operation 2574 'xor' 'xor_ln124_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1514)   --->   "%xor_ln124_1361 = xor i7 %xor_ln124_1355, i7 %or_ln124_295" [src/dec.c:124]   --->   Operation 2575 'xor' 'xor_ln124_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1513)   --->   "%xor_ln124_1362 = xor i1 %xor_ln124_1349, i1 %trunc_ln124_168" [src/dec.c:124]   --->   Operation 2576 'xor' 'xor_ln124_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1513)   --->   "%xor_ln124_1363 = xor i1 %xor_ln124_1354, i1 %tmp_177" [src/dec.c:124]   --->   Operation 2577 'xor' 'xor_ln124_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2578 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_78 = xor i8 %xor_ln124_1357, i8 %xor_ln124_1352" [src/dec.c:124]   --->   Operation 2578 'xor' 'xor_ln124_78' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2579 [1/1] (0.99ns)   --->   "%xor_ln124_89 = xor i8 %xor_ln124_77, i8 91" [src/dec.c:124]   --->   Operation 2579 'xor' 'xor_ln124_89' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2580 [1/1] (0.99ns)   --->   "%xor_ln124_91 = xor i8 %xor_ln124_79, i8 114" [src/dec.c:124]   --->   Operation 2580 'xor' 'xor_ln124_91' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i8 %xor_ln124_89" [src/dec.c:174->src/dec.c:195]   --->   Operation 2581 'zext' 'zext_ln174_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2582 [1/1] (0.00ns)   --->   "%clefia_s0_addr_22 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_5" [src/dec.c:174->src/dec.c:195]   --->   Operation 2582 'getelementptr' 'clefia_s0_addr_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2583 [2/2] (3.25ns)   --->   "%z_45 = load i8 %clefia_s0_addr_22" [src/dec.c:174->src/dec.c:195]   --->   Operation 2583 'load' 'z_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln176_5 = zext i8 %xor_ln124_91" [src/dec.c:176->src/dec.c:195]   --->   Operation 2584 'zext' 'zext_ln176_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2585 [1/1] (0.00ns)   --->   "%clefia_s0_addr_23 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_5" [src/dec.c:176->src/dec.c:195]   --->   Operation 2585 'getelementptr' 'clefia_s0_addr_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2586 [2/2] (3.25ns)   --->   "%z_47 = load i8 %clefia_s0_addr_23" [src/dec.c:176->src/dec.c:195]   --->   Operation 2586 'load' 'z_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 2587 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1454 = xor i2 %xor_ln124_1315, i2 %xor_ln124_1314" [src/dec.c:124]   --->   Operation 2587 'xor' 'xor_ln124_1454' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2588 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1456 = xor i3 %xor_ln124_1313, i3 %xor_ln124_1312" [src/dec.c:124]   --->   Operation 2588 'xor' 'xor_ln124_1456' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2589 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1458 = xor i4 %xor_ln124_1311, i4 %xor_ln124_1310" [src/dec.c:124]   --->   Operation 2589 'xor' 'xor_ln124_1458' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2590 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1460 = xor i5 %xor_ln124_1309, i5 %xor_ln124_1308" [src/dec.c:124]   --->   Operation 2590 'xor' 'xor_ln124_1460' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2591 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1462 = xor i6 %xor_ln124_1307, i6 %xor_ln124_1306" [src/dec.c:124]   --->   Operation 2591 'xor' 'xor_ln124_1462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2592 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1464 = xor i7 %xor_ln124_1305, i7 %xor_ln124_1304" [src/dec.c:124]   --->   Operation 2592 'xor' 'xor_ln124_1464' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2593 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1513 = xor i1 %xor_ln124_1363, i1 %xor_ln124_1362" [src/dec.c:124]   --->   Operation 2593 'xor' 'xor_ln124_1513' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2594 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1514 = xor i7 %xor_ln124_1361, i7 %xor_ln124_1360" [src/dec.c:124]   --->   Operation 2594 'xor' 'xor_ln124_1514' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2595 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1515 = xor i6 %xor_ln124_1359, i6 %xor_ln124_1358" [src/dec.c:124]   --->   Operation 2595 'xor' 'xor_ln124_1515' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.99>
ST_31 : Operation 2596 [1/1] (0.99ns)   --->   "%xor_ln124_88 = xor i8 %xor_ln124_76, i8 169" [src/dec.c:124]   --->   Operation 2596 'xor' 'xor_ln124_88' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2597 [1/1] (0.99ns)   --->   "%xor_ln124_90 = xor i8 %xor_ln124_78, i8 155" [src/dec.c:124]   --->   Operation 2597 'xor' 'xor_ln124_90' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i8 %xor_ln124_88" [src/dec.c:173->src/dec.c:195]   --->   Operation 2598 'zext' 'zext_ln173_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2599 [1/1] (0.00ns)   --->   "%clefia_s1_addr_22 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_5" [src/dec.c:173->src/dec.c:195]   --->   Operation 2599 'getelementptr' 'clefia_s1_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2600 [2/2] (3.25ns)   --->   "%z_44 = load i8 %clefia_s1_addr_22" [src/dec.c:173->src/dec.c:195]   --->   Operation 2600 'load' 'z_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2601 [1/2] (3.25ns)   --->   "%z_45 = load i8 %clefia_s0_addr_22" [src/dec.c:174->src/dec.c:195]   --->   Operation 2601 'load' 'z_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln175_5 = zext i8 %xor_ln124_90" [src/dec.c:175->src/dec.c:195]   --->   Operation 2602 'zext' 'zext_ln175_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2603 [1/1] (0.00ns)   --->   "%clefia_s1_addr_23 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_5" [src/dec.c:175->src/dec.c:195]   --->   Operation 2603 'getelementptr' 'clefia_s1_addr_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2604 [2/2] (3.25ns)   --->   "%z_46 = load i8 %clefia_s1_addr_23" [src/dec.c:175->src/dec.c:195]   --->   Operation 2604 'load' 'z_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2605 [1/2] (3.25ns)   --->   "%z_47 = load i8 %clefia_s0_addr_23" [src/dec.c:176->src/dec.c:195]   --->   Operation 2605 'load' 'z_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_108)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_45, i32 7" [src/dec.c:131]   --->   Operation 2606 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_108)   --->   "%xor_ln132_108 = xor i8 %z_45, i8 14" [src/dec.c:132]   --->   Operation 2607 'xor' 'xor_ln132_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2608 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_108 = select i1 %tmp_216, i8 %xor_ln132_108, i8 %z_45" [src/dec.c:131]   --->   Operation 2608 'select' 'select_ln131_108' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2609 [1/1] (0.00ns)   --->   "%trunc_ln134_453 = trunc i8 %select_ln131_108" [src/dec.c:134]   --->   Operation 2609 'trunc' 'trunc_ln134_453' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_108, i32 7" [src/dec.c:134]   --->   Operation 2610 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2611 [1/1] (0.00ns)   --->   "%x_assign_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_453, i1 %tmp_217" [src/dec.c:134]   --->   Operation 2611 'bitconcatenate' 'x_assign_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_109)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_108, i32 6" [src/dec.c:131]   --->   Operation 2612 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_109)   --->   "%xor_ln132_109 = xor i8 %x_assign_64, i8 14" [src/dec.c:132]   --->   Operation 2613 'xor' 'xor_ln132_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2614 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_109 = select i1 %tmp_218, i8 %xor_ln132_109, i8 %x_assign_64" [src/dec.c:131]   --->   Operation 2614 'select' 'select_ln131_109' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2615 [1/1] (0.00ns)   --->   "%trunc_ln134_454 = trunc i8 %select_ln131_109" [src/dec.c:134]   --->   Operation 2615 'trunc' 'trunc_ln134_454' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_109, i32 7" [src/dec.c:134]   --->   Operation 2616 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2617 [1/1] (0.00ns)   --->   "%x_assign_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_454, i1 %tmp_219" [src/dec.c:134]   --->   Operation 2617 'bitconcatenate' 'x_assign_65' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_110)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_109, i32 6" [src/dec.c:131]   --->   Operation 2618 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_110)   --->   "%xor_ln132_110 = xor i8 %x_assign_65, i8 14" [src/dec.c:132]   --->   Operation 2619 'xor' 'xor_ln132_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2620 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_110 = select i1 %tmp_220, i8 %xor_ln132_110, i8 %x_assign_65" [src/dec.c:131]   --->   Operation 2620 'select' 'select_ln131_110' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2621 [1/1] (0.00ns)   --->   "%trunc_ln134_455 = trunc i8 %select_ln131_110" [src/dec.c:134]   --->   Operation 2621 'trunc' 'trunc_ln134_455' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2622 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_110, i32 7" [src/dec.c:134]   --->   Operation 2622 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_112)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_47, i32 7" [src/dec.c:131]   --->   Operation 2623 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_112)   --->   "%xor_ln132_112 = xor i8 %z_47, i8 14" [src/dec.c:132]   --->   Operation 2624 'xor' 'xor_ln132_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2625 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_112 = select i1 %tmp_224, i8 %xor_ln132_112, i8 %z_47" [src/dec.c:131]   --->   Operation 2625 'select' 'select_ln131_112' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln134_459 = trunc i8 %select_ln131_112" [src/dec.c:134]   --->   Operation 2626 'trunc' 'trunc_ln134_459' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_112, i32 7" [src/dec.c:134]   --->   Operation 2627 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2628 [1/1] (0.00ns)   --->   "%x_assign_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_459, i1 %tmp_225" [src/dec.c:134]   --->   Operation 2628 'bitconcatenate' 'x_assign_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_113)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_112, i32 6" [src/dec.c:131]   --->   Operation 2629 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_113)   --->   "%xor_ln132_113 = xor i8 %x_assign_67, i8 14" [src/dec.c:132]   --->   Operation 2630 'xor' 'xor_ln132_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2631 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_113 = select i1 %tmp_226, i8 %xor_ln132_113, i8 %x_assign_67" [src/dec.c:131]   --->   Operation 2631 'select' 'select_ln131_113' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln134_461 = trunc i8 %select_ln131_113" [src/dec.c:134]   --->   Operation 2632 'trunc' 'trunc_ln134_461' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_113, i32 7" [src/dec.c:134]   --->   Operation 2633 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2634 [1/1] (0.00ns)   --->   "%x_assign_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_461, i1 %tmp_227" [src/dec.c:134]   --->   Operation 2634 'bitconcatenate' 'x_assign_68' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_114)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_113, i32 6" [src/dec.c:131]   --->   Operation 2635 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_114)   --->   "%xor_ln132_114 = xor i8 %x_assign_68, i8 14" [src/dec.c:132]   --->   Operation 2636 'xor' 'xor_ln132_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2637 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_114 = select i1 %tmp_228, i8 %xor_ln132_114, i8 %x_assign_68" [src/dec.c:131]   --->   Operation 2637 'select' 'select_ln131_114' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln134_462 = trunc i8 %select_ln131_114" [src/dec.c:134]   --->   Operation 2638 'trunc' 'trunc_ln134_462' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2639 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_114, i32 7" [src/dec.c:134]   --->   Operation 2639 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.99>
ST_32 : Operation 2640 [1/2] (3.25ns)   --->   "%z_44 = load i8 %clefia_s1_addr_22" [src/dec.c:173->src/dec.c:195]   --->   Operation 2640 'load' 'z_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 2641 [1/2] (3.25ns)   --->   "%z_46 = load i8 %clefia_s1_addr_23" [src/dec.c:175->src/dec.c:195]   --->   Operation 2641 'load' 'z_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%trunc_ln134_456 = trunc i8 %select_ln131_110" [src/dec.c:134]   --->   Operation 2642 'trunc' 'trunc_ln134_456' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2643 [1/1] (0.00ns)   --->   "%or_ln134_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_455, i1 %tmp_221" [src/dec.c:134]   --->   Operation 2643 'bitconcatenate' 'or_ln134_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_111)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_46, i32 7" [src/dec.c:131]   --->   Operation 2644 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_111)   --->   "%xor_ln132_111 = xor i8 %z_46, i8 14" [src/dec.c:132]   --->   Operation 2645 'xor' 'xor_ln132_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2646 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_111 = select i1 %tmp_222, i8 %xor_ln132_111, i8 %z_46" [src/dec.c:131]   --->   Operation 2646 'select' 'select_ln131_111' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln134_457 = trunc i8 %select_ln131_111" [src/dec.c:134]   --->   Operation 2647 'trunc' 'trunc_ln134_457' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_111, i32 7" [src/dec.c:134]   --->   Operation 2648 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%trunc_ln134_458 = trunc i8 %select_ln131_111" [src/dec.c:134]   --->   Operation 2649 'trunc' 'trunc_ln134_458' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2650 [1/1] (0.00ns)   --->   "%x_assign_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_457, i1 %tmp_223" [src/dec.c:134]   --->   Operation 2650 'bitconcatenate' 'x_assign_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%trunc_ln134_460 = trunc i8 %select_ln131_112" [src/dec.c:134]   --->   Operation 2651 'trunc' 'trunc_ln134_460' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%trunc_ln134_463 = trunc i8 %select_ln131_114" [src/dec.c:134]   --->   Operation 2652 'trunc' 'trunc_ln134_463' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2653 [1/1] (0.00ns)   --->   "%or_ln134_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_462, i1 %tmp_229" [src/dec.c:134]   --->   Operation 2653 'bitconcatenate' 'or_ln134_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_115)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_44, i32 7" [src/dec.c:131]   --->   Operation 2654 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_115)   --->   "%xor_ln132_115 = xor i8 %z_44, i8 14" [src/dec.c:132]   --->   Operation 2655 'xor' 'xor_ln132_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2656 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_115 = select i1 %tmp_230, i8 %xor_ln132_115, i8 %z_44" [src/dec.c:131]   --->   Operation 2656 'select' 'select_ln131_115' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2657 [1/1] (0.00ns)   --->   "%trunc_ln134_464 = trunc i8 %select_ln131_115" [src/dec.c:134]   --->   Operation 2657 'trunc' 'trunc_ln134_464' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_115, i32 7" [src/dec.c:134]   --->   Operation 2658 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2659 [1/1] (0.00ns)   --->   "%x_assign_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_464, i1 %tmp_231" [src/dec.c:134]   --->   Operation 2659 'bitconcatenate' 'x_assign_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_116)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_115, i32 6" [src/dec.c:131]   --->   Operation 2660 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_116)   --->   "%xor_ln132_116 = xor i8 %x_assign_69, i8 14" [src/dec.c:132]   --->   Operation 2661 'xor' 'xor_ln132_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2662 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_116 = select i1 %tmp_232, i8 %xor_ln132_116, i8 %x_assign_69" [src/dec.c:131]   --->   Operation 2662 'select' 'select_ln131_116' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln134_465 = trunc i8 %select_ln131_116" [src/dec.c:134]   --->   Operation 2663 'trunc' 'trunc_ln134_465' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_116, i32 7" [src/dec.c:134]   --->   Operation 2664 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2665 [1/1] (0.00ns)   --->   "%x_assign_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_465, i1 %tmp_233" [src/dec.c:134]   --->   Operation 2665 'bitconcatenate' 'x_assign_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_117)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_116, i32 6" [src/dec.c:131]   --->   Operation 2666 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_117)   --->   "%xor_ln132_117 = xor i8 %x_assign_70, i8 14" [src/dec.c:132]   --->   Operation 2667 'xor' 'xor_ln132_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2668 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_117 = select i1 %tmp_234, i8 %xor_ln132_117, i8 %x_assign_70" [src/dec.c:131]   --->   Operation 2668 'select' 'select_ln131_117' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2669 [1/1] (0.00ns)   --->   "%trunc_ln134_466 = trunc i8 %select_ln131_117" [src/dec.c:134]   --->   Operation 2669 'trunc' 'trunc_ln134_466' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_117, i32 7" [src/dec.c:134]   --->   Operation 2670 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_118)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_111, i32 6" [src/dec.c:131]   --->   Operation 2671 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_118)   --->   "%xor_ln132_118 = xor i8 %x_assign_66, i8 14" [src/dec.c:132]   --->   Operation 2672 'xor' 'xor_ln132_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2673 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_118 = select i1 %tmp_236, i8 %xor_ln132_118, i8 %x_assign_66" [src/dec.c:131]   --->   Operation 2673 'select' 'select_ln131_118' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln134_467 = trunc i8 %select_ln131_118" [src/dec.c:134]   --->   Operation 2674 'trunc' 'trunc_ln134_467' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 7" [src/dec.c:134]   --->   Operation 2675 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2676 [1/1] (0.00ns)   --->   "%x_assign_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_467, i1 %tmp_237" [src/dec.c:134]   --->   Operation 2676 'bitconcatenate' 'x_assign_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_119)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_118, i32 6" [src/dec.c:131]   --->   Operation 2677 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_119)   --->   "%xor_ln132_119 = xor i8 %x_assign_71, i8 14" [src/dec.c:132]   --->   Operation 2678 'xor' 'xor_ln132_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2679 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_119 = select i1 %tmp_238, i8 %xor_ln132_119, i8 %x_assign_71" [src/dec.c:131]   --->   Operation 2679 'select' 'select_ln131_119' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln134_468 = trunc i8 %select_ln131_119" [src/dec.c:134]   --->   Operation 2680 'trunc' 'trunc_ln134_468' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2681 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_119, i32 7" [src/dec.c:134]   --->   Operation 2681 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%or_ln124_319 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_456, i1 %tmp_221" [src/dec.c:124]   --->   Operation 2682 'bitconcatenate' 'or_ln124_319' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%or_ln124_320 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_460, i1 %tmp_225" [src/dec.c:124]   --->   Operation 2683 'bitconcatenate' 'or_ln124_320' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_92)   --->   "%xor_ln124_1424 = xor i8 %x_assign_67, i8 %or_ln134_43" [src/dec.c:124]   --->   Operation 2684 'xor' 'xor_ln124_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%trunc_ln124_179 = trunc i8 %z_44" [src/dec.c:124]   --->   Operation 2685 'trunc' 'trunc_ln124_179' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%xor_ln124_1425 = xor i4 %or_ln124_320, i4 %or_ln124_319" [src/dec.c:124]   --->   Operation 2686 'xor' 'xor_ln124_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_92)   --->   "%xor_ln124_1426 = xor i8 %xor_ln124_1424, i8 %z_44" [src/dec.c:124]   --->   Operation 2687 'xor' 'xor_ln124_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%or_ln124_321 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_463, i1 %tmp_229" [src/dec.c:124]   --->   Operation 2688 'bitconcatenate' 'or_ln124_321' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%or_ln124_322 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_458, i1 %tmp_223" [src/dec.c:124]   --->   Operation 2689 'bitconcatenate' 'or_ln124_322' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_92)   --->   "%xor_ln124_1427 = xor i8 %x_assign_66, i8 %or_ln134_44" [src/dec.c:124]   --->   Operation 2690 'xor' 'xor_ln124_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%xor_ln124_1429 = xor i4 %or_ln124_322, i4 %or_ln124_321" [src/dec.c:124]   --->   Operation 2691 'xor' 'xor_ln124_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_92)   --->   "%xor_ln124_1430 = xor i8 %xor_ln124_1427, i8 %xor_ln124_52" [src/dec.c:124]   --->   Operation 2692 'xor' 'xor_ln124_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%xor_ln124_1431 = xor i4 %xor_ln124_1425, i4 %trunc_ln124_179" [src/dec.c:124]   --->   Operation 2693 'xor' 'xor_ln124_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1666)   --->   "%xor_ln124_1432 = xor i4 %xor_ln124_1429, i4 %xor_ln124_1428" [src/dec.c:124]   --->   Operation 2694 'xor' 'xor_ln124_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2695 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_92 = xor i8 %xor_ln124_1430, i8 %xor_ln124_1426" [src/dec.c:124]   --->   Operation 2695 'xor' 'xor_ln124_92' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_94)   --->   "%xor_ln124_1437 = xor i8 %xor_ln124_54, i8 %or_ln134_43" [src/dec.c:124]   --->   Operation 2696 'xor' 'xor_ln124_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_94)   --->   "%xor_ln124_1438 = xor i8 %xor_ln124_1437, i8 %z_46" [src/dec.c:124]   --->   Operation 2697 'xor' 'xor_ln124_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_94)   --->   "%xor_ln124_1439 = xor i8 %x_assign_69, i8 %or_ln134_44" [src/dec.c:124]   --->   Operation 2698 'xor' 'xor_ln124_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_94)   --->   "%xor_ln124_1440 = xor i8 %xor_ln124_1439, i8 %x_assign_64" [src/dec.c:124]   --->   Operation 2699 'xor' 'xor_ln124_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2700 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_94 = xor i8 %xor_ln124_1440, i8 %xor_ln124_1438" [src/dec.c:124]   --->   Operation 2700 'xor' 'xor_ln124_94' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2701 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1666 = xor i4 %xor_ln124_1432, i4 %xor_ln124_1431" [src/dec.c:124]   --->   Operation 2701 'xor' 'xor_ln124_1666' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.23>
ST_33 : Operation 2702 [1/1] (0.00ns)   --->   "%or_ln134_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_466, i1 %tmp_235" [src/dec.c:134]   --->   Operation 2702 'bitconcatenate' 'or_ln134_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2703 [1/1] (0.00ns)   --->   "%or_ln134_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_468, i1 %tmp_239" [src/dec.c:134]   --->   Operation 2703 'bitconcatenate' 'or_ln134_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_1433 = xor i8 %xor_ln124_53, i8 %or_ln134_45" [src/dec.c:124]   --->   Operation 2704 'xor' 'xor_ln124_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_1434 = xor i8 %xor_ln124_1433, i8 %z_45" [src/dec.c:124]   --->   Operation 2705 'xor' 'xor_ln124_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_1435 = xor i8 %x_assign_66, i8 %or_ln134_46" [src/dec.c:124]   --->   Operation 2706 'xor' 'xor_ln124_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_1436 = xor i8 %xor_ln124_1435, i8 %x_assign_67" [src/dec.c:124]   --->   Operation 2707 'xor' 'xor_ln124_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2708 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_93 = xor i8 %xor_ln124_1436, i8 %xor_ln124_1434" [src/dec.c:124]   --->   Operation 2708 'xor' 'xor_ln124_93' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_95)   --->   "%xor_ln124_1441 = xor i8 %or_ln134_45, i8 %xor_ln124_55" [src/dec.c:124]   --->   Operation 2709 'xor' 'xor_ln124_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_95)   --->   "%xor_ln124_1442 = xor i8 %xor_ln124_1441, i8 %z_47" [src/dec.c:124]   --->   Operation 2710 'xor' 'xor_ln124_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_95)   --->   "%xor_ln124_1443 = xor i8 %x_assign_64, i8 %or_ln134_46" [src/dec.c:124]   --->   Operation 2711 'xor' 'xor_ln124_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_95)   --->   "%xor_ln124_1444 = xor i8 %xor_ln124_1443, i8 %x_assign_69" [src/dec.c:124]   --->   Operation 2712 'xor' 'xor_ln124_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2713 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_95 = xor i8 %xor_ln124_1444, i8 %xor_ln124_1442" [src/dec.c:124]   --->   Operation 2713 'xor' 'xor_ln124_95' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2714 [1/1] (0.99ns)   --->   "%xor_ln124_105 = xor i8 %xor_ln124_93, i8 149" [src/dec.c:124]   --->   Operation 2714 'xor' 'xor_ln124_105' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2715 [1/1] (0.99ns)   --->   "%xor_ln124_107 = xor i8 %xor_ln124_95, i8 237" [src/dec.c:124]   --->   Operation 2715 'xor' 'xor_ln124_107' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i8 %xor_ln124_105" [src/dec.c:174->src/dec.c:195]   --->   Operation 2716 'zext' 'zext_ln174_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2717 [1/1] (0.00ns)   --->   "%clefia_s0_addr_26 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_6" [src/dec.c:174->src/dec.c:195]   --->   Operation 2717 'getelementptr' 'clefia_s0_addr_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2718 [2/2] (3.25ns)   --->   "%z_53 = load i8 %clefia_s0_addr_26" [src/dec.c:174->src/dec.c:195]   --->   Operation 2718 'load' 'z_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln176_6 = zext i8 %xor_ln124_107" [src/dec.c:176->src/dec.c:195]   --->   Operation 2719 'zext' 'zext_ln176_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2720 [1/1] (0.00ns)   --->   "%clefia_s0_addr_27 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_6" [src/dec.c:176->src/dec.c:195]   --->   Operation 2720 'getelementptr' 'clefia_s0_addr_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2721 [2/2] (3.25ns)   --->   "%z_55 = load i8 %clefia_s0_addr_27" [src/dec.c:176->src/dec.c:195]   --->   Operation 2721 'load' 'z_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 34 <SV = 33> <Delay = 6.99>
ST_34 : Operation 2722 [1/1] (0.99ns)   --->   "%xor_ln124_104 = xor i8 %xor_ln124_92, i8 54" [src/dec.c:124]   --->   Operation 2722 'xor' 'xor_ln124_104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2723 [1/1] (0.99ns)   --->   "%xor_ln124_106 = xor i8 %xor_ln124_94, i8 85" [src/dec.c:124]   --->   Operation 2723 'xor' 'xor_ln124_106' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2724 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i8 %xor_ln124_104" [src/dec.c:173->src/dec.c:195]   --->   Operation 2724 'zext' 'zext_ln173_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2725 [1/1] (0.00ns)   --->   "%clefia_s1_addr_26 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_6" [src/dec.c:173->src/dec.c:195]   --->   Operation 2725 'getelementptr' 'clefia_s1_addr_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2726 [2/2] (3.25ns)   --->   "%z_52 = load i8 %clefia_s1_addr_26" [src/dec.c:173->src/dec.c:195]   --->   Operation 2726 'load' 'z_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 2727 [1/2] (3.25ns)   --->   "%z_53 = load i8 %clefia_s0_addr_26" [src/dec.c:174->src/dec.c:195]   --->   Operation 2727 'load' 'z_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln175_6 = zext i8 %xor_ln124_106" [src/dec.c:175->src/dec.c:195]   --->   Operation 2728 'zext' 'zext_ln175_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2729 [1/1] (0.00ns)   --->   "%clefia_s1_addr_27 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_6" [src/dec.c:175->src/dec.c:195]   --->   Operation 2729 'getelementptr' 'clefia_s1_addr_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2730 [2/2] (3.25ns)   --->   "%z_54 = load i8 %clefia_s1_addr_27" [src/dec.c:175->src/dec.c:195]   --->   Operation 2730 'load' 'z_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 2731 [1/2] (3.25ns)   --->   "%z_55 = load i8 %clefia_s0_addr_27" [src/dec.c:176->src/dec.c:195]   --->   Operation 2731 'load' 'z_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_128)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_53, i32 7" [src/dec.c:131]   --->   Operation 2732 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_128)   --->   "%xor_ln132_128 = xor i8 %z_53, i8 14" [src/dec.c:132]   --->   Operation 2733 'xor' 'xor_ln132_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2734 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_128 = select i1 %tmp_256, i8 %xor_ln132_128, i8 %z_53" [src/dec.c:131]   --->   Operation 2734 'select' 'select_ln131_128' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2735 [1/1] (0.00ns)   --->   "%trunc_ln134_517 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2735 'trunc' 'trunc_ln134_517' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_128, i32 7" [src/dec.c:134]   --->   Operation 2736 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2737 [1/1] (0.00ns)   --->   "%trunc_ln134_518 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2737 'trunc' 'trunc_ln134_518' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2738 [1/1] (0.00ns)   --->   "%trunc_ln134_519 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2738 'trunc' 'trunc_ln134_519' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln134_520 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2739 'trunc' 'trunc_ln134_520' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln134_521 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2740 'trunc' 'trunc_ln134_521' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2741 [1/1] (0.00ns)   --->   "%x_assign_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_517, i1 %tmp_257" [src/dec.c:134]   --->   Operation 2741 'bitconcatenate' 'x_assign_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_129)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_128, i32 6" [src/dec.c:131]   --->   Operation 2742 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_129)   --->   "%xor_ln132_129 = xor i8 %x_assign_76, i8 14" [src/dec.c:132]   --->   Operation 2743 'xor' 'xor_ln132_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2744 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_129 = select i1 %tmp_258, i8 %xor_ln132_129, i8 %x_assign_76" [src/dec.c:131]   --->   Operation 2744 'select' 'select_ln131_129' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln134_523 = trunc i8 %select_ln131_129" [src/dec.c:134]   --->   Operation 2745 'trunc' 'trunc_ln134_523' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_129, i32 7" [src/dec.c:134]   --->   Operation 2746 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2747 [1/1] (0.00ns)   --->   "%x_assign_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_523, i1 %tmp_259" [src/dec.c:134]   --->   Operation 2747 'bitconcatenate' 'x_assign_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_130)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_129, i32 6" [src/dec.c:131]   --->   Operation 2748 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_130)   --->   "%xor_ln132_130 = xor i8 %x_assign_77, i8 14" [src/dec.c:132]   --->   Operation 2749 'xor' 'xor_ln132_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2750 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_130 = select i1 %tmp_260, i8 %xor_ln132_130, i8 %x_assign_77" [src/dec.c:131]   --->   Operation 2750 'select' 'select_ln131_130' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln134_524 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2751 'trunc' 'trunc_ln134_524' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2752 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_130, i32 7" [src/dec.c:134]   --->   Operation 2752 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2753 [1/1] (0.00ns)   --->   "%trunc_ln134_526 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2753 'trunc' 'trunc_ln134_526' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2754 [1/1] (0.00ns)   --->   "%trunc_ln134_527 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2754 'trunc' 'trunc_ln134_527' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2755 [1/1] (0.00ns)   --->   "%trunc_ln134_528 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2755 'trunc' 'trunc_ln134_528' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln134_529 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2756 'trunc' 'trunc_ln134_529' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln134_530 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2757 'trunc' 'trunc_ln134_530' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_132)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_55, i32 7" [src/dec.c:131]   --->   Operation 2758 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_132)   --->   "%xor_ln132_132 = xor i8 %z_55, i8 14" [src/dec.c:132]   --->   Operation 2759 'xor' 'xor_ln132_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2760 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_132 = select i1 %tmp_264, i8 %xor_ln132_132, i8 %z_55" [src/dec.c:131]   --->   Operation 2760 'select' 'select_ln131_132' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2761 [1/1] (0.00ns)   --->   "%trunc_ln134_538 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2761 'trunc' 'trunc_ln134_538' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_132, i32 7" [src/dec.c:134]   --->   Operation 2762 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln134_539 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2763 'trunc' 'trunc_ln134_539' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2764 [1/1] (0.00ns)   --->   "%trunc_ln134_540 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2764 'trunc' 'trunc_ln134_540' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln134_541 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2765 'trunc' 'trunc_ln134_541' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln134_542 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2766 'trunc' 'trunc_ln134_542' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2767 [1/1] (0.00ns)   --->   "%trunc_ln134_543 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2767 'trunc' 'trunc_ln134_543' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2768 [1/1] (0.00ns)   --->   "%trunc_ln134_544 = trunc i8 %select_ln131_132" [src/dec.c:134]   --->   Operation 2768 'trunc' 'trunc_ln134_544' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2769 [1/1] (0.00ns)   --->   "%x_assign_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_538, i1 %tmp_265" [src/dec.c:134]   --->   Operation 2769 'bitconcatenate' 'x_assign_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_133)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_132, i32 6" [src/dec.c:131]   --->   Operation 2770 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_133)   --->   "%xor_ln132_133 = xor i8 %x_assign_79, i8 14" [src/dec.c:132]   --->   Operation 2771 'xor' 'xor_ln132_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2772 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_133 = select i1 %tmp_266, i8 %xor_ln132_133, i8 %x_assign_79" [src/dec.c:131]   --->   Operation 2772 'select' 'select_ln131_133' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2773 [1/1] (0.00ns)   --->   "%trunc_ln134_545 = trunc i8 %select_ln131_133" [src/dec.c:134]   --->   Operation 2773 'trunc' 'trunc_ln134_545' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_133, i32 7" [src/dec.c:134]   --->   Operation 2774 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2775 [1/1] (0.00ns)   --->   "%x_assign_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_545, i1 %tmp_267" [src/dec.c:134]   --->   Operation 2775 'bitconcatenate' 'x_assign_80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_134)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_133, i32 6" [src/dec.c:131]   --->   Operation 2776 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_134)   --->   "%xor_ln132_134 = xor i8 %x_assign_80, i8 14" [src/dec.c:132]   --->   Operation 2777 'xor' 'xor_ln132_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2778 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_134 = select i1 %tmp_268, i8 %xor_ln132_134, i8 %x_assign_80" [src/dec.c:131]   --->   Operation 2778 'select' 'select_ln131_134' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2779 [1/1] (0.00ns)   --->   "%trunc_ln134_546 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2779 'trunc' 'trunc_ln134_546' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_134, i32 7" [src/dec.c:134]   --->   Operation 2780 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln134_548 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2781 'trunc' 'trunc_ln134_548' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln134_549 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2782 'trunc' 'trunc_ln134_549' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2783 [1/1] (0.00ns)   --->   "%trunc_ln134_550 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2783 'trunc' 'trunc_ln134_550' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2784 [1/1] (0.00ns)   --->   "%trunc_ln134_551 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2784 'trunc' 'trunc_ln134_551' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2785 [1/1] (0.00ns)   --->   "%trunc_ln134_552 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2785 'trunc' 'trunc_ln134_552' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.99>
ST_35 : Operation 2786 [1/1] (0.99ns)   --->   "%xor_ln124_80 = xor i8 %xor_ln124_68, i8 197" [src/dec.c:124]   --->   Operation 2786 'xor' 'xor_ln124_80' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2787 [1/1] (0.99ns)   --->   "%xor_ln124_81 = xor i8 %xor_ln124_69, i8 122" [src/dec.c:124]   --->   Operation 2787 'xor' 'xor_ln124_81' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2788 [1/1] (0.99ns)   --->   "%xor_ln124_82 = xor i8 %xor_ln124_70, i8 26" [src/dec.c:124]   --->   Operation 2788 'xor' 'xor_ln124_82' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2789 [1/1] (0.99ns)   --->   "%xor_ln124_83 = xor i8 %xor_ln124_71, i8 201" [src/dec.c:124]   --->   Operation 2789 'xor' 'xor_ln124_83' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln150_5 = zext i8 %xor_ln124_80" [src/dec.c:150->src/dec.c:194]   --->   Operation 2790 'zext' 'zext_ln150_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2791 [1/1] (0.00ns)   --->   "%clefia_s0_addr_20 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_5" [src/dec.c:150->src/dec.c:194]   --->   Operation 2791 'getelementptr' 'clefia_s0_addr_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2792 [2/2] (3.25ns)   --->   "%z_40 = load i8 %clefia_s0_addr_20" [src/dec.c:150->src/dec.c:194]   --->   Operation 2792 'load' 'z_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i8 %xor_ln124_81" [src/dec.c:151->src/dec.c:194]   --->   Operation 2793 'zext' 'zext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2794 [1/1] (0.00ns)   --->   "%clefia_s1_addr_20 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_5" [src/dec.c:151->src/dec.c:194]   --->   Operation 2794 'getelementptr' 'clefia_s1_addr_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2795 [2/2] (3.25ns)   --->   "%z_41 = load i8 %clefia_s1_addr_20" [src/dec.c:151->src/dec.c:194]   --->   Operation 2795 'load' 'z_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln152_5 = zext i8 %xor_ln124_82" [src/dec.c:152->src/dec.c:194]   --->   Operation 2796 'zext' 'zext_ln152_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2797 [1/1] (0.00ns)   --->   "%clefia_s0_addr_21 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_5" [src/dec.c:152->src/dec.c:194]   --->   Operation 2797 'getelementptr' 'clefia_s0_addr_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2798 [2/2] (3.25ns)   --->   "%z_42 = load i8 %clefia_s0_addr_21" [src/dec.c:152->src/dec.c:194]   --->   Operation 2798 'load' 'z_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln153_5 = zext i8 %xor_ln124_83" [src/dec.c:153->src/dec.c:194]   --->   Operation 2799 'zext' 'zext_ln153_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2800 [1/1] (0.00ns)   --->   "%clefia_s1_addr_21 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_5" [src/dec.c:153->src/dec.c:194]   --->   Operation 2800 'getelementptr' 'clefia_s1_addr_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2801 [2/2] (3.25ns)   --->   "%z_43 = load i8 %clefia_s1_addr_21" [src/dec.c:153->src/dec.c:194]   --->   Operation 2801 'load' 'z_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2802 [1/2] (3.25ns)   --->   "%z_52 = load i8 %clefia_s1_addr_26" [src/dec.c:173->src/dec.c:195]   --->   Operation 2802 'load' 'z_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2803 [1/2] (3.25ns)   --->   "%z_54 = load i8 %clefia_s1_addr_27" [src/dec.c:175->src/dec.c:195]   --->   Operation 2803 'load' 'z_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%trunc_ln134_522 = trunc i8 %select_ln131_128" [src/dec.c:134]   --->   Operation 2804 'trunc' 'trunc_ln134_522' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%trunc_ln134_525 = trunc i8 %select_ln131_130" [src/dec.c:134]   --->   Operation 2805 'trunc' 'trunc_ln134_525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2806 [1/1] (0.00ns)   --->   "%or_ln134_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_524, i1 %tmp_261" [src/dec.c:134]   --->   Operation 2806 'bitconcatenate' 'or_ln134_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_131)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_54, i32 7" [src/dec.c:131]   --->   Operation 2807 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_131)   --->   "%xor_ln132_131 = xor i8 %z_54, i8 14" [src/dec.c:132]   --->   Operation 2808 'xor' 'xor_ln132_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2809 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_131 = select i1 %tmp_262, i8 %xor_ln132_131, i8 %z_54" [src/dec.c:131]   --->   Operation 2809 'select' 'select_ln131_131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln134_531 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2810 'trunc' 'trunc_ln134_531' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_131, i32 7" [src/dec.c:134]   --->   Operation 2811 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2812 [1/1] (0.00ns)   --->   "%trunc_ln134_532 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2812 'trunc' 'trunc_ln134_532' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2813 [1/1] (0.00ns)   --->   "%trunc_ln134_533 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2813 'trunc' 'trunc_ln134_533' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln134_534 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2814 'trunc' 'trunc_ln134_534' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2815 [1/1] (0.00ns)   --->   "%trunc_ln134_535 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2815 'trunc' 'trunc_ln134_535' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln134_536 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2816 'trunc' 'trunc_ln134_536' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln134_537 = trunc i8 %select_ln131_131" [src/dec.c:134]   --->   Operation 2817 'trunc' 'trunc_ln134_537' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2818 [1/1] (0.00ns)   --->   "%x_assign_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_531, i1 %tmp_263" [src/dec.c:134]   --->   Operation 2818 'bitconcatenate' 'x_assign_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%trunc_ln134_547 = trunc i8 %select_ln131_134" [src/dec.c:134]   --->   Operation 2819 'trunc' 'trunc_ln134_547' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2820 [1/1] (0.00ns)   --->   "%or_ln134_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_546, i1 %tmp_269" [src/dec.c:134]   --->   Operation 2820 'bitconcatenate' 'or_ln134_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_135)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_52, i32 7" [src/dec.c:131]   --->   Operation 2821 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_135)   --->   "%xor_ln132_135 = xor i8 %z_52, i8 14" [src/dec.c:132]   --->   Operation 2822 'xor' 'xor_ln132_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2823 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_135 = select i1 %tmp_270, i8 %xor_ln132_135, i8 %z_52" [src/dec.c:131]   --->   Operation 2823 'select' 'select_ln131_135' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln134_553 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2824 'trunc' 'trunc_ln134_553' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_135, i32 7" [src/dec.c:134]   --->   Operation 2825 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln134_554 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2826 'trunc' 'trunc_ln134_554' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2827 [1/1] (0.00ns)   --->   "%trunc_ln134_555 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2827 'trunc' 'trunc_ln134_555' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln134_556 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2828 'trunc' 'trunc_ln134_556' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2829 [1/1] (0.00ns)   --->   "%trunc_ln134_557 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2829 'trunc' 'trunc_ln134_557' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%trunc_ln134_558 = trunc i8 %select_ln131_135" [src/dec.c:134]   --->   Operation 2830 'trunc' 'trunc_ln134_558' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2831 [1/1] (0.00ns)   --->   "%x_assign_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_553, i1 %tmp_271" [src/dec.c:134]   --->   Operation 2831 'bitconcatenate' 'x_assign_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_136)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_135, i32 6" [src/dec.c:131]   --->   Operation 2832 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_136)   --->   "%xor_ln132_136 = xor i8 %x_assign_81, i8 14" [src/dec.c:132]   --->   Operation 2833 'xor' 'xor_ln132_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2834 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_136 = select i1 %tmp_272, i8 %xor_ln132_136, i8 %x_assign_81" [src/dec.c:131]   --->   Operation 2834 'select' 'select_ln131_136' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln134_559 = trunc i8 %select_ln131_136" [src/dec.c:134]   --->   Operation 2835 'trunc' 'trunc_ln134_559' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_136, i32 7" [src/dec.c:134]   --->   Operation 2836 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2837 [1/1] (0.00ns)   --->   "%x_assign_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_559, i1 %tmp_273" [src/dec.c:134]   --->   Operation 2837 'bitconcatenate' 'x_assign_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_137)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_136, i32 6" [src/dec.c:131]   --->   Operation 2838 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_137)   --->   "%xor_ln132_137 = xor i8 %x_assign_82, i8 14" [src/dec.c:132]   --->   Operation 2839 'xor' 'xor_ln132_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2840 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_137 = select i1 %tmp_274, i8 %xor_ln132_137, i8 %x_assign_82" [src/dec.c:131]   --->   Operation 2840 'select' 'select_ln131_137' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln134_560 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 2841 'trunc' 'trunc_ln134_560' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2842 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_137, i32 7" [src/dec.c:134]   --->   Operation 2842 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln134_561 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 2843 'trunc' 'trunc_ln134_561' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2844 [1/1] (0.00ns)   --->   "%trunc_ln134_562 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 2844 'trunc' 'trunc_ln134_562' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln134_563 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 2845 'trunc' 'trunc_ln134_563' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2846 [1/1] (0.00ns)   --->   "%trunc_ln134_564 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 2846 'trunc' 'trunc_ln134_564' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_138)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_131, i32 6" [src/dec.c:131]   --->   Operation 2847 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_138)   --->   "%xor_ln132_138 = xor i8 %x_assign_78, i8 14" [src/dec.c:132]   --->   Operation 2848 'xor' 'xor_ln132_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2849 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_138 = select i1 %tmp_276, i8 %xor_ln132_138, i8 %x_assign_78" [src/dec.c:131]   --->   Operation 2849 'select' 'select_ln131_138' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2850 [1/1] (0.00ns)   --->   "%trunc_ln134_567 = trunc i8 %select_ln131_138" [src/dec.c:134]   --->   Operation 2850 'trunc' 'trunc_ln134_567' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_138, i32 7" [src/dec.c:134]   --->   Operation 2851 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2852 [1/1] (0.00ns)   --->   "%x_assign_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_567, i1 %tmp_277" [src/dec.c:134]   --->   Operation 2852 'bitconcatenate' 'x_assign_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_139)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_138, i32 6" [src/dec.c:131]   --->   Operation 2853 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_139)   --->   "%xor_ln132_139 = xor i8 %x_assign_83, i8 14" [src/dec.c:132]   --->   Operation 2854 'xor' 'xor_ln132_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2855 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_139 = select i1 %tmp_278, i8 %xor_ln132_139, i8 %x_assign_83" [src/dec.c:131]   --->   Operation 2855 'select' 'select_ln131_139' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln134_568 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 2856 'trunc' 'trunc_ln134_568' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_139, i32 7" [src/dec.c:134]   --->   Operation 2857 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2858 [1/1] (0.00ns)   --->   "%trunc_ln134_569 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 2858 'trunc' 'trunc_ln134_569' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2859 [1/1] (0.00ns)   --->   "%trunc_ln134_570 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 2859 'trunc' 'trunc_ln134_570' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2860 [1/1] (0.00ns)   --->   "%trunc_ln134_571 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 2860 'trunc' 'trunc_ln134_571' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln134_572 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 2861 'trunc' 'trunc_ln134_572' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2862 [1/1] (0.00ns)   --->   "%or_ln124_363 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_530, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2862 'bitconcatenate' 'or_ln124_363' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2863 [1/1] (0.00ns)   --->   "%or_ln124_364 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_544, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2863 'bitconcatenate' 'or_ln124_364' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2864 [1/1] (0.00ns)   --->   "%or_ln124_365 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_529, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2864 'bitconcatenate' 'or_ln124_365' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2865 [1/1] (0.00ns)   --->   "%or_ln124_366 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_543, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2865 'bitconcatenate' 'or_ln124_366' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2866 [1/1] (0.00ns)   --->   "%or_ln124_367 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_528, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2866 'bitconcatenate' 'or_ln124_367' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2867 [1/1] (0.00ns)   --->   "%or_ln124_368 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_542, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2867 'bitconcatenate' 'or_ln124_368' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2868 [1/1] (0.00ns)   --->   "%or_ln124_369 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_527, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2868 'bitconcatenate' 'or_ln124_369' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2869 [1/1] (0.00ns)   --->   "%or_ln124_370 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_541, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2869 'bitconcatenate' 'or_ln124_370' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2870 [1/1] (0.00ns)   --->   "%or_ln124_371 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_526, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2870 'bitconcatenate' 'or_ln124_371' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2871 [1/1] (0.00ns)   --->   "%or_ln124_372 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_540, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2871 'bitconcatenate' 'or_ln124_372' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%or_ln124_373 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_525, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2872 'bitconcatenate' 'or_ln124_373' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2873 [1/1] (0.00ns)   --->   "%or_ln124_374 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_539, i1 %tmp_265" [src/dec.c:124]   --->   Operation 2873 'bitconcatenate' 'or_ln124_374' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_108)   --->   "%xor_ln124_1536 = xor i8 %x_assign_79, i8 %or_ln134_51" [src/dec.c:124]   --->   Operation 2874 'xor' 'xor_ln124_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1744)   --->   "%trunc_ln124_195 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2875 'trunc' 'trunc_ln124_195' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1744)   --->   "%xor_ln124_1537 = xor i1 %tmp_265, i1 %tmp_261" [src/dec.c:124]   --->   Operation 2876 'xor' 'xor_ln124_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%trunc_ln124_196 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2877 'trunc' 'trunc_ln124_196' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%xor_ln124_1538 = xor i2 %or_ln124_374, i2 %or_ln124_373" [src/dec.c:124]   --->   Operation 2878 'xor' 'xor_ln124_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1748)   --->   "%trunc_ln124_197 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2879 'trunc' 'trunc_ln124_197' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1748)   --->   "%xor_ln124_1539 = xor i3 %or_ln124_372, i3 %or_ln124_371" [src/dec.c:124]   --->   Operation 2880 'xor' 'xor_ln124_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1750)   --->   "%trunc_ln124_198 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2881 'trunc' 'trunc_ln124_198' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1750)   --->   "%xor_ln124_1540 = xor i4 %or_ln124_370, i4 %or_ln124_369" [src/dec.c:124]   --->   Operation 2882 'xor' 'xor_ln124_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1752)   --->   "%trunc_ln124_199 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2883 'trunc' 'trunc_ln124_199' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1752)   --->   "%xor_ln124_1541 = xor i5 %or_ln124_368, i5 %or_ln124_367" [src/dec.c:124]   --->   Operation 2884 'xor' 'xor_ln124_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1754)   --->   "%trunc_ln124_200 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2885 'trunc' 'trunc_ln124_200' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1754)   --->   "%xor_ln124_1542 = xor i6 %or_ln124_366, i6 %or_ln124_365" [src/dec.c:124]   --->   Operation 2886 'xor' 'xor_ln124_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1756)   --->   "%trunc_ln124_201 = trunc i8 %z_52" [src/dec.c:124]   --->   Operation 2887 'trunc' 'trunc_ln124_201' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1756)   --->   "%xor_ln124_1543 = xor i7 %or_ln124_364, i7 %or_ln124_363" [src/dec.c:124]   --->   Operation 2888 'xor' 'xor_ln124_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_108)   --->   "%xor_ln124_1544 = xor i8 %xor_ln124_1536, i8 %z_52" [src/dec.c:124]   --->   Operation 2889 'xor' 'xor_ln124_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2890 [1/1] (0.00ns)   --->   "%or_ln124_375 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_552, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2890 'bitconcatenate' 'or_ln124_375' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2891 [1/1] (0.00ns)   --->   "%or_ln124_376 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_537, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2891 'bitconcatenate' 'or_ln124_376' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2892 [1/1] (0.00ns)   --->   "%or_ln124_377 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_551, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2892 'bitconcatenate' 'or_ln124_377' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2893 [1/1] (0.00ns)   --->   "%or_ln124_378 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_536, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2893 'bitconcatenate' 'or_ln124_378' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2894 [1/1] (0.00ns)   --->   "%or_ln124_379 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_550, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2894 'bitconcatenate' 'or_ln124_379' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2895 [1/1] (0.00ns)   --->   "%or_ln124_380 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_535, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2895 'bitconcatenate' 'or_ln124_380' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2896 [1/1] (0.00ns)   --->   "%or_ln124_381 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_549, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2896 'bitconcatenate' 'or_ln124_381' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2897 [1/1] (0.00ns)   --->   "%or_ln124_382 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_534, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2897 'bitconcatenate' 'or_ln124_382' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2898 [1/1] (0.00ns)   --->   "%or_ln124_383 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_548, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2898 'bitconcatenate' 'or_ln124_383' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2899 [1/1] (0.00ns)   --->   "%or_ln124_384 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_533, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2899 'bitconcatenate' 'or_ln124_384' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%or_ln124_385 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_547, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2900 'bitconcatenate' 'or_ln124_385' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2901 [1/1] (0.00ns)   --->   "%or_ln124_386 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_532, i1 %tmp_263" [src/dec.c:124]   --->   Operation 2901 'bitconcatenate' 'or_ln124_386' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_108)   --->   "%xor_ln124_1545 = xor i8 %x_assign_78, i8 %or_ln134_52" [src/dec.c:124]   --->   Operation 2902 'xor' 'xor_ln124_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1744)   --->   "%xor_ln124_1547 = xor i1 %tmp_263, i1 %tmp_269" [src/dec.c:124]   --->   Operation 2903 'xor' 'xor_ln124_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%xor_ln124_1549 = xor i2 %or_ln124_386, i2 %or_ln124_385" [src/dec.c:124]   --->   Operation 2904 'xor' 'xor_ln124_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1748)   --->   "%xor_ln124_1551 = xor i3 %or_ln124_384, i3 %or_ln124_383" [src/dec.c:124]   --->   Operation 2905 'xor' 'xor_ln124_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1750)   --->   "%xor_ln124_1553 = xor i4 %or_ln124_382, i4 %or_ln124_381" [src/dec.c:124]   --->   Operation 2906 'xor' 'xor_ln124_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1752)   --->   "%xor_ln124_1555 = xor i5 %or_ln124_380, i5 %or_ln124_379" [src/dec.c:124]   --->   Operation 2907 'xor' 'xor_ln124_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1754)   --->   "%xor_ln124_1557 = xor i6 %or_ln124_378, i6 %or_ln124_377" [src/dec.c:124]   --->   Operation 2908 'xor' 'xor_ln124_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1756)   --->   "%xor_ln124_1559 = xor i7 %or_ln124_376, i7 %or_ln124_375" [src/dec.c:124]   --->   Operation 2909 'xor' 'xor_ln124_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_108)   --->   "%xor_ln124_1560 = xor i8 %xor_ln124_1545, i8 %xor_ln124_68" [src/dec.c:124]   --->   Operation 2910 'xor' 'xor_ln124_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1756)   --->   "%xor_ln124_1561 = xor i7 %xor_ln124_1543, i7 %trunc_ln124_201" [src/dec.c:124]   --->   Operation 2911 'xor' 'xor_ln124_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1756)   --->   "%xor_ln124_1562 = xor i7 %xor_ln124_1559, i7 %xor_ln124_1558" [src/dec.c:124]   --->   Operation 2912 'xor' 'xor_ln124_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1754)   --->   "%xor_ln124_1563 = xor i6 %xor_ln124_1542, i6 %trunc_ln124_200" [src/dec.c:124]   --->   Operation 2913 'xor' 'xor_ln124_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1754)   --->   "%xor_ln124_1564 = xor i6 %xor_ln124_1557, i6 %xor_ln124_1556" [src/dec.c:124]   --->   Operation 2914 'xor' 'xor_ln124_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1752)   --->   "%xor_ln124_1565 = xor i5 %xor_ln124_1541, i5 %trunc_ln124_199" [src/dec.c:124]   --->   Operation 2915 'xor' 'xor_ln124_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1752)   --->   "%xor_ln124_1566 = xor i5 %xor_ln124_1555, i5 %xor_ln124_1554" [src/dec.c:124]   --->   Operation 2916 'xor' 'xor_ln124_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1750)   --->   "%xor_ln124_1567 = xor i4 %xor_ln124_1540, i4 %trunc_ln124_198" [src/dec.c:124]   --->   Operation 2917 'xor' 'xor_ln124_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1750)   --->   "%xor_ln124_1568 = xor i4 %xor_ln124_1553, i4 %xor_ln124_1552" [src/dec.c:124]   --->   Operation 2918 'xor' 'xor_ln124_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1748)   --->   "%xor_ln124_1569 = xor i3 %xor_ln124_1539, i3 %trunc_ln124_197" [src/dec.c:124]   --->   Operation 2919 'xor' 'xor_ln124_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1748)   --->   "%xor_ln124_1570 = xor i3 %xor_ln124_1551, i3 %xor_ln124_1550" [src/dec.c:124]   --->   Operation 2920 'xor' 'xor_ln124_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%xor_ln124_1571 = xor i2 %xor_ln124_1538, i2 %trunc_ln124_196" [src/dec.c:124]   --->   Operation 2921 'xor' 'xor_ln124_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1746)   --->   "%xor_ln124_1572 = xor i2 %xor_ln124_1549, i2 %xor_ln124_1548" [src/dec.c:124]   --->   Operation 2922 'xor' 'xor_ln124_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1744)   --->   "%xor_ln124_1573 = xor i1 %xor_ln124_1537, i1 %trunc_ln124_195" [src/dec.c:124]   --->   Operation 2923 'xor' 'xor_ln124_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1744)   --->   "%xor_ln124_1574 = xor i1 %xor_ln124_1547, i1 %xor_ln124_1546" [src/dec.c:124]   --->   Operation 2924 'xor' 'xor_ln124_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2925 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_108 = xor i8 %xor_ln124_1560, i8 %xor_ln124_1544" [src/dec.c:124]   --->   Operation 2925 'xor' 'xor_ln124_108' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_110)   --->   "%xor_ln124_1614 = xor i8 %xor_ln124_70, i8 %or_ln134_51" [src/dec.c:124]   --->   Operation 2926 'xor' 'xor_ln124_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%trunc_ln124_208 = trunc i8 %z_54" [src/dec.c:124]   --->   Operation 2927 'trunc' 'trunc_ln124_208' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%xor_ln124_1615 = xor i3 %xor_ln124_1613, i3 %or_ln124_371" [src/dec.c:124]   --->   Operation 2928 'xor' 'xor_ln124_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1815)   --->   "%trunc_ln124_209 = trunc i8 %z_54" [src/dec.c:124]   --->   Operation 2929 'trunc' 'trunc_ln124_209' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1815)   --->   "%xor_ln124_1616 = xor i4 %xor_ln124_1612, i4 %or_ln124_369" [src/dec.c:124]   --->   Operation 2930 'xor' 'xor_ln124_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1816)   --->   "%trunc_ln124_210 = trunc i8 %z_54" [src/dec.c:124]   --->   Operation 2931 'trunc' 'trunc_ln124_210' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1816)   --->   "%xor_ln124_1617 = xor i5 %xor_ln124_1611, i5 %or_ln124_367" [src/dec.c:124]   --->   Operation 2932 'xor' 'xor_ln124_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1817)   --->   "%trunc_ln124_211 = trunc i8 %z_54" [src/dec.c:124]   --->   Operation 2933 'trunc' 'trunc_ln124_211' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1817)   --->   "%xor_ln124_1618 = xor i6 %xor_ln124_1610, i6 %or_ln124_365" [src/dec.c:124]   --->   Operation 2934 'xor' 'xor_ln124_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1818)   --->   "%trunc_ln124_212 = trunc i8 %z_54" [src/dec.c:124]   --->   Operation 2935 'trunc' 'trunc_ln124_212' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1818)   --->   "%xor_ln124_1619 = xor i7 %xor_ln124_1609, i7 %or_ln124_363" [src/dec.c:124]   --->   Operation 2936 'xor' 'xor_ln124_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_110)   --->   "%xor_ln124_1620 = xor i8 %xor_ln124_1614, i8 %z_54" [src/dec.c:124]   --->   Operation 2937 'xor' 'xor_ln124_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2938 [1/1] (0.00ns)   --->   "%or_ln124_399 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_554, i1 %tmp_271" [src/dec.c:124]   --->   Operation 2938 'bitconcatenate' 'or_ln124_399' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2939 [1/1] (0.00ns)   --->   "%or_ln124_400 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_555, i1 %tmp_271" [src/dec.c:124]   --->   Operation 2939 'bitconcatenate' 'or_ln124_400' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2940 [1/1] (0.00ns)   --->   "%or_ln124_401 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_556, i1 %tmp_271" [src/dec.c:124]   --->   Operation 2940 'bitconcatenate' 'or_ln124_401' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2941 [1/1] (0.00ns)   --->   "%or_ln124_402 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_557, i1 %tmp_271" [src/dec.c:124]   --->   Operation 2941 'bitconcatenate' 'or_ln124_402' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%or_ln124_403 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_558, i1 %tmp_271" [src/dec.c:124]   --->   Operation 2942 'bitconcatenate' 'or_ln124_403' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_110)   --->   "%xor_ln124_1621 = xor i8 %x_assign_81, i8 %or_ln134_52" [src/dec.c:124]   --->   Operation 2943 'xor' 'xor_ln124_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%or_ln124_404 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_522, i1 %tmp_257" [src/dec.c:124]   --->   Operation 2944 'bitconcatenate' 'or_ln124_404' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%xor_ln124_1622 = xor i3 %or_ln124_403, i3 %or_ln124_383" [src/dec.c:124]   --->   Operation 2945 'xor' 'xor_ln124_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2946 [1/1] (0.00ns)   --->   "%or_ln124_405 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_521, i1 %tmp_257" [src/dec.c:124]   --->   Operation 2946 'bitconcatenate' 'or_ln124_405' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1815)   --->   "%xor_ln124_1623 = xor i4 %or_ln124_402, i4 %or_ln124_381" [src/dec.c:124]   --->   Operation 2947 'xor' 'xor_ln124_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2948 [1/1] (0.00ns)   --->   "%or_ln124_406 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_520, i1 %tmp_257" [src/dec.c:124]   --->   Operation 2948 'bitconcatenate' 'or_ln124_406' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1816)   --->   "%xor_ln124_1624 = xor i5 %or_ln124_401, i5 %or_ln124_379" [src/dec.c:124]   --->   Operation 2949 'xor' 'xor_ln124_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2950 [1/1] (0.00ns)   --->   "%or_ln124_407 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_519, i1 %tmp_257" [src/dec.c:124]   --->   Operation 2950 'bitconcatenate' 'or_ln124_407' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1817)   --->   "%xor_ln124_1625 = xor i6 %or_ln124_400, i6 %or_ln124_377" [src/dec.c:124]   --->   Operation 2951 'xor' 'xor_ln124_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2952 [1/1] (0.00ns)   --->   "%or_ln124_408 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_518, i1 %tmp_257" [src/dec.c:124]   --->   Operation 2952 'bitconcatenate' 'or_ln124_408' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1818)   --->   "%xor_ln124_1626 = xor i7 %or_ln124_399, i7 %or_ln124_375" [src/dec.c:124]   --->   Operation 2953 'xor' 'xor_ln124_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_110)   --->   "%xor_ln124_1627 = xor i8 %xor_ln124_1621, i8 %x_assign_76" [src/dec.c:124]   --->   Operation 2954 'xor' 'xor_ln124_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1818)   --->   "%xor_ln124_1628 = xor i7 %xor_ln124_1619, i7 %trunc_ln124_212" [src/dec.c:124]   --->   Operation 2955 'xor' 'xor_ln124_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1818)   --->   "%xor_ln124_1629 = xor i7 %xor_ln124_1626, i7 %or_ln124_408" [src/dec.c:124]   --->   Operation 2956 'xor' 'xor_ln124_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1817)   --->   "%xor_ln124_1630 = xor i6 %xor_ln124_1618, i6 %trunc_ln124_211" [src/dec.c:124]   --->   Operation 2957 'xor' 'xor_ln124_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1817)   --->   "%xor_ln124_1631 = xor i6 %xor_ln124_1625, i6 %or_ln124_407" [src/dec.c:124]   --->   Operation 2958 'xor' 'xor_ln124_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1816)   --->   "%xor_ln124_1632 = xor i5 %xor_ln124_1617, i5 %trunc_ln124_210" [src/dec.c:124]   --->   Operation 2959 'xor' 'xor_ln124_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1816)   --->   "%xor_ln124_1633 = xor i5 %xor_ln124_1624, i5 %or_ln124_406" [src/dec.c:124]   --->   Operation 2960 'xor' 'xor_ln124_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1815)   --->   "%xor_ln124_1634 = xor i4 %xor_ln124_1616, i4 %trunc_ln124_209" [src/dec.c:124]   --->   Operation 2961 'xor' 'xor_ln124_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1815)   --->   "%xor_ln124_1635 = xor i4 %xor_ln124_1623, i4 %or_ln124_405" [src/dec.c:124]   --->   Operation 2962 'xor' 'xor_ln124_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%xor_ln124_1636 = xor i3 %xor_ln124_1615, i3 %trunc_ln124_208" [src/dec.c:124]   --->   Operation 2963 'xor' 'xor_ln124_1636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1814)   --->   "%xor_ln124_1637 = xor i3 %xor_ln124_1622, i3 %or_ln124_404" [src/dec.c:124]   --->   Operation 2964 'xor' 'xor_ln124_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2965 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_110 = xor i8 %xor_ln124_1627, i8 %xor_ln124_1620" [src/dec.c:124]   --->   Operation 2965 'xor' 'xor_ln124_110' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2966 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1744 = xor i1 %xor_ln124_1574, i1 %xor_ln124_1573" [src/dec.c:124]   --->   Operation 2966 'xor' 'xor_ln124_1744' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2967 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1746 = xor i2 %xor_ln124_1572, i2 %xor_ln124_1571" [src/dec.c:124]   --->   Operation 2967 'xor' 'xor_ln124_1746' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2968 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1748 = xor i3 %xor_ln124_1570, i3 %xor_ln124_1569" [src/dec.c:124]   --->   Operation 2968 'xor' 'xor_ln124_1748' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2969 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1750 = xor i4 %xor_ln124_1568, i4 %xor_ln124_1567" [src/dec.c:124]   --->   Operation 2969 'xor' 'xor_ln124_1750' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2970 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1752 = xor i5 %xor_ln124_1566, i5 %xor_ln124_1565" [src/dec.c:124]   --->   Operation 2970 'xor' 'xor_ln124_1752' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2971 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1754 = xor i6 %xor_ln124_1564, i6 %xor_ln124_1563" [src/dec.c:124]   --->   Operation 2971 'xor' 'xor_ln124_1754' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2972 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1756 = xor i7 %xor_ln124_1562, i7 %xor_ln124_1561" [src/dec.c:124]   --->   Operation 2972 'xor' 'xor_ln124_1756' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2973 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1814 = xor i3 %xor_ln124_1637, i3 %xor_ln124_1636" [src/dec.c:124]   --->   Operation 2973 'xor' 'xor_ln124_1814' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2974 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1815 = xor i4 %xor_ln124_1635, i4 %xor_ln124_1634" [src/dec.c:124]   --->   Operation 2974 'xor' 'xor_ln124_1815' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2975 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1816 = xor i5 %xor_ln124_1633, i5 %xor_ln124_1632" [src/dec.c:124]   --->   Operation 2975 'xor' 'xor_ln124_1816' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2976 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1817 = xor i6 %xor_ln124_1631, i6 %xor_ln124_1630" [src/dec.c:124]   --->   Operation 2976 'xor' 'xor_ln124_1817' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2977 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1818 = xor i7 %xor_ln124_1629, i7 %xor_ln124_1628" [src/dec.c:124]   --->   Operation 2977 'xor' 'xor_ln124_1818' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2978 [1/1] (0.00ns)   --->   "%ct_addr = getelementptr i8 %ct, i64 0, i64 0" [src/dec.c:117]   --->   Operation 2978 'getelementptr' 'ct_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2979 [2/2] (2.32ns)   --->   "%ct_load = load i4 %ct_addr" [src/dec.c:117]   --->   Operation 2979 'load' 'ct_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 6.74>
ST_36 : Operation 2980 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 0" [src/dec.c:330]   --->   Operation 2980 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2981 [1/2] (3.25ns)   --->   "%z_40 = load i8 %clefia_s0_addr_20" [src/dec.c:150->src/dec.c:194]   --->   Operation 2981 'load' 'z_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 2982 [1/2] (3.25ns)   --->   "%z_41 = load i8 %clefia_s1_addr_20" [src/dec.c:151->src/dec.c:194]   --->   Operation 2982 'load' 'z_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 2983 [1/2] (3.25ns)   --->   "%z_42 = load i8 %clefia_s0_addr_21" [src/dec.c:152->src/dec.c:194]   --->   Operation 2983 'load' 'z_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 2984 [1/2] (3.25ns)   --->   "%z_43 = load i8 %clefia_s1_addr_21" [src/dec.c:153->src/dec.c:194]   --->   Operation 2984 'load' 'z_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_100)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_41, i32 7" [src/dec.c:131]   --->   Operation 2985 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_100)   --->   "%xor_ln132_100 = xor i8 %z_41, i8 14" [src/dec.c:132]   --->   Operation 2986 'xor' 'xor_ln132_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2987 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_100 = select i1 %tmp_200, i8 %xor_ln132_100, i8 %z_41" [src/dec.c:131]   --->   Operation 2987 'select' 'select_ln131_100' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2988 [1/1] (0.00ns)   --->   "%trunc_ln134_427 = trunc i8 %select_ln131_100" [src/dec.c:134]   --->   Operation 2988 'trunc' 'trunc_ln134_427' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_100, i32 7" [src/dec.c:134]   --->   Operation 2989 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%trunc_ln134_428 = trunc i8 %select_ln131_100" [src/dec.c:134]   --->   Operation 2990 'trunc' 'trunc_ln134_428' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%trunc_ln134_429 = trunc i8 %select_ln131_100" [src/dec.c:134]   --->   Operation 2991 'trunc' 'trunc_ln134_429' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2992 [1/1] (0.00ns)   --->   "%trunc_ln134_430 = trunc i8 %select_ln131_100" [src/dec.c:134]   --->   Operation 2992 'trunc' 'trunc_ln134_430' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2993 [1/1] (0.00ns)   --->   "%x_assign_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_427, i1 %tmp_201" [src/dec.c:134]   --->   Operation 2993 'bitconcatenate' 'x_assign_60' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_101)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_42, i32 7" [src/dec.c:131]   --->   Operation 2994 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_101)   --->   "%xor_ln132_101 = xor i8 %z_42, i8 14" [src/dec.c:132]   --->   Operation 2995 'xor' 'xor_ln132_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2996 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_101 = select i1 %tmp_202, i8 %xor_ln132_101, i8 %z_42" [src/dec.c:131]   --->   Operation 2996 'select' 'select_ln131_101' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2997 [1/1] (0.00ns)   --->   "%trunc_ln134_431 = trunc i8 %select_ln131_101" [src/dec.c:134]   --->   Operation 2997 'trunc' 'trunc_ln134_431' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2998 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_101, i32 7" [src/dec.c:134]   --->   Operation 2998 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%trunc_ln134_432 = trunc i8 %select_ln131_101" [src/dec.c:134]   --->   Operation 2999 'trunc' 'trunc_ln134_432' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln134_433 = trunc i8 %select_ln131_101" [src/dec.c:134]   --->   Operation 3000 'trunc' 'trunc_ln134_433' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3001 [1/1] (0.00ns)   --->   "%x_assign_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_431, i1 %tmp_203" [src/dec.c:134]   --->   Operation 3001 'bitconcatenate' 'x_assign_61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_102)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_101, i32 6" [src/dec.c:131]   --->   Operation 3002 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_102)   --->   "%xor_ln132_102 = xor i8 %x_assign_61, i8 14" [src/dec.c:132]   --->   Operation 3003 'xor' 'xor_ln132_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3004 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_102 = select i1 %tmp_204, i8 %xor_ln132_102, i8 %x_assign_61" [src/dec.c:131]   --->   Operation 3004 'select' 'select_ln131_102' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3005 [1/1] (0.00ns)   --->   "%trunc_ln134_434 = trunc i8 %select_ln131_102" [src/dec.c:134]   --->   Operation 3005 'trunc' 'trunc_ln134_434' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3006 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_102, i32 7" [src/dec.c:134]   --->   Operation 3006 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%trunc_ln134_435 = trunc i8 %select_ln131_102" [src/dec.c:134]   --->   Operation 3007 'trunc' 'trunc_ln134_435' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln134_436 = trunc i8 %select_ln131_102" [src/dec.c:134]   --->   Operation 3008 'trunc' 'trunc_ln134_436' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3009 [1/1] (0.00ns)   --->   "%trunc_ln134_437 = trunc i8 %select_ln131_102" [src/dec.c:134]   --->   Operation 3009 'trunc' 'trunc_ln134_437' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3010 [1/1] (0.00ns)   --->   "%or_ln134_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_434, i1 %tmp_205" [src/dec.c:134]   --->   Operation 3010 'bitconcatenate' 'or_ln134_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_103)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_43, i32 7" [src/dec.c:131]   --->   Operation 3011 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_103)   --->   "%xor_ln132_103 = xor i8 %z_43, i8 14" [src/dec.c:132]   --->   Operation 3012 'xor' 'xor_ln132_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3013 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_103 = select i1 %tmp_206, i8 %xor_ln132_103, i8 %z_43" [src/dec.c:131]   --->   Operation 3013 'select' 'select_ln131_103' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3014 [1/1] (0.00ns)   --->   "%trunc_ln134_438 = trunc i8 %select_ln131_103" [src/dec.c:134]   --->   Operation 3014 'trunc' 'trunc_ln134_438' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_103, i32 7" [src/dec.c:134]   --->   Operation 3015 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%trunc_ln134_439 = trunc i8 %select_ln131_103" [src/dec.c:134]   --->   Operation 3016 'trunc' 'trunc_ln134_439' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%trunc_ln134_440 = trunc i8 %select_ln131_103" [src/dec.c:134]   --->   Operation 3017 'trunc' 'trunc_ln134_440' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3018 [1/1] (0.00ns)   --->   "%trunc_ln134_441 = trunc i8 %select_ln131_103" [src/dec.c:134]   --->   Operation 3018 'trunc' 'trunc_ln134_441' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3019 [1/1] (0.00ns)   --->   "%x_assign_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_438, i1 %tmp_207" [src/dec.c:134]   --->   Operation 3019 'bitconcatenate' 'x_assign_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_104)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_103, i32 6" [src/dec.c:131]   --->   Operation 3020 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_104)   --->   "%xor_ln132_104 = xor i8 %x_assign_62, i8 14" [src/dec.c:132]   --->   Operation 3021 'xor' 'xor_ln132_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3022 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_104 = select i1 %tmp_208, i8 %xor_ln132_104, i8 %x_assign_62" [src/dec.c:131]   --->   Operation 3022 'select' 'select_ln131_104' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3023 [1/1] (0.00ns)   --->   "%trunc_ln134_442 = trunc i8 %select_ln131_104" [src/dec.c:134]   --->   Operation 3023 'trunc' 'trunc_ln134_442' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3024 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_104, i32 7" [src/dec.c:134]   --->   Operation 3024 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%trunc_ln134_443 = trunc i8 %select_ln131_104" [src/dec.c:134]   --->   Operation 3025 'trunc' 'trunc_ln134_443' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3026 [1/1] (0.00ns)   --->   "%trunc_ln134_444 = trunc i8 %select_ln131_104" [src/dec.c:134]   --->   Operation 3026 'trunc' 'trunc_ln134_444' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3027 [1/1] (0.00ns)   --->   "%trunc_ln134_445 = trunc i8 %select_ln131_104" [src/dec.c:134]   --->   Operation 3027 'trunc' 'trunc_ln134_445' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3028 [1/1] (0.00ns)   --->   "%or_ln134_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_442, i1 %tmp_209" [src/dec.c:134]   --->   Operation 3028 'bitconcatenate' 'or_ln134_40' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_105)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_40, i32 7" [src/dec.c:131]   --->   Operation 3029 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_105)   --->   "%xor_ln132_105 = xor i8 %z_40, i8 14" [src/dec.c:132]   --->   Operation 3030 'xor' 'xor_ln132_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3031 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_105 = select i1 %tmp_210, i8 %xor_ln132_105, i8 %z_40" [src/dec.c:131]   --->   Operation 3031 'select' 'select_ln131_105' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3032 [1/1] (0.00ns)   --->   "%trunc_ln134_446 = trunc i8 %select_ln131_105" [src/dec.c:134]   --->   Operation 3032 'trunc' 'trunc_ln134_446' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3033 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_105, i32 7" [src/dec.c:134]   --->   Operation 3033 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3034 [1/1] (0.00ns)   --->   "%trunc_ln134_447 = trunc i8 %select_ln131_105" [src/dec.c:134]   --->   Operation 3034 'trunc' 'trunc_ln134_447' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%trunc_ln134_448 = trunc i8 %select_ln131_105" [src/dec.c:134]   --->   Operation 3035 'trunc' 'trunc_ln134_448' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3036 [1/1] (0.00ns)   --->   "%x_assign_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_446, i1 %tmp_211" [src/dec.c:134]   --->   Operation 3036 'bitconcatenate' 'x_assign_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_106)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_105, i32 6" [src/dec.c:131]   --->   Operation 3037 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_106)   --->   "%xor_ln132_106 = xor i8 %x_assign_63, i8 14" [src/dec.c:132]   --->   Operation 3038 'xor' 'xor_ln132_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3039 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_106 = select i1 %tmp_212, i8 %xor_ln132_106, i8 %x_assign_63" [src/dec.c:131]   --->   Operation 3039 'select' 'select_ln131_106' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3040 [1/1] (0.00ns)   --->   "%trunc_ln134_449 = trunc i8 %select_ln131_106" [src/dec.c:134]   --->   Operation 3040 'trunc' 'trunc_ln134_449' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3041 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_106, i32 7" [src/dec.c:134]   --->   Operation 3041 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3042 [1/1] (0.00ns)   --->   "%trunc_ln134_450 = trunc i8 %select_ln131_106" [src/dec.c:134]   --->   Operation 3042 'trunc' 'trunc_ln134_450' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3043 [1/1] (0.00ns)   --->   "%or_ln134_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_449, i1 %tmp_213" [src/dec.c:134]   --->   Operation 3043 'bitconcatenate' 'or_ln134_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_107)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_100, i32 6" [src/dec.c:131]   --->   Operation 3044 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_107)   --->   "%xor_ln132_107 = xor i8 %x_assign_60, i8 14" [src/dec.c:132]   --->   Operation 3045 'xor' 'xor_ln132_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3046 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_107 = select i1 %tmp_214, i8 %xor_ln132_107, i8 %x_assign_60" [src/dec.c:131]   --->   Operation 3046 'select' 'select_ln131_107' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3047 [1/1] (0.00ns)   --->   "%trunc_ln134_451 = trunc i8 %select_ln131_107" [src/dec.c:134]   --->   Operation 3047 'trunc' 'trunc_ln134_451' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_107, i32 7" [src/dec.c:134]   --->   Operation 3048 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3049 [1/1] (0.00ns)   --->   "%trunc_ln134_452 = trunc i8 %select_ln131_107" [src/dec.c:134]   --->   Operation 3049 'trunc' 'trunc_ln134_452' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3050 [1/1] (0.00ns)   --->   "%or_ln134_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_451, i1 %tmp_215" [src/dec.c:134]   --->   Operation 3050 'bitconcatenate' 'or_ln134_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3051 [1/1] (0.00ns)   --->   "%or_ln124_301 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_437, i1 %tmp_205" [src/dec.c:124]   --->   Operation 3051 'bitconcatenate' 'or_ln124_301' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3052 [1/1] (0.00ns)   --->   "%or_ln124_302 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_441, i1 %tmp_207" [src/dec.c:124]   --->   Operation 3052 'bitconcatenate' 'or_ln124_302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3053 [1/1] (0.00ns)   --->   "%or_ln124_303 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_436, i1 %tmp_205" [src/dec.c:124]   --->   Operation 3053 'bitconcatenate' 'or_ln124_303' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%or_ln124_304 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_440, i1 %tmp_207" [src/dec.c:124]   --->   Operation 3054 'bitconcatenate' 'or_ln124_304' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%or_ln124_305 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_435, i1 %tmp_205" [src/dec.c:124]   --->   Operation 3055 'bitconcatenate' 'or_ln124_305' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%or_ln124_306 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_439, i1 %tmp_207" [src/dec.c:124]   --->   Operation 3056 'bitconcatenate' 'or_ln124_306' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_1373 = xor i8 %x_assign_62, i8 %or_ln134_39" [src/dec.c:124]   --->   Operation 3057 'xor' 'xor_ln124_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%trunc_ln124_172 = trunc i8 %z_40" [src/dec.c:124]   --->   Operation 3058 'trunc' 'trunc_ln124_172' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%xor_ln124_1374 = xor i5 %or_ln124_306, i5 %or_ln124_305" [src/dec.c:124]   --->   Operation 3059 'xor' 'xor_ln124_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%trunc_ln124_173 = trunc i8 %z_40" [src/dec.c:124]   --->   Operation 3060 'trunc' 'trunc_ln124_173' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%xor_ln124_1375 = xor i6 %or_ln124_304, i6 %or_ln124_303" [src/dec.c:124]   --->   Operation 3061 'xor' 'xor_ln124_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1693)   --->   "%trunc_ln124_174 = trunc i8 %z_40" [src/dec.c:124]   --->   Operation 3062 'trunc' 'trunc_ln124_174' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1693)   --->   "%xor_ln124_1376 = xor i7 %or_ln124_302, i7 %or_ln124_301" [src/dec.c:124]   --->   Operation 3063 'xor' 'xor_ln124_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_1377 = xor i8 %xor_ln124_1373, i8 %z_40" [src/dec.c:124]   --->   Operation 3064 'xor' 'xor_ln124_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3065 [1/1] (0.00ns)   --->   "%or_ln124_307 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_445, i1 %tmp_209" [src/dec.c:124]   --->   Operation 3065 'bitconcatenate' 'or_ln124_307' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3066 [1/1] (0.00ns)   --->   "%or_ln124_308 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_430, i1 %tmp_201" [src/dec.c:124]   --->   Operation 3066 'bitconcatenate' 'or_ln124_308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3067 [1/1] (0.00ns)   --->   "%or_ln124_309 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_444, i1 %tmp_209" [src/dec.c:124]   --->   Operation 3067 'bitconcatenate' 'or_ln124_309' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%or_ln124_310 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_429, i1 %tmp_201" [src/dec.c:124]   --->   Operation 3068 'bitconcatenate' 'or_ln124_310' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%or_ln124_311 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_443, i1 %tmp_209" [src/dec.c:124]   --->   Operation 3069 'bitconcatenate' 'or_ln124_311' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%or_ln124_312 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_428, i1 %tmp_201" [src/dec.c:124]   --->   Operation 3070 'bitconcatenate' 'or_ln124_312' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_1378 = xor i8 %x_assign_60, i8 %or_ln134_40" [src/dec.c:124]   --->   Operation 3071 'xor' 'xor_ln124_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%xor_ln124_1380 = xor i5 %or_ln124_312, i5 %or_ln124_311" [src/dec.c:124]   --->   Operation 3072 'xor' 'xor_ln124_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%xor_ln124_1382 = xor i6 %or_ln124_310, i6 %or_ln124_309" [src/dec.c:124]   --->   Operation 3073 'xor' 'xor_ln124_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1693)   --->   "%xor_ln124_1384 = xor i7 %or_ln124_308, i7 %or_ln124_307" [src/dec.c:124]   --->   Operation 3074 'xor' 'xor_ln124_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_1385 = xor i8 %xor_ln124_1378, i8 %xor_ln124_60" [src/dec.c:124]   --->   Operation 3075 'xor' 'xor_ln124_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1693)   --->   "%xor_ln124_1386 = xor i7 %xor_ln124_1376, i7 %trunc_ln124_174" [src/dec.c:124]   --->   Operation 3076 'xor' 'xor_ln124_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1693)   --->   "%xor_ln124_1387 = xor i7 %xor_ln124_1384, i7 %xor_ln124_1383" [src/dec.c:124]   --->   Operation 3077 'xor' 'xor_ln124_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%xor_ln124_1388 = xor i6 %xor_ln124_1375, i6 %trunc_ln124_173" [src/dec.c:124]   --->   Operation 3078 'xor' 'xor_ln124_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1691)   --->   "%xor_ln124_1389 = xor i6 %xor_ln124_1382, i6 %xor_ln124_1381" [src/dec.c:124]   --->   Operation 3079 'xor' 'xor_ln124_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%xor_ln124_1390 = xor i5 %xor_ln124_1374, i5 %trunc_ln124_172" [src/dec.c:124]   --->   Operation 3080 'xor' 'xor_ln124_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1689)   --->   "%xor_ln124_1391 = xor i5 %xor_ln124_1380, i5 %xor_ln124_1379" [src/dec.c:124]   --->   Operation 3081 'xor' 'xor_ln124_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3082 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_84 = xor i8 %xor_ln124_1385, i8 %xor_ln124_1377" [src/dec.c:124]   --->   Operation 3082 'xor' 'xor_ln124_84' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_85)   --->   "%xor_ln124_1394 = xor i8 %xor_ln124_61, i8 %or_ln134_39" [src/dec.c:124]   --->   Operation 3083 'xor' 'xor_ln124_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1702)   --->   "%trunc_ln124_175 = trunc i8 %z_41" [src/dec.c:124]   --->   Operation 3084 'trunc' 'trunc_ln124_175' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1702)   --->   "%xor_ln124_1395 = xor i7 %xor_ln124_1393, i7 %or_ln124_301" [src/dec.c:124]   --->   Operation 3085 'xor' 'xor_ln124_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%trunc_ln124_176 = trunc i8 %z_41" [src/dec.c:124]   --->   Operation 3086 'trunc' 'trunc_ln124_176' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%xor_ln124_1396 = xor i6 %xor_ln124_1392, i6 %or_ln124_303" [src/dec.c:124]   --->   Operation 3087 'xor' 'xor_ln124_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_85)   --->   "%xor_ln124_1397 = xor i8 %xor_ln124_1394, i8 %z_41" [src/dec.c:124]   --->   Operation 3088 'xor' 'xor_ln124_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%or_ln124_313 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_448, i1 %tmp_211" [src/dec.c:124]   --->   Operation 3089 'bitconcatenate' 'or_ln124_313' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3090 [1/1] (0.00ns)   --->   "%or_ln124_314 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_447, i1 %tmp_211" [src/dec.c:124]   --->   Operation 3090 'bitconcatenate' 'or_ln124_314' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_85)   --->   "%xor_ln124_1398 = xor i8 %x_assign_63, i8 %or_ln134_40" [src/dec.c:124]   --->   Operation 3091 'xor' 'xor_ln124_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3092 [1/1] (0.00ns)   --->   "%or_ln124_315 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_433, i1 %tmp_203" [src/dec.c:124]   --->   Operation 3092 'bitconcatenate' 'or_ln124_315' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1702)   --->   "%xor_ln124_1399 = xor i7 %or_ln124_314, i7 %or_ln124_307" [src/dec.c:124]   --->   Operation 3093 'xor' 'xor_ln124_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%or_ln124_316 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_432, i1 %tmp_203" [src/dec.c:124]   --->   Operation 3094 'bitconcatenate' 'or_ln124_316' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%xor_ln124_1400 = xor i6 %or_ln124_313, i6 %or_ln124_309" [src/dec.c:124]   --->   Operation 3095 'xor' 'xor_ln124_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_85)   --->   "%xor_ln124_1401 = xor i8 %xor_ln124_1398, i8 %x_assign_61" [src/dec.c:124]   --->   Operation 3096 'xor' 'xor_ln124_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%xor_ln124_1402 = xor i6 %xor_ln124_1396, i6 %trunc_ln124_176" [src/dec.c:124]   --->   Operation 3097 'xor' 'xor_ln124_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1703)   --->   "%xor_ln124_1403 = xor i6 %xor_ln124_1400, i6 %or_ln124_316" [src/dec.c:124]   --->   Operation 3098 'xor' 'xor_ln124_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1702)   --->   "%xor_ln124_1404 = xor i7 %xor_ln124_1395, i7 %trunc_ln124_175" [src/dec.c:124]   --->   Operation 3099 'xor' 'xor_ln124_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1702)   --->   "%xor_ln124_1405 = xor i7 %xor_ln124_1399, i7 %or_ln124_315" [src/dec.c:124]   --->   Operation 3100 'xor' 'xor_ln124_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3101 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_85 = xor i8 %xor_ln124_1401, i8 %xor_ln124_1397" [src/dec.c:124]   --->   Operation 3101 'xor' 'xor_ln124_85' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3102 [1/1] (0.00ns)   --->   "%or_ln124_317 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_452, i1 %tmp_215" [src/dec.c:124]   --->   Operation 3102 'bitconcatenate' 'or_ln124_317' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_86)   --->   "%xor_ln124_1406 = xor i8 %or_ln134_42, i8 %x_assign_62" [src/dec.c:124]   --->   Operation 3103 'xor' 'xor_ln124_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1716)   --->   "%trunc_ln124_177 = trunc i8 %z_42" [src/dec.c:124]   --->   Operation 3104 'trunc' 'trunc_ln124_177' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1716)   --->   "%xor_ln124_1407 = xor i7 %or_ln124_317, i7 %or_ln124_302" [src/dec.c:124]   --->   Operation 3105 'xor' 'xor_ln124_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_86)   --->   "%xor_ln124_1408 = xor i8 %xor_ln124_1406, i8 %z_42" [src/dec.c:124]   --->   Operation 3106 'xor' 'xor_ln124_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_86)   --->   "%xor_ln124_1410 = xor i8 %x_assign_60, i8 %xor_ln124_62" [src/dec.c:124]   --->   Operation 3107 'xor' 'xor_ln124_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3108 [1/1] (0.00ns)   --->   "%or_ln124_318 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_450, i1 %tmp_213" [src/dec.c:124]   --->   Operation 3108 'bitconcatenate' 'or_ln124_318' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1716)   --->   "%xor_ln124_1411 = xor i7 %or_ln124_308, i7 %xor_ln124_1409" [src/dec.c:124]   --->   Operation 3109 'xor' 'xor_ln124_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_86)   --->   "%xor_ln124_1412 = xor i8 %xor_ln124_1410, i8 %or_ln134_41" [src/dec.c:124]   --->   Operation 3110 'xor' 'xor_ln124_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1716)   --->   "%xor_ln124_1413 = xor i7 %xor_ln124_1407, i7 %trunc_ln124_177" [src/dec.c:124]   --->   Operation 3111 'xor' 'xor_ln124_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1716)   --->   "%xor_ln124_1414 = xor i7 %xor_ln124_1411, i7 %or_ln124_318" [src/dec.c:124]   --->   Operation 3112 'xor' 'xor_ln124_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3113 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_86 = xor i8 %xor_ln124_1412, i8 %xor_ln124_1408" [src/dec.c:124]   --->   Operation 3113 'xor' 'xor_ln124_86' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_87)   --->   "%xor_ln124_1415 = xor i8 %x_assign_61, i8 %or_ln134_42" [src/dec.c:124]   --->   Operation 3114 'xor' 'xor_ln124_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1725)   --->   "%trunc_ln124_178 = trunc i8 %z_43" [src/dec.c:124]   --->   Operation 3115 'trunc' 'trunc_ln124_178' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1725)   --->   "%xor_ln124_1416 = xor i7 %or_ln124_315, i7 %or_ln124_317" [src/dec.c:124]   --->   Operation 3116 'xor' 'xor_ln124_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_87)   --->   "%xor_ln124_1417 = xor i8 %xor_ln124_1415, i8 %z_43" [src/dec.c:124]   --->   Operation 3117 'xor' 'xor_ln124_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_87)   --->   "%xor_ln124_1419 = xor i8 %x_assign_63, i8 %xor_ln124_63" [src/dec.c:124]   --->   Operation 3118 'xor' 'xor_ln124_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1725)   --->   "%xor_ln124_1420 = xor i7 %or_ln124_314, i7 %xor_ln124_1418" [src/dec.c:124]   --->   Operation 3119 'xor' 'xor_ln124_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_87)   --->   "%xor_ln124_1421 = xor i8 %xor_ln124_1419, i8 %or_ln134_41" [src/dec.c:124]   --->   Operation 3120 'xor' 'xor_ln124_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1725)   --->   "%xor_ln124_1422 = xor i7 %xor_ln124_1416, i7 %trunc_ln124_178" [src/dec.c:124]   --->   Operation 3121 'xor' 'xor_ln124_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1725)   --->   "%xor_ln124_1423 = xor i7 %xor_ln124_1420, i7 %or_ln124_318" [src/dec.c:124]   --->   Operation 3122 'xor' 'xor_ln124_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3123 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_87 = xor i8 %xor_ln124_1421, i8 %xor_ln124_1417" [src/dec.c:124]   --->   Operation 3123 'xor' 'xor_ln124_87' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%trunc_ln134_565 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 3124 'trunc' 'trunc_ln134_565' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%trunc_ln134_566 = trunc i8 %select_ln131_137" [src/dec.c:134]   --->   Operation 3125 'trunc' 'trunc_ln134_566' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3126 [1/1] (0.00ns)   --->   "%or_ln134_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_560, i1 %tmp_275" [src/dec.c:134]   --->   Operation 3126 'bitconcatenate' 'or_ln134_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%trunc_ln134_573 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 3127 'trunc' 'trunc_ln134_573' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%trunc_ln134_574 = trunc i8 %select_ln131_139" [src/dec.c:134]   --->   Operation 3128 'trunc' 'trunc_ln134_574' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3129 [1/1] (0.00ns)   --->   "%or_ln134_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_568, i1 %tmp_279" [src/dec.c:134]   --->   Operation 3129 'bitconcatenate' 'or_ln134_54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3130 [1/1] (0.00ns)   --->   "%or_ln124_387 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_564, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3130 'bitconcatenate' 'or_ln124_387' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3131 [1/1] (0.00ns)   --->   "%or_ln124_388 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_563, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3131 'bitconcatenate' 'or_ln124_388' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3132 [1/1] (0.00ns)   --->   "%or_ln124_389 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_562, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3132 'bitconcatenate' 'or_ln124_389' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3133 [1/1] (0.00ns)   --->   "%or_ln124_390 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_561, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3133 'bitconcatenate' 'or_ln124_390' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%or_ln124_391 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_566, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3134 'bitconcatenate' 'or_ln124_391' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%or_ln124_392 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_565, i1 %tmp_275" [src/dec.c:124]   --->   Operation 3135 'bitconcatenate' 'or_ln124_392' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_109)   --->   "%xor_ln124_1581 = xor i8 %xor_ln124_69, i8 %or_ln134_53" [src/dec.c:124]   --->   Operation 3136 'xor' 'xor_ln124_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%trunc_ln124_202 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3137 'trunc' 'trunc_ln124_202' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%xor_ln124_1582 = xor i2 %xor_ln124_1580, i2 %or_ln124_392" [src/dec.c:124]   --->   Operation 3138 'xor' 'xor_ln124_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%trunc_ln124_203 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3139 'trunc' 'trunc_ln124_203' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%xor_ln124_1583 = xor i3 %xor_ln124_1579, i3 %or_ln124_391" [src/dec.c:124]   --->   Operation 3140 'xor' 'xor_ln124_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1775)   --->   "%trunc_ln124_204 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3141 'trunc' 'trunc_ln124_204' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1775)   --->   "%xor_ln124_1584 = xor i4 %xor_ln124_1578, i4 %or_ln124_390" [src/dec.c:124]   --->   Operation 3142 'xor' 'xor_ln124_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1776)   --->   "%trunc_ln124_205 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3143 'trunc' 'trunc_ln124_205' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1776)   --->   "%xor_ln124_1585 = xor i5 %xor_ln124_1577, i5 %or_ln124_389" [src/dec.c:124]   --->   Operation 3144 'xor' 'xor_ln124_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1777)   --->   "%trunc_ln124_206 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3145 'trunc' 'trunc_ln124_206' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1777)   --->   "%xor_ln124_1586 = xor i6 %xor_ln124_1576, i6 %or_ln124_388" [src/dec.c:124]   --->   Operation 3146 'xor' 'xor_ln124_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1778)   --->   "%trunc_ln124_207 = trunc i8 %z_53" [src/dec.c:124]   --->   Operation 3147 'trunc' 'trunc_ln124_207' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1778)   --->   "%xor_ln124_1587 = xor i7 %xor_ln124_1575, i7 %or_ln124_387" [src/dec.c:124]   --->   Operation 3148 'xor' 'xor_ln124_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_109)   --->   "%xor_ln124_1588 = xor i8 %xor_ln124_1581, i8 %z_53" [src/dec.c:124]   --->   Operation 3149 'xor' 'xor_ln124_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3150 [1/1] (0.00ns)   --->   "%or_ln124_393 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_572, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3150 'bitconcatenate' 'or_ln124_393' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3151 [1/1] (0.00ns)   --->   "%or_ln124_394 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_571, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3151 'bitconcatenate' 'or_ln124_394' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3152 [1/1] (0.00ns)   --->   "%or_ln124_395 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_570, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3152 'bitconcatenate' 'or_ln124_395' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3153 [1/1] (0.00ns)   --->   "%or_ln124_396 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_569, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3153 'bitconcatenate' 'or_ln124_396' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%or_ln124_397 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_574, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3154 'bitconcatenate' 'or_ln124_397' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%or_ln124_398 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_573, i1 %tmp_279" [src/dec.c:124]   --->   Operation 3155 'bitconcatenate' 'or_ln124_398' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_109)   --->   "%xor_ln124_1589 = xor i8 %x_assign_78, i8 %or_ln134_54" [src/dec.c:124]   --->   Operation 3156 'xor' 'xor_ln124_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%xor_ln124_1590 = xor i2 %or_ln124_386, i2 %or_ln124_398" [src/dec.c:124]   --->   Operation 3157 'xor' 'xor_ln124_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%xor_ln124_1591 = xor i3 %or_ln124_384, i3 %or_ln124_397" [src/dec.c:124]   --->   Operation 3158 'xor' 'xor_ln124_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1775)   --->   "%xor_ln124_1592 = xor i4 %or_ln124_382, i4 %or_ln124_396" [src/dec.c:124]   --->   Operation 3159 'xor' 'xor_ln124_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1776)   --->   "%xor_ln124_1593 = xor i5 %or_ln124_380, i5 %or_ln124_395" [src/dec.c:124]   --->   Operation 3160 'xor' 'xor_ln124_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1777)   --->   "%xor_ln124_1594 = xor i6 %or_ln124_378, i6 %or_ln124_394" [src/dec.c:124]   --->   Operation 3161 'xor' 'xor_ln124_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1778)   --->   "%xor_ln124_1595 = xor i7 %or_ln124_376, i7 %or_ln124_393" [src/dec.c:124]   --->   Operation 3162 'xor' 'xor_ln124_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_109)   --->   "%xor_ln124_1596 = xor i8 %xor_ln124_1589, i8 %x_assign_79" [src/dec.c:124]   --->   Operation 3163 'xor' 'xor_ln124_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1778)   --->   "%xor_ln124_1597 = xor i7 %xor_ln124_1587, i7 %trunc_ln124_207" [src/dec.c:124]   --->   Operation 3164 'xor' 'xor_ln124_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1778)   --->   "%xor_ln124_1598 = xor i7 %xor_ln124_1595, i7 %or_ln124_364" [src/dec.c:124]   --->   Operation 3165 'xor' 'xor_ln124_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1777)   --->   "%xor_ln124_1599 = xor i6 %xor_ln124_1586, i6 %trunc_ln124_206" [src/dec.c:124]   --->   Operation 3166 'xor' 'xor_ln124_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1777)   --->   "%xor_ln124_1600 = xor i6 %xor_ln124_1594, i6 %or_ln124_366" [src/dec.c:124]   --->   Operation 3167 'xor' 'xor_ln124_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1776)   --->   "%xor_ln124_1601 = xor i5 %xor_ln124_1585, i5 %trunc_ln124_205" [src/dec.c:124]   --->   Operation 3168 'xor' 'xor_ln124_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1776)   --->   "%xor_ln124_1602 = xor i5 %xor_ln124_1593, i5 %or_ln124_368" [src/dec.c:124]   --->   Operation 3169 'xor' 'xor_ln124_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1775)   --->   "%xor_ln124_1603 = xor i4 %xor_ln124_1584, i4 %trunc_ln124_204" [src/dec.c:124]   --->   Operation 3170 'xor' 'xor_ln124_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1775)   --->   "%xor_ln124_1604 = xor i4 %xor_ln124_1592, i4 %or_ln124_370" [src/dec.c:124]   --->   Operation 3171 'xor' 'xor_ln124_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%xor_ln124_1605 = xor i3 %xor_ln124_1583, i3 %trunc_ln124_203" [src/dec.c:124]   --->   Operation 3172 'xor' 'xor_ln124_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1774)   --->   "%xor_ln124_1606 = xor i3 %xor_ln124_1591, i3 %or_ln124_372" [src/dec.c:124]   --->   Operation 3173 'xor' 'xor_ln124_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%xor_ln124_1607 = xor i2 %xor_ln124_1582, i2 %trunc_ln124_202" [src/dec.c:124]   --->   Operation 3174 'xor' 'xor_ln124_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1773)   --->   "%xor_ln124_1608 = xor i2 %xor_ln124_1590, i2 %or_ln124_374" [src/dec.c:124]   --->   Operation 3175 'xor' 'xor_ln124_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_109 = xor i8 %xor_ln124_1596, i8 %xor_ln124_1588" [src/dec.c:124]   --->   Operation 3176 'xor' 'xor_ln124_109' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_111)   --->   "%xor_ln124_1642 = xor i8 %or_ln134_53, i8 %xor_ln124_71" [src/dec.c:124]   --->   Operation 3177 'xor' 'xor_ln124_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1842)   --->   "%trunc_ln124_213 = trunc i8 %z_55" [src/dec.c:124]   --->   Operation 3178 'trunc' 'trunc_ln124_213' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1842)   --->   "%xor_ln124_1643 = xor i4 %or_ln124_390, i4 %xor_ln124_1641" [src/dec.c:124]   --->   Operation 3179 'xor' 'xor_ln124_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1843)   --->   "%trunc_ln124_214 = trunc i8 %z_55" [src/dec.c:124]   --->   Operation 3180 'trunc' 'trunc_ln124_214' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1843)   --->   "%xor_ln124_1644 = xor i5 %or_ln124_389, i5 %xor_ln124_1640" [src/dec.c:124]   --->   Operation 3181 'xor' 'xor_ln124_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1844)   --->   "%trunc_ln124_215 = trunc i8 %z_55" [src/dec.c:124]   --->   Operation 3182 'trunc' 'trunc_ln124_215' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1844)   --->   "%xor_ln124_1645 = xor i6 %or_ln124_388, i6 %xor_ln124_1639" [src/dec.c:124]   --->   Operation 3183 'xor' 'xor_ln124_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1845)   --->   "%trunc_ln124_216 = trunc i8 %z_55" [src/dec.c:124]   --->   Operation 3184 'trunc' 'trunc_ln124_216' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1845)   --->   "%xor_ln124_1646 = xor i7 %or_ln124_387, i7 %xor_ln124_1638" [src/dec.c:124]   --->   Operation 3185 'xor' 'xor_ln124_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_111)   --->   "%xor_ln124_1647 = xor i8 %xor_ln124_1642, i8 %z_55" [src/dec.c:124]   --->   Operation 3186 'xor' 'xor_ln124_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_111)   --->   "%xor_ln124_1648 = xor i8 %x_assign_76, i8 %or_ln134_54" [src/dec.c:124]   --->   Operation 3187 'xor' 'xor_ln124_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1842)   --->   "%xor_ln124_1649 = xor i4 %or_ln124_405, i4 %or_ln124_396" [src/dec.c:124]   --->   Operation 3188 'xor' 'xor_ln124_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1843)   --->   "%xor_ln124_1650 = xor i5 %or_ln124_406, i5 %or_ln124_395" [src/dec.c:124]   --->   Operation 3189 'xor' 'xor_ln124_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1844)   --->   "%xor_ln124_1651 = xor i6 %or_ln124_407, i6 %or_ln124_394" [src/dec.c:124]   --->   Operation 3190 'xor' 'xor_ln124_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1845)   --->   "%xor_ln124_1652 = xor i7 %or_ln124_408, i7 %or_ln124_393" [src/dec.c:124]   --->   Operation 3191 'xor' 'xor_ln124_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_111)   --->   "%xor_ln124_1653 = xor i8 %xor_ln124_1648, i8 %x_assign_81" [src/dec.c:124]   --->   Operation 3192 'xor' 'xor_ln124_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1845)   --->   "%xor_ln124_1654 = xor i7 %xor_ln124_1646, i7 %trunc_ln124_216" [src/dec.c:124]   --->   Operation 3193 'xor' 'xor_ln124_1654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1845)   --->   "%xor_ln124_1655 = xor i7 %xor_ln124_1652, i7 %or_ln124_399" [src/dec.c:124]   --->   Operation 3194 'xor' 'xor_ln124_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1844)   --->   "%xor_ln124_1656 = xor i6 %xor_ln124_1645, i6 %trunc_ln124_215" [src/dec.c:124]   --->   Operation 3195 'xor' 'xor_ln124_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1844)   --->   "%xor_ln124_1657 = xor i6 %xor_ln124_1651, i6 %or_ln124_400" [src/dec.c:124]   --->   Operation 3196 'xor' 'xor_ln124_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1843)   --->   "%xor_ln124_1658 = xor i5 %xor_ln124_1644, i5 %trunc_ln124_214" [src/dec.c:124]   --->   Operation 3197 'xor' 'xor_ln124_1658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1843)   --->   "%xor_ln124_1659 = xor i5 %xor_ln124_1650, i5 %or_ln124_401" [src/dec.c:124]   --->   Operation 3198 'xor' 'xor_ln124_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1842)   --->   "%xor_ln124_1660 = xor i4 %xor_ln124_1643, i4 %trunc_ln124_213" [src/dec.c:124]   --->   Operation 3199 'xor' 'xor_ln124_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1842)   --->   "%xor_ln124_1661 = xor i4 %xor_ln124_1649, i4 %or_ln124_402" [src/dec.c:124]   --->   Operation 3200 'xor' 'xor_ln124_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3201 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_111 = xor i8 %xor_ln124_1653, i8 %xor_ln124_1647" [src/dec.c:124]   --->   Operation 3201 'xor' 'xor_ln124_111' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3202 [1/1] (0.99ns)   --->   "%xor_ln124_121 = xor i8 %xor_ln124_109, i8 114" [src/dec.c:124]   --->   Operation 3202 'xor' 'xor_ln124_121' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3203 [1/1] (0.99ns)   --->   "%xor_ln124_123 = xor i8 %xor_ln124_111, i8 162" [src/dec.c:124]   --->   Operation 3203 'xor' 'xor_ln124_123' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3204 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i8 %xor_ln124_121" [src/dec.c:174->src/dec.c:195]   --->   Operation 3204 'zext' 'zext_ln174_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3205 [1/1] (0.00ns)   --->   "%clefia_s0_addr_30 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_7" [src/dec.c:174->src/dec.c:195]   --->   Operation 3205 'getelementptr' 'clefia_s0_addr_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3206 [2/2] (3.25ns)   --->   "%z_61 = load i8 %clefia_s0_addr_30" [src/dec.c:174->src/dec.c:195]   --->   Operation 3206 'load' 'z_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln176_7 = zext i8 %xor_ln124_123" [src/dec.c:176->src/dec.c:195]   --->   Operation 3207 'zext' 'zext_ln176_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3208 [1/1] (0.00ns)   --->   "%clefia_s0_addr_31 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_7" [src/dec.c:176->src/dec.c:195]   --->   Operation 3208 'getelementptr' 'clefia_s0_addr_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3209 [2/2] (3.25ns)   --->   "%z_63 = load i8 %clefia_s0_addr_31" [src/dec.c:176->src/dec.c:195]   --->   Operation 3209 'load' 'z_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 3210 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1689 = xor i5 %xor_ln124_1391, i5 %xor_ln124_1390" [src/dec.c:124]   --->   Operation 3210 'xor' 'xor_ln124_1689' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3211 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1691 = xor i6 %xor_ln124_1389, i6 %xor_ln124_1388" [src/dec.c:124]   --->   Operation 3211 'xor' 'xor_ln124_1691' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3212 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1693 = xor i7 %xor_ln124_1387, i7 %xor_ln124_1386" [src/dec.c:124]   --->   Operation 3212 'xor' 'xor_ln124_1693' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3213 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1702 = xor i7 %xor_ln124_1405, i7 %xor_ln124_1404" [src/dec.c:124]   --->   Operation 3213 'xor' 'xor_ln124_1702' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3214 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1703 = xor i6 %xor_ln124_1403, i6 %xor_ln124_1402" [src/dec.c:124]   --->   Operation 3214 'xor' 'xor_ln124_1703' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3215 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1716 = xor i7 %xor_ln124_1414, i7 %xor_ln124_1413" [src/dec.c:124]   --->   Operation 3215 'xor' 'xor_ln124_1716' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3216 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1725 = xor i7 %xor_ln124_1423, i7 %xor_ln124_1422" [src/dec.c:124]   --->   Operation 3216 'xor' 'xor_ln124_1725' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3217 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1773 = xor i2 %xor_ln124_1608, i2 %xor_ln124_1607" [src/dec.c:124]   --->   Operation 3217 'xor' 'xor_ln124_1773' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3218 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1774 = xor i3 %xor_ln124_1606, i3 %xor_ln124_1605" [src/dec.c:124]   --->   Operation 3218 'xor' 'xor_ln124_1774' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3219 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1775 = xor i4 %xor_ln124_1604, i4 %xor_ln124_1603" [src/dec.c:124]   --->   Operation 3219 'xor' 'xor_ln124_1775' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3220 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1776 = xor i5 %xor_ln124_1602, i5 %xor_ln124_1601" [src/dec.c:124]   --->   Operation 3220 'xor' 'xor_ln124_1776' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3221 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1777 = xor i6 %xor_ln124_1600, i6 %xor_ln124_1599" [src/dec.c:124]   --->   Operation 3221 'xor' 'xor_ln124_1777' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3222 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1778 = xor i7 %xor_ln124_1598, i7 %xor_ln124_1597" [src/dec.c:124]   --->   Operation 3222 'xor' 'xor_ln124_1778' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3223 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1842 = xor i4 %xor_ln124_1661, i4 %xor_ln124_1660" [src/dec.c:124]   --->   Operation 3223 'xor' 'xor_ln124_1842' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3224 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1843 = xor i5 %xor_ln124_1659, i5 %xor_ln124_1658" [src/dec.c:124]   --->   Operation 3224 'xor' 'xor_ln124_1843' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3225 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1844 = xor i6 %xor_ln124_1657, i6 %xor_ln124_1656" [src/dec.c:124]   --->   Operation 3225 'xor' 'xor_ln124_1844' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3226 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1845 = xor i7 %xor_ln124_1655, i7 %xor_ln124_1654" [src/dec.c:124]   --->   Operation 3226 'xor' 'xor_ln124_1845' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3227 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i8 %rk, i64 0, i64 1" [src/dec.c:117]   --->   Operation 3227 'getelementptr' 'rk_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3228 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load, i8 %rk_addr" [src/dec.c:117]   --->   Operation 3228 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_36 : Operation 3229 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_1, i8 %rk_addr_1" [src/dec.c:117]   --->   Operation 3229 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_36 : Operation 3230 [1/2] (2.32ns)   --->   "%ct_load = load i4 %ct_addr" [src/dec.c:117]   --->   Operation 3230 'load' 'ct_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_36 : Operation 3231 [1/1] (0.00ns)   --->   "%ct_addr_1 = getelementptr i8 %ct, i64 0, i64 1" [src/dec.c:117]   --->   Operation 3231 'getelementptr' 'ct_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3232 [2/2] (2.32ns)   --->   "%ct_load_1 = load i4 %ct_addr_1" [src/dec.c:117]   --->   Operation 3232 'load' 'ct_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 37 <SV = 36> <Delay = 6.99>
ST_37 : Operation 3233 [1/1] (0.99ns)   --->   "%xor_ln124_96 = xor i8 %xor_ln124_84, i8 90" [src/dec.c:124]   --->   Operation 3233 'xor' 'xor_ln124_96' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3234 [1/1] (0.99ns)   --->   "%xor_ln124_97 = xor i8 %xor_ln124_85, i8 180" [src/dec.c:124]   --->   Operation 3234 'xor' 'xor_ln124_97' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3235 [1/1] (0.99ns)   --->   "%xor_ln124_98 = xor i8 %xor_ln124_86, i8 37" [src/dec.c:124]   --->   Operation 3235 'xor' 'xor_ln124_98' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3236 [1/1] (0.99ns)   --->   "%xor_ln124_99 = xor i8 %xor_ln124_87, i8 84" [src/dec.c:124]   --->   Operation 3236 'xor' 'xor_ln124_99' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln150_6 = zext i8 %xor_ln124_96" [src/dec.c:150->src/dec.c:194]   --->   Operation 3237 'zext' 'zext_ln150_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3238 [1/1] (0.00ns)   --->   "%clefia_s0_addr_24 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_6" [src/dec.c:150->src/dec.c:194]   --->   Operation 3238 'getelementptr' 'clefia_s0_addr_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3239 [2/2] (3.25ns)   --->   "%z_48 = load i8 %clefia_s0_addr_24" [src/dec.c:150->src/dec.c:194]   --->   Operation 3239 'load' 'z_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln151_6 = zext i8 %xor_ln124_97" [src/dec.c:151->src/dec.c:194]   --->   Operation 3240 'zext' 'zext_ln151_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3241 [1/1] (0.00ns)   --->   "%clefia_s1_addr_24 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_6" [src/dec.c:151->src/dec.c:194]   --->   Operation 3241 'getelementptr' 'clefia_s1_addr_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3242 [2/2] (3.25ns)   --->   "%z_49 = load i8 %clefia_s1_addr_24" [src/dec.c:151->src/dec.c:194]   --->   Operation 3242 'load' 'z_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln152_6 = zext i8 %xor_ln124_98" [src/dec.c:152->src/dec.c:194]   --->   Operation 3243 'zext' 'zext_ln152_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3244 [1/1] (0.00ns)   --->   "%clefia_s0_addr_25 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_6" [src/dec.c:152->src/dec.c:194]   --->   Operation 3244 'getelementptr' 'clefia_s0_addr_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3245 [2/2] (3.25ns)   --->   "%z_50 = load i8 %clefia_s0_addr_25" [src/dec.c:152->src/dec.c:194]   --->   Operation 3245 'load' 'z_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln153_6 = zext i8 %xor_ln124_99" [src/dec.c:153->src/dec.c:194]   --->   Operation 3246 'zext' 'zext_ln153_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3247 [1/1] (0.00ns)   --->   "%clefia_s1_addr_25 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_6" [src/dec.c:153->src/dec.c:194]   --->   Operation 3247 'getelementptr' 'clefia_s1_addr_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3248 [2/2] (3.25ns)   --->   "%z_51 = load i8 %clefia_s1_addr_25" [src/dec.c:153->src/dec.c:194]   --->   Operation 3248 'load' 'z_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3249 [1/1] (0.99ns)   --->   "%xor_ln124_120 = xor i8 %xor_ln124_108, i8 121" [src/dec.c:124]   --->   Operation 3249 'xor' 'xor_ln124_120' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3250 [1/1] (0.99ns)   --->   "%xor_ln124_122 = xor i8 %xor_ln124_110, i8 178" [src/dec.c:124]   --->   Operation 3250 'xor' 'xor_ln124_122' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3251 [1/1] (0.00ns)   --->   "%zext_ln173_7 = zext i8 %xor_ln124_120" [src/dec.c:173->src/dec.c:195]   --->   Operation 3251 'zext' 'zext_ln173_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3252 [1/1] (0.00ns)   --->   "%clefia_s1_addr_30 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_7" [src/dec.c:173->src/dec.c:195]   --->   Operation 3252 'getelementptr' 'clefia_s1_addr_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3253 [2/2] (3.25ns)   --->   "%z_60 = load i8 %clefia_s1_addr_30" [src/dec.c:173->src/dec.c:195]   --->   Operation 3253 'load' 'z_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3254 [1/2] (3.25ns)   --->   "%z_61 = load i8 %clefia_s0_addr_30" [src/dec.c:174->src/dec.c:195]   --->   Operation 3254 'load' 'z_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln175_7 = zext i8 %xor_ln124_122" [src/dec.c:175->src/dec.c:195]   --->   Operation 3255 'zext' 'zext_ln175_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3256 [1/1] (0.00ns)   --->   "%clefia_s1_addr_31 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_7" [src/dec.c:175->src/dec.c:195]   --->   Operation 3256 'getelementptr' 'clefia_s1_addr_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3257 [2/2] (3.25ns)   --->   "%z_62 = load i8 %clefia_s1_addr_31" [src/dec.c:175->src/dec.c:195]   --->   Operation 3257 'load' 'z_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3258 [1/2] (3.25ns)   --->   "%z_63 = load i8 %clefia_s0_addr_31" [src/dec.c:176->src/dec.c:195]   --->   Operation 3258 'load' 'z_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_148)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_61, i32 7" [src/dec.c:131]   --->   Operation 3259 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_148)   --->   "%xor_ln132_148 = xor i8 %z_61, i8 14" [src/dec.c:132]   --->   Operation 3260 'xor' 'xor_ln132_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3261 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_148 = select i1 %tmp_296, i8 %xor_ln132_148, i8 %z_61" [src/dec.c:131]   --->   Operation 3261 'select' 'select_ln131_148' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3262 [1/1] (0.00ns)   --->   "%trunc_ln134_587 = trunc i8 %select_ln131_148" [src/dec.c:134]   --->   Operation 3262 'trunc' 'trunc_ln134_587' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_148, i32 7" [src/dec.c:134]   --->   Operation 3263 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3264 [1/1] (0.00ns)   --->   "%trunc_ln134_588 = trunc i8 %select_ln131_148" [src/dec.c:134]   --->   Operation 3264 'trunc' 'trunc_ln134_588' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3265 [1/1] (0.00ns)   --->   "%x_assign_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_587, i1 %tmp_297" [src/dec.c:134]   --->   Operation 3265 'bitconcatenate' 'x_assign_88' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_149)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_148, i32 6" [src/dec.c:131]   --->   Operation 3266 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_149)   --->   "%xor_ln132_149 = xor i8 %x_assign_88, i8 14" [src/dec.c:132]   --->   Operation 3267 'xor' 'xor_ln132_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3268 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_149 = select i1 %tmp_298, i8 %xor_ln132_149, i8 %x_assign_88" [src/dec.c:131]   --->   Operation 3268 'select' 'select_ln131_149' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3269 [1/1] (0.00ns)   --->   "%trunc_ln134_589 = trunc i8 %select_ln131_149" [src/dec.c:134]   --->   Operation 3269 'trunc' 'trunc_ln134_589' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_149, i32 7" [src/dec.c:134]   --->   Operation 3270 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3271 [1/1] (0.00ns)   --->   "%x_assign_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_589, i1 %tmp_299" [src/dec.c:134]   --->   Operation 3271 'bitconcatenate' 'x_assign_89' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_150)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_149, i32 6" [src/dec.c:131]   --->   Operation 3272 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_150)   --->   "%xor_ln132_150 = xor i8 %x_assign_89, i8 14" [src/dec.c:132]   --->   Operation 3273 'xor' 'xor_ln132_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3274 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_150 = select i1 %tmp_300, i8 %xor_ln132_150, i8 %x_assign_89" [src/dec.c:131]   --->   Operation 3274 'select' 'select_ln131_150' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3275 [1/1] (0.00ns)   --->   "%trunc_ln134_590 = trunc i8 %select_ln131_150" [src/dec.c:134]   --->   Operation 3275 'trunc' 'trunc_ln134_590' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3276 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_150, i32 7" [src/dec.c:134]   --->   Operation 3276 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln134_593 = trunc i8 %select_ln131_150" [src/dec.c:134]   --->   Operation 3277 'trunc' 'trunc_ln134_593' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_152)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_63, i32 7" [src/dec.c:131]   --->   Operation 3278 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_152)   --->   "%xor_ln132_152 = xor i8 %z_63, i8 14" [src/dec.c:132]   --->   Operation 3279 'xor' 'xor_ln132_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3280 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_152 = select i1 %tmp_304, i8 %xor_ln132_152, i8 %z_63" [src/dec.c:131]   --->   Operation 3280 'select' 'select_ln131_152' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3281 [1/1] (0.00ns)   --->   "%trunc_ln134_598 = trunc i8 %select_ln131_152" [src/dec.c:134]   --->   Operation 3281 'trunc' 'trunc_ln134_598' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_152, i32 7" [src/dec.c:134]   --->   Operation 3282 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3283 [1/1] (0.00ns)   --->   "%trunc_ln134_600 = trunc i8 %select_ln131_152" [src/dec.c:134]   --->   Operation 3283 'trunc' 'trunc_ln134_600' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3284 [1/1] (0.00ns)   --->   "%trunc_ln134_601 = trunc i8 %select_ln131_152" [src/dec.c:134]   --->   Operation 3284 'trunc' 'trunc_ln134_601' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3285 [1/1] (0.00ns)   --->   "%x_assign_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_598, i1 %tmp_305" [src/dec.c:134]   --->   Operation 3285 'bitconcatenate' 'x_assign_91' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_153)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_152, i32 6" [src/dec.c:131]   --->   Operation 3286 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_153)   --->   "%xor_ln132_153 = xor i8 %x_assign_91, i8 14" [src/dec.c:132]   --->   Operation 3287 'xor' 'xor_ln132_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3288 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_153 = select i1 %tmp_306, i8 %xor_ln132_153, i8 %x_assign_91" [src/dec.c:131]   --->   Operation 3288 'select' 'select_ln131_153' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3289 [1/1] (0.00ns)   --->   "%trunc_ln134_602 = trunc i8 %select_ln131_153" [src/dec.c:134]   --->   Operation 3289 'trunc' 'trunc_ln134_602' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_153, i32 7" [src/dec.c:134]   --->   Operation 3290 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3291 [1/1] (0.00ns)   --->   "%x_assign_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_602, i1 %tmp_307" [src/dec.c:134]   --->   Operation 3291 'bitconcatenate' 'x_assign_92' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_154)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_153, i32 6" [src/dec.c:131]   --->   Operation 3292 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_154)   --->   "%xor_ln132_154 = xor i8 %x_assign_92, i8 14" [src/dec.c:132]   --->   Operation 3293 'xor' 'xor_ln132_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3294 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_154 = select i1 %tmp_308, i8 %xor_ln132_154, i8 %x_assign_92" [src/dec.c:131]   --->   Operation 3294 'select' 'select_ln131_154' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3295 [1/1] (0.00ns)   --->   "%trunc_ln134_603 = trunc i8 %select_ln131_154" [src/dec.c:134]   --->   Operation 3295 'trunc' 'trunc_ln134_603' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_154, i32 7" [src/dec.c:134]   --->   Operation 3296 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3297 [1/1] (0.00ns)   --->   "%trunc_ln134_606 = trunc i8 %select_ln131_154" [src/dec.c:134]   --->   Operation 3297 'trunc' 'trunc_ln134_606' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3298 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i8 %rk, i64 0, i64 2" [src/dec.c:117]   --->   Operation 3298 'getelementptr' 'rk_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3299 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_2, i8 %rk_addr_2" [src/dec.c:117]   --->   Operation 3299 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_37 : Operation 3300 [1/2] (2.32ns)   --->   "%ct_load_1 = load i4 %ct_addr_1" [src/dec.c:117]   --->   Operation 3300 'load' 'ct_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 3301 [1/1] (0.00ns)   --->   "%ct_addr_2 = getelementptr i8 %ct, i64 0, i64 2" [src/dec.c:117]   --->   Operation 3301 'getelementptr' 'ct_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3302 [2/2] (2.32ns)   --->   "%ct_load_2 = load i4 %ct_addr_2" [src/dec.c:117]   --->   Operation 3302 'load' 'ct_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 3303 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [src/dec.c:124]   --->   Operation 3303 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 38 <SV = 37> <Delay = 6.99>
ST_38 : Operation 3304 [1/2] (3.25ns)   --->   "%z_48 = load i8 %clefia_s0_addr_24" [src/dec.c:150->src/dec.c:194]   --->   Operation 3304 'load' 'z_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3305 [1/2] (3.25ns)   --->   "%z_49 = load i8 %clefia_s1_addr_24" [src/dec.c:151->src/dec.c:194]   --->   Operation 3305 'load' 'z_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3306 [1/2] (3.25ns)   --->   "%z_50 = load i8 %clefia_s0_addr_25" [src/dec.c:152->src/dec.c:194]   --->   Operation 3306 'load' 'z_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3307 [1/2] (3.25ns)   --->   "%z_51 = load i8 %clefia_s1_addr_25" [src/dec.c:153->src/dec.c:194]   --->   Operation 3307 'load' 'z_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_120)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_49, i32 7" [src/dec.c:131]   --->   Operation 3308 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_120)   --->   "%xor_ln132_120 = xor i8 %z_49, i8 14" [src/dec.c:132]   --->   Operation 3309 'xor' 'xor_ln132_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3310 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_120 = select i1 %tmp_240, i8 %xor_ln132_120, i8 %z_49" [src/dec.c:131]   --->   Operation 3310 'select' 'select_ln131_120' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln134_469 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3311 'trunc' 'trunc_ln134_469' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3312 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_120, i32 7" [src/dec.c:134]   --->   Operation 3312 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%trunc_ln134_470 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3313 'trunc' 'trunc_ln134_470' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%trunc_ln134_471 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3314 'trunc' 'trunc_ln134_471' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%trunc_ln134_472 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3315 'trunc' 'trunc_ln134_472' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%trunc_ln134_473 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3316 'trunc' 'trunc_ln134_473' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3317 [1/1] (0.00ns)   --->   "%trunc_ln134_474 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3317 'trunc' 'trunc_ln134_474' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3318 [1/1] (0.00ns)   --->   "%trunc_ln134_475 = trunc i8 %select_ln131_120" [src/dec.c:134]   --->   Operation 3318 'trunc' 'trunc_ln134_475' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3319 [1/1] (0.00ns)   --->   "%x_assign_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_469, i1 %tmp_241" [src/dec.c:134]   --->   Operation 3319 'bitconcatenate' 'x_assign_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_121)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_50, i32 7" [src/dec.c:131]   --->   Operation 3320 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_121)   --->   "%xor_ln132_121 = xor i8 %z_50, i8 14" [src/dec.c:132]   --->   Operation 3321 'xor' 'xor_ln132_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3322 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_121 = select i1 %tmp_242, i8 %xor_ln132_121, i8 %z_50" [src/dec.c:131]   --->   Operation 3322 'select' 'select_ln131_121' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln134_476 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3323 'trunc' 'trunc_ln134_476' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3324 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_121, i32 7" [src/dec.c:134]   --->   Operation 3324 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%trunc_ln134_477 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3325 'trunc' 'trunc_ln134_477' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%trunc_ln134_478 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3326 'trunc' 'trunc_ln134_478' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%trunc_ln134_479 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3327 'trunc' 'trunc_ln134_479' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%trunc_ln134_480 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3328 'trunc' 'trunc_ln134_480' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%trunc_ln134_481 = trunc i8 %select_ln131_121" [src/dec.c:134]   --->   Operation 3329 'trunc' 'trunc_ln134_481' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3330 [1/1] (0.00ns)   --->   "%x_assign_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_476, i1 %tmp_243" [src/dec.c:134]   --->   Operation 3330 'bitconcatenate' 'x_assign_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_122)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_121, i32 6" [src/dec.c:131]   --->   Operation 3331 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_122)   --->   "%xor_ln132_122 = xor i8 %x_assign_73, i8 14" [src/dec.c:132]   --->   Operation 3332 'xor' 'xor_ln132_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3333 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_122 = select i1 %tmp_244, i8 %xor_ln132_122, i8 %x_assign_73" [src/dec.c:131]   --->   Operation 3333 'select' 'select_ln131_122' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3334 [1/1] (0.00ns)   --->   "%trunc_ln134_482 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3334 'trunc' 'trunc_ln134_482' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3335 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_122, i32 7" [src/dec.c:134]   --->   Operation 3335 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%trunc_ln134_483 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3336 'trunc' 'trunc_ln134_483' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%trunc_ln134_484 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3337 'trunc' 'trunc_ln134_484' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3338 [1/1] (0.00ns)   --->   "%trunc_ln134_485 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3338 'trunc' 'trunc_ln134_485' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3339 [1/1] (0.00ns)   --->   "%trunc_ln134_486 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3339 'trunc' 'trunc_ln134_486' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3340 [1/1] (0.00ns)   --->   "%trunc_ln134_487 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3340 'trunc' 'trunc_ln134_487' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3341 [1/1] (0.00ns)   --->   "%trunc_ln134_488 = trunc i8 %select_ln131_122" [src/dec.c:134]   --->   Operation 3341 'trunc' 'trunc_ln134_488' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3342 [1/1] (0.00ns)   --->   "%or_ln134_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_482, i1 %tmp_245" [src/dec.c:134]   --->   Operation 3342 'bitconcatenate' 'or_ln134_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_123)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_51, i32 7" [src/dec.c:131]   --->   Operation 3343 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_123)   --->   "%xor_ln132_123 = xor i8 %z_51, i8 14" [src/dec.c:132]   --->   Operation 3344 'xor' 'xor_ln132_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3345 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_123 = select i1 %tmp_246, i8 %xor_ln132_123, i8 %z_51" [src/dec.c:131]   --->   Operation 3345 'select' 'select_ln131_123' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3346 [1/1] (0.00ns)   --->   "%trunc_ln134_489 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3346 'trunc' 'trunc_ln134_489' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3347 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_123, i32 7" [src/dec.c:134]   --->   Operation 3347 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%trunc_ln134_490 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3348 'trunc' 'trunc_ln134_490' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%trunc_ln134_491 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3349 'trunc' 'trunc_ln134_491' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%trunc_ln134_492 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3350 'trunc' 'trunc_ln134_492' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%trunc_ln134_493 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3351 'trunc' 'trunc_ln134_493' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3352 [1/1] (0.00ns)   --->   "%trunc_ln134_494 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3352 'trunc' 'trunc_ln134_494' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3353 [1/1] (0.00ns)   --->   "%trunc_ln134_495 = trunc i8 %select_ln131_123" [src/dec.c:134]   --->   Operation 3353 'trunc' 'trunc_ln134_495' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3354 [1/1] (0.00ns)   --->   "%x_assign_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_489, i1 %tmp_247" [src/dec.c:134]   --->   Operation 3354 'bitconcatenate' 'x_assign_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_124)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_123, i32 6" [src/dec.c:131]   --->   Operation 3355 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_124)   --->   "%xor_ln132_124 = xor i8 %x_assign_74, i8 14" [src/dec.c:132]   --->   Operation 3356 'xor' 'xor_ln132_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3357 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_124 = select i1 %tmp_248, i8 %xor_ln132_124, i8 %x_assign_74" [src/dec.c:131]   --->   Operation 3357 'select' 'select_ln131_124' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3358 [1/1] (0.00ns)   --->   "%trunc_ln134_496 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3358 'trunc' 'trunc_ln134_496' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3359 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_124, i32 7" [src/dec.c:134]   --->   Operation 3359 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%trunc_ln134_497 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3360 'trunc' 'trunc_ln134_497' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%trunc_ln134_498 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3361 'trunc' 'trunc_ln134_498' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3362 [1/1] (0.00ns)   --->   "%trunc_ln134_499 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3362 'trunc' 'trunc_ln134_499' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln134_500 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3363 'trunc' 'trunc_ln134_500' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3364 [1/1] (0.00ns)   --->   "%trunc_ln134_501 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3364 'trunc' 'trunc_ln134_501' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3365 [1/1] (0.00ns)   --->   "%trunc_ln134_502 = trunc i8 %select_ln131_124" [src/dec.c:134]   --->   Operation 3365 'trunc' 'trunc_ln134_502' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3366 [1/1] (0.00ns)   --->   "%or_ln134_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_496, i1 %tmp_249" [src/dec.c:134]   --->   Operation 3366 'bitconcatenate' 'or_ln134_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_125)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_48, i32 7" [src/dec.c:131]   --->   Operation 3367 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_125)   --->   "%xor_ln132_125 = xor i8 %z_48, i8 14" [src/dec.c:132]   --->   Operation 3368 'xor' 'xor_ln132_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3369 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_125 = select i1 %tmp_250, i8 %xor_ln132_125, i8 %z_48" [src/dec.c:131]   --->   Operation 3369 'select' 'select_ln131_125' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3370 [1/1] (0.00ns)   --->   "%trunc_ln134_503 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3370 'trunc' 'trunc_ln134_503' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3371 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_125, i32 7" [src/dec.c:134]   --->   Operation 3371 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%trunc_ln134_504 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3372 'trunc' 'trunc_ln134_504' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%trunc_ln134_505 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3373 'trunc' 'trunc_ln134_505' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%trunc_ln134_506 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3374 'trunc' 'trunc_ln134_506' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%trunc_ln134_507 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3375 'trunc' 'trunc_ln134_507' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%trunc_ln134_508 = trunc i8 %select_ln131_125" [src/dec.c:134]   --->   Operation 3376 'trunc' 'trunc_ln134_508' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3377 [1/1] (0.00ns)   --->   "%x_assign_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_503, i1 %tmp_251" [src/dec.c:134]   --->   Operation 3377 'bitconcatenate' 'x_assign_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_126)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_125, i32 6" [src/dec.c:131]   --->   Operation 3378 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_126)   --->   "%xor_ln132_126 = xor i8 %x_assign_75, i8 14" [src/dec.c:132]   --->   Operation 3379 'xor' 'xor_ln132_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3380 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_126 = select i1 %tmp_252, i8 %xor_ln132_126, i8 %x_assign_75" [src/dec.c:131]   --->   Operation 3380 'select' 'select_ln131_126' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln134_509 = trunc i8 %select_ln131_126" [src/dec.c:134]   --->   Operation 3381 'trunc' 'trunc_ln134_509' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_126, i32 7" [src/dec.c:134]   --->   Operation 3382 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%trunc_ln134_510 = trunc i8 %select_ln131_126" [src/dec.c:134]   --->   Operation 3383 'trunc' 'trunc_ln134_510' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%trunc_ln134_511 = trunc i8 %select_ln131_126" [src/dec.c:134]   --->   Operation 3384 'trunc' 'trunc_ln134_511' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%trunc_ln134_512 = trunc i8 %select_ln131_126" [src/dec.c:134]   --->   Operation 3385 'trunc' 'trunc_ln134_512' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3386 [1/1] (0.00ns)   --->   "%or_ln134_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_509, i1 %tmp_253" [src/dec.c:134]   --->   Operation 3386 'bitconcatenate' 'or_ln134_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_127)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_120, i32 6" [src/dec.c:131]   --->   Operation 3387 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_127)   --->   "%xor_ln132_127 = xor i8 %x_assign_72, i8 14" [src/dec.c:132]   --->   Operation 3388 'xor' 'xor_ln132_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3389 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_127 = select i1 %tmp_254, i8 %xor_ln132_127, i8 %x_assign_72" [src/dec.c:131]   --->   Operation 3389 'select' 'select_ln131_127' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3390 [1/1] (0.00ns)   --->   "%trunc_ln134_513 = trunc i8 %select_ln131_127" [src/dec.c:134]   --->   Operation 3390 'trunc' 'trunc_ln134_513' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_127, i32 7" [src/dec.c:134]   --->   Operation 3391 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%trunc_ln134_514 = trunc i8 %select_ln131_127" [src/dec.c:134]   --->   Operation 3392 'trunc' 'trunc_ln134_514' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%trunc_ln134_515 = trunc i8 %select_ln131_127" [src/dec.c:134]   --->   Operation 3393 'trunc' 'trunc_ln134_515' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%trunc_ln134_516 = trunc i8 %select_ln131_127" [src/dec.c:134]   --->   Operation 3394 'trunc' 'trunc_ln134_516' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3395 [1/1] (0.00ns)   --->   "%or_ln134_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_513, i1 %tmp_255" [src/dec.c:134]   --->   Operation 3395 'bitconcatenate' 'or_ln134_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3396 [1/1] (0.00ns)   --->   "%or_ln124_323 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_488, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3396 'bitconcatenate' 'or_ln124_323' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3397 [1/1] (0.00ns)   --->   "%or_ln124_324 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_495, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3397 'bitconcatenate' 'or_ln124_324' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3398 [1/1] (0.00ns)   --->   "%or_ln124_325 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_487, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3398 'bitconcatenate' 'or_ln124_325' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3399 [1/1] (0.00ns)   --->   "%or_ln124_326 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_494, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3399 'bitconcatenate' 'or_ln124_326' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3400 [1/1] (0.00ns)   --->   "%or_ln124_327 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_486, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3400 'bitconcatenate' 'or_ln124_327' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%or_ln124_328 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_493, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3401 'bitconcatenate' 'or_ln124_328' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3402 [1/1] (0.00ns)   --->   "%or_ln124_329 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_485, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3402 'bitconcatenate' 'or_ln124_329' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%or_ln124_330 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_492, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3403 'bitconcatenate' 'or_ln124_330' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%or_ln124_331 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_484, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3404 'bitconcatenate' 'or_ln124_331' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%or_ln124_332 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_491, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3405 'bitconcatenate' 'or_ln124_332' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%or_ln124_333 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_483, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3406 'bitconcatenate' 'or_ln124_333' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%or_ln124_334 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_490, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3407 'bitconcatenate' 'or_ln124_334' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_100)   --->   "%xor_ln124_1445 = xor i8 %x_assign_74, i8 %or_ln134_47" [src/dec.c:124]   --->   Operation 3408 'xor' 'xor_ln124_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%trunc_ln124_180 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3409 'trunc' 'trunc_ln124_180' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%xor_ln124_1446 = xor i2 %or_ln124_334, i2 %or_ln124_333" [src/dec.c:124]   --->   Operation 3410 'xor' 'xor_ln124_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%trunc_ln124_181 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3411 'trunc' 'trunc_ln124_181' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%xor_ln124_1447 = xor i3 %or_ln124_332, i3 %or_ln124_331" [src/dec.c:124]   --->   Operation 3412 'xor' 'xor_ln124_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%trunc_ln124_182 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3413 'trunc' 'trunc_ln124_182' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%xor_ln124_1448 = xor i4 %or_ln124_330, i4 %or_ln124_329" [src/dec.c:124]   --->   Operation 3414 'xor' 'xor_ln124_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%trunc_ln124_183 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3415 'trunc' 'trunc_ln124_183' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%xor_ln124_1449 = xor i5 %or_ln124_328, i5 %or_ln124_327" [src/dec.c:124]   --->   Operation 3416 'xor' 'xor_ln124_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1877)   --->   "%trunc_ln124_184 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3417 'trunc' 'trunc_ln124_184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1877)   --->   "%xor_ln124_1450 = xor i6 %or_ln124_326, i6 %or_ln124_325" [src/dec.c:124]   --->   Operation 3418 'xor' 'xor_ln124_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1879)   --->   "%trunc_ln124_185 = trunc i8 %z_48" [src/dec.c:124]   --->   Operation 3419 'trunc' 'trunc_ln124_185' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1879)   --->   "%xor_ln124_1451 = xor i7 %or_ln124_324, i7 %or_ln124_323" [src/dec.c:124]   --->   Operation 3420 'xor' 'xor_ln124_1451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_100)   --->   "%xor_ln124_1452 = xor i8 %xor_ln124_1445, i8 %z_48" [src/dec.c:124]   --->   Operation 3421 'xor' 'xor_ln124_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3422 [1/1] (0.00ns)   --->   "%or_ln124_335 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_502, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3422 'bitconcatenate' 'or_ln124_335' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3423 [1/1] (0.00ns)   --->   "%or_ln124_336 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_475, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3423 'bitconcatenate' 'or_ln124_336' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3424 [1/1] (0.00ns)   --->   "%or_ln124_337 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_501, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3424 'bitconcatenate' 'or_ln124_337' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3425 [1/1] (0.00ns)   --->   "%or_ln124_338 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_474, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3425 'bitconcatenate' 'or_ln124_338' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3426 [1/1] (0.00ns)   --->   "%or_ln124_339 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_500, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3426 'bitconcatenate' 'or_ln124_339' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%or_ln124_340 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_473, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3427 'bitconcatenate' 'or_ln124_340' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3428 [1/1] (0.00ns)   --->   "%or_ln124_341 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_499, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3428 'bitconcatenate' 'or_ln124_341' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%or_ln124_342 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_472, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3429 'bitconcatenate' 'or_ln124_342' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%or_ln124_343 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_498, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3430 'bitconcatenate' 'or_ln124_343' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%or_ln124_344 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_471, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3431 'bitconcatenate' 'or_ln124_344' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%or_ln124_345 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_497, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3432 'bitconcatenate' 'or_ln124_345' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%or_ln124_346 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_470, i1 %tmp_241" [src/dec.c:124]   --->   Operation 3433 'bitconcatenate' 'or_ln124_346' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_100)   --->   "%xor_ln124_1453 = xor i8 %x_assign_72, i8 %or_ln134_48" [src/dec.c:124]   --->   Operation 3434 'xor' 'xor_ln124_1453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%xor_ln124_1455 = xor i2 %or_ln124_346, i2 %or_ln124_345" [src/dec.c:124]   --->   Operation 3435 'xor' 'xor_ln124_1455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%xor_ln124_1457 = xor i3 %or_ln124_344, i3 %or_ln124_343" [src/dec.c:124]   --->   Operation 3436 'xor' 'xor_ln124_1457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%xor_ln124_1459 = xor i4 %or_ln124_342, i4 %or_ln124_341" [src/dec.c:124]   --->   Operation 3437 'xor' 'xor_ln124_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%xor_ln124_1461 = xor i5 %or_ln124_340, i5 %or_ln124_339" [src/dec.c:124]   --->   Operation 3438 'xor' 'xor_ln124_1461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1877)   --->   "%xor_ln124_1463 = xor i6 %or_ln124_338, i6 %or_ln124_337" [src/dec.c:124]   --->   Operation 3439 'xor' 'xor_ln124_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1879)   --->   "%xor_ln124_1465 = xor i7 %or_ln124_336, i7 %or_ln124_335" [src/dec.c:124]   --->   Operation 3440 'xor' 'xor_ln124_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_100)   --->   "%xor_ln124_1466 = xor i8 %xor_ln124_1453, i8 %xor_ln124_76" [src/dec.c:124]   --->   Operation 3441 'xor' 'xor_ln124_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1879)   --->   "%xor_ln124_1467 = xor i7 %xor_ln124_1451, i7 %trunc_ln124_185" [src/dec.c:124]   --->   Operation 3442 'xor' 'xor_ln124_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1879)   --->   "%xor_ln124_1468 = xor i7 %xor_ln124_1465, i7 %xor_ln124_1464" [src/dec.c:124]   --->   Operation 3443 'xor' 'xor_ln124_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1877)   --->   "%xor_ln124_1469 = xor i6 %xor_ln124_1450, i6 %trunc_ln124_184" [src/dec.c:124]   --->   Operation 3444 'xor' 'xor_ln124_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1877)   --->   "%xor_ln124_1470 = xor i6 %xor_ln124_1463, i6 %xor_ln124_1462" [src/dec.c:124]   --->   Operation 3445 'xor' 'xor_ln124_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%xor_ln124_1471 = xor i5 %xor_ln124_1449, i5 %trunc_ln124_183" [src/dec.c:124]   --->   Operation 3446 'xor' 'xor_ln124_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1875)   --->   "%xor_ln124_1472 = xor i5 %xor_ln124_1461, i5 %xor_ln124_1460" [src/dec.c:124]   --->   Operation 3447 'xor' 'xor_ln124_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%xor_ln124_1473 = xor i4 %xor_ln124_1448, i4 %trunc_ln124_182" [src/dec.c:124]   --->   Operation 3448 'xor' 'xor_ln124_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1873)   --->   "%xor_ln124_1474 = xor i4 %xor_ln124_1459, i4 %xor_ln124_1458" [src/dec.c:124]   --->   Operation 3449 'xor' 'xor_ln124_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%xor_ln124_1475 = xor i3 %xor_ln124_1447, i3 %trunc_ln124_181" [src/dec.c:124]   --->   Operation 3450 'xor' 'xor_ln124_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1871)   --->   "%xor_ln124_1476 = xor i3 %xor_ln124_1457, i3 %xor_ln124_1456" [src/dec.c:124]   --->   Operation 3451 'xor' 'xor_ln124_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%xor_ln124_1477 = xor i2 %xor_ln124_1446, i2 %trunc_ln124_180" [src/dec.c:124]   --->   Operation 3452 'xor' 'xor_ln124_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1869)   --->   "%xor_ln124_1478 = xor i2 %xor_ln124_1455, i2 %xor_ln124_1454" [src/dec.c:124]   --->   Operation 3453 'xor' 'xor_ln124_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3454 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_100 = xor i8 %xor_ln124_1466, i8 %xor_ln124_1452" [src/dec.c:124]   --->   Operation 3454 'xor' 'xor_ln124_100' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_101)   --->   "%xor_ln124_1484 = xor i8 %xor_ln124_77, i8 %or_ln134_47" [src/dec.c:124]   --->   Operation 3455 'xor' 'xor_ln124_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%trunc_ln124_186 = trunc i8 %z_49" [src/dec.c:124]   --->   Operation 3456 'trunc' 'trunc_ln124_186' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%xor_ln124_1485 = xor i4 %xor_ln124_1483, i4 %or_ln124_329" [src/dec.c:124]   --->   Operation 3457 'xor' 'xor_ln124_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%trunc_ln124_187 = trunc i8 %z_49" [src/dec.c:124]   --->   Operation 3458 'trunc' 'trunc_ln124_187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%xor_ln124_1486 = xor i5 %xor_ln124_1482, i5 %or_ln124_327" [src/dec.c:124]   --->   Operation 3459 'xor' 'xor_ln124_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%trunc_ln124_188 = trunc i8 %z_49" [src/dec.c:124]   --->   Operation 3460 'trunc' 'trunc_ln124_188' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%xor_ln124_1487 = xor i6 %xor_ln124_1481, i6 %or_ln124_325" [src/dec.c:124]   --->   Operation 3461 'xor' 'xor_ln124_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%trunc_ln124_189 = trunc i8 %z_49" [src/dec.c:124]   --->   Operation 3462 'trunc' 'trunc_ln124_189' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%xor_ln124_1488 = xor i7 %xor_ln124_1480, i7 %or_ln124_323" [src/dec.c:124]   --->   Operation 3463 'xor' 'xor_ln124_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1898)   --->   "%trunc_ln124_190 = trunc i8 %z_49" [src/dec.c:124]   --->   Operation 3464 'trunc' 'trunc_ln124_190' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1898)   --->   "%xor_ln124_1489 = xor i1 %xor_ln124_1479, i1 %tmp_245" [src/dec.c:124]   --->   Operation 3465 'xor' 'xor_ln124_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_101)   --->   "%xor_ln124_1490 = xor i8 %xor_ln124_1484, i8 %z_49" [src/dec.c:124]   --->   Operation 3466 'xor' 'xor_ln124_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%or_ln124_347 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_508, i1 %tmp_251" [src/dec.c:124]   --->   Operation 3467 'bitconcatenate' 'or_ln124_347' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%or_ln124_348 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_507, i1 %tmp_251" [src/dec.c:124]   --->   Operation 3468 'bitconcatenate' 'or_ln124_348' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%or_ln124_349 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_506, i1 %tmp_251" [src/dec.c:124]   --->   Operation 3469 'bitconcatenate' 'or_ln124_349' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%or_ln124_350 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_505, i1 %tmp_251" [src/dec.c:124]   --->   Operation 3470 'bitconcatenate' 'or_ln124_350' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_101)   --->   "%xor_ln124_1491 = xor i8 %x_assign_75, i8 %or_ln134_48" [src/dec.c:124]   --->   Operation 3471 'xor' 'xor_ln124_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%or_ln124_351 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_480, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3472 'bitconcatenate' 'or_ln124_351' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%xor_ln124_1492 = xor i4 %or_ln124_350, i4 %or_ln124_341" [src/dec.c:124]   --->   Operation 3473 'xor' 'xor_ln124_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%or_ln124_352 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_479, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3474 'bitconcatenate' 'or_ln124_352' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%xor_ln124_1493 = xor i5 %or_ln124_349, i5 %or_ln124_339" [src/dec.c:124]   --->   Operation 3475 'xor' 'xor_ln124_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%or_ln124_353 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_478, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3476 'bitconcatenate' 'or_ln124_353' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%xor_ln124_1494 = xor i6 %or_ln124_348, i6 %or_ln124_337" [src/dec.c:124]   --->   Operation 3477 'xor' 'xor_ln124_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%or_ln124_354 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_477, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3478 'bitconcatenate' 'or_ln124_354' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%xor_ln124_1495 = xor i7 %or_ln124_347, i7 %or_ln124_335" [src/dec.c:124]   --->   Operation 3479 'xor' 'xor_ln124_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1898)   --->   "%xor_ln124_1496 = xor i1 %tmp_251, i1 %tmp_249" [src/dec.c:124]   --->   Operation 3480 'xor' 'xor_ln124_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_101)   --->   "%xor_ln124_1497 = xor i8 %xor_ln124_1491, i8 %x_assign_73" [src/dec.c:124]   --->   Operation 3481 'xor' 'xor_ln124_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1898)   --->   "%xor_ln124_1498 = xor i1 %xor_ln124_1489, i1 %trunc_ln124_190" [src/dec.c:124]   --->   Operation 3482 'xor' 'xor_ln124_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1898)   --->   "%xor_ln124_1499 = xor i1 %xor_ln124_1496, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3483 'xor' 'xor_ln124_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%xor_ln124_1500 = xor i7 %xor_ln124_1488, i7 %trunc_ln124_189" [src/dec.c:124]   --->   Operation 3484 'xor' 'xor_ln124_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1897)   --->   "%xor_ln124_1501 = xor i7 %xor_ln124_1495, i7 %or_ln124_354" [src/dec.c:124]   --->   Operation 3485 'xor' 'xor_ln124_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%xor_ln124_1502 = xor i6 %xor_ln124_1487, i6 %trunc_ln124_188" [src/dec.c:124]   --->   Operation 3486 'xor' 'xor_ln124_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1896)   --->   "%xor_ln124_1503 = xor i6 %xor_ln124_1494, i6 %or_ln124_353" [src/dec.c:124]   --->   Operation 3487 'xor' 'xor_ln124_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%xor_ln124_1504 = xor i5 %xor_ln124_1486, i5 %trunc_ln124_187" [src/dec.c:124]   --->   Operation 3488 'xor' 'xor_ln124_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1895)   --->   "%xor_ln124_1505 = xor i5 %xor_ln124_1493, i5 %or_ln124_352" [src/dec.c:124]   --->   Operation 3489 'xor' 'xor_ln124_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%xor_ln124_1506 = xor i4 %xor_ln124_1485, i4 %trunc_ln124_186" [src/dec.c:124]   --->   Operation 3490 'xor' 'xor_ln124_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1894)   --->   "%xor_ln124_1507 = xor i4 %xor_ln124_1492, i4 %or_ln124_351" [src/dec.c:124]   --->   Operation 3491 'xor' 'xor_ln124_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3492 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_101 = xor i8 %xor_ln124_1497, i8 %xor_ln124_1490" [src/dec.c:124]   --->   Operation 3492 'xor' 'xor_ln124_101' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%or_ln124_355 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_516, i1 %tmp_255" [src/dec.c:124]   --->   Operation 3493 'bitconcatenate' 'or_ln124_355' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%or_ln124_356 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_515, i1 %tmp_255" [src/dec.c:124]   --->   Operation 3494 'bitconcatenate' 'or_ln124_356' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_102)   --->   "%xor_ln124_1508 = xor i8 %or_ln134_50, i8 %x_assign_74" [src/dec.c:124]   --->   Operation 3495 'xor' 'xor_ln124_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%trunc_ln124_191 = trunc i8 %z_50" [src/dec.c:124]   --->   Operation 3496 'trunc' 'trunc_ln124_191' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%xor_ln124_1509 = xor i6 %or_ln124_356, i6 %or_ln124_326" [src/dec.c:124]   --->   Operation 3497 'xor' 'xor_ln124_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%trunc_ln124_192 = trunc i8 %z_50" [src/dec.c:124]   --->   Operation 3498 'trunc' 'trunc_ln124_192' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%xor_ln124_1510 = xor i7 %or_ln124_355, i7 %or_ln124_324" [src/dec.c:124]   --->   Operation 3499 'xor' 'xor_ln124_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1925)   --->   "%trunc_ln124_193 = trunc i8 %z_50" [src/dec.c:124]   --->   Operation 3500 'trunc' 'trunc_ln124_193' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1925)   --->   "%xor_ln124_1511 = xor i1 %tmp_255, i1 %tmp_247" [src/dec.c:124]   --->   Operation 3501 'xor' 'xor_ln124_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_102)   --->   "%xor_ln124_1512 = xor i8 %xor_ln124_1508, i8 %z_50" [src/dec.c:124]   --->   Operation 3502 'xor' 'xor_ln124_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_102)   --->   "%xor_ln124_1516 = xor i8 %x_assign_72, i8 %xor_ln124_78" [src/dec.c:124]   --->   Operation 3503 'xor' 'xor_ln124_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%or_ln124_357 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_512, i1 %tmp_253" [src/dec.c:124]   --->   Operation 3504 'bitconcatenate' 'or_ln124_357' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%xor_ln124_1517 = xor i6 %or_ln124_338, i6 %xor_ln124_1515" [src/dec.c:124]   --->   Operation 3505 'xor' 'xor_ln124_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%or_ln124_358 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_511, i1 %tmp_253" [src/dec.c:124]   --->   Operation 3506 'bitconcatenate' 'or_ln124_358' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%xor_ln124_1518 = xor i7 %or_ln124_336, i7 %xor_ln124_1514" [src/dec.c:124]   --->   Operation 3507 'xor' 'xor_ln124_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1925)   --->   "%xor_ln124_1519 = xor i1 %tmp_241, i1 %xor_ln124_1513" [src/dec.c:124]   --->   Operation 3508 'xor' 'xor_ln124_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_102)   --->   "%xor_ln124_1520 = xor i8 %xor_ln124_1516, i8 %or_ln134_49" [src/dec.c:124]   --->   Operation 3509 'xor' 'xor_ln124_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1925)   --->   "%xor_ln124_1521 = xor i1 %xor_ln124_1511, i1 %trunc_ln124_193" [src/dec.c:124]   --->   Operation 3510 'xor' 'xor_ln124_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1925)   --->   "%xor_ln124_1522 = xor i1 %xor_ln124_1519, i1 %tmp_253" [src/dec.c:124]   --->   Operation 3511 'xor' 'xor_ln124_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%xor_ln124_1523 = xor i7 %xor_ln124_1510, i7 %trunc_ln124_192" [src/dec.c:124]   --->   Operation 3512 'xor' 'xor_ln124_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1924)   --->   "%xor_ln124_1524 = xor i7 %xor_ln124_1518, i7 %or_ln124_358" [src/dec.c:124]   --->   Operation 3513 'xor' 'xor_ln124_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%xor_ln124_1525 = xor i6 %xor_ln124_1509, i6 %trunc_ln124_191" [src/dec.c:124]   --->   Operation 3514 'xor' 'xor_ln124_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1923)   --->   "%xor_ln124_1526 = xor i6 %xor_ln124_1517, i6 %or_ln124_357" [src/dec.c:124]   --->   Operation 3515 'xor' 'xor_ln124_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3516 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_102 = xor i8 %xor_ln124_1520, i8 %xor_ln124_1512" [src/dec.c:124]   --->   Operation 3516 'xor' 'xor_ln124_102' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%or_ln124_359 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_514, i1 %tmp_255" [src/dec.c:124]   --->   Operation 3517 'bitconcatenate' 'or_ln124_359' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%or_ln124_360 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_481, i1 %tmp_243" [src/dec.c:124]   --->   Operation 3518 'bitconcatenate' 'or_ln124_360' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_103)   --->   "%xor_ln124_1527 = xor i8 %x_assign_73, i8 %or_ln134_50" [src/dec.c:124]   --->   Operation 3519 'xor' 'xor_ln124_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%trunc_ln124_194 = trunc i8 %z_51" [src/dec.c:124]   --->   Operation 3520 'trunc' 'trunc_ln124_194' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%xor_ln124_1528 = xor i3 %or_ln124_360, i3 %or_ln124_359" [src/dec.c:124]   --->   Operation 3521 'xor' 'xor_ln124_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_103)   --->   "%xor_ln124_1529 = xor i8 %xor_ln124_1527, i8 %z_51" [src/dec.c:124]   --->   Operation 3522 'xor' 'xor_ln124_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%or_ln124_361 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_504, i1 %tmp_251" [src/dec.c:124]   --->   Operation 3523 'bitconcatenate' 'or_ln124_361' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_103)   --->   "%xor_ln124_1531 = xor i8 %x_assign_75, i8 %xor_ln124_79" [src/dec.c:124]   --->   Operation 3524 'xor' 'xor_ln124_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%or_ln124_362 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_510, i1 %tmp_253" [src/dec.c:124]   --->   Operation 3525 'bitconcatenate' 'or_ln124_362' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%xor_ln124_1532 = xor i3 %or_ln124_361, i3 %xor_ln124_1530" [src/dec.c:124]   --->   Operation 3526 'xor' 'xor_ln124_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_103)   --->   "%xor_ln124_1533 = xor i8 %xor_ln124_1531, i8 %or_ln134_49" [src/dec.c:124]   --->   Operation 3527 'xor' 'xor_ln124_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%xor_ln124_1534 = xor i3 %xor_ln124_1528, i3 %trunc_ln124_194" [src/dec.c:124]   --->   Operation 3528 'xor' 'xor_ln124_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1942)   --->   "%xor_ln124_1535 = xor i3 %xor_ln124_1532, i3 %or_ln124_362" [src/dec.c:124]   --->   Operation 3529 'xor' 'xor_ln124_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3530 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_103 = xor i8 %xor_ln124_1533, i8 %xor_ln124_1529" [src/dec.c:124]   --->   Operation 3530 'xor' 'xor_ln124_103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3531 [1/2] (3.25ns)   --->   "%z_60 = load i8 %clefia_s1_addr_30" [src/dec.c:173->src/dec.c:195]   --->   Operation 3531 'load' 'z_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3532 [1/2] (3.25ns)   --->   "%z_62 = load i8 %clefia_s1_addr_31" [src/dec.c:175->src/dec.c:195]   --->   Operation 3532 'load' 'z_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%trunc_ln134_591 = trunc i8 %select_ln131_150" [src/dec.c:134]   --->   Operation 3533 'trunc' 'trunc_ln134_591' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%trunc_ln134_592 = trunc i8 %select_ln131_150" [src/dec.c:134]   --->   Operation 3534 'trunc' 'trunc_ln134_592' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3535 [1/1] (0.00ns)   --->   "%or_ln134_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_590, i1 %tmp_301" [src/dec.c:134]   --->   Operation 3535 'bitconcatenate' 'or_ln134_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_151)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_62, i32 7" [src/dec.c:131]   --->   Operation 3536 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_151)   --->   "%xor_ln132_151 = xor i8 %z_62, i8 14" [src/dec.c:132]   --->   Operation 3537 'xor' 'xor_ln132_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3538 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_151 = select i1 %tmp_302, i8 %xor_ln132_151, i8 %z_62" [src/dec.c:131]   --->   Operation 3538 'select' 'select_ln131_151' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3539 [1/1] (0.00ns)   --->   "%trunc_ln134_594 = trunc i8 %select_ln131_151" [src/dec.c:134]   --->   Operation 3539 'trunc' 'trunc_ln134_594' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3540 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_151, i32 7" [src/dec.c:134]   --->   Operation 3540 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%trunc_ln134_595 = trunc i8 %select_ln131_151" [src/dec.c:134]   --->   Operation 3541 'trunc' 'trunc_ln134_595' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3542 [1/1] (0.00ns)   --->   "%trunc_ln134_596 = trunc i8 %select_ln131_151" [src/dec.c:134]   --->   Operation 3542 'trunc' 'trunc_ln134_596' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3543 [1/1] (0.00ns)   --->   "%trunc_ln134_597 = trunc i8 %select_ln131_151" [src/dec.c:134]   --->   Operation 3543 'trunc' 'trunc_ln134_597' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3544 [1/1] (0.00ns)   --->   "%x_assign_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_594, i1 %tmp_303" [src/dec.c:134]   --->   Operation 3544 'bitconcatenate' 'x_assign_90' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%trunc_ln134_599 = trunc i8 %select_ln131_152" [src/dec.c:134]   --->   Operation 3545 'trunc' 'trunc_ln134_599' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%trunc_ln134_604 = trunc i8 %select_ln131_154" [src/dec.c:134]   --->   Operation 3546 'trunc' 'trunc_ln134_604' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%trunc_ln134_605 = trunc i8 %select_ln131_154" [src/dec.c:134]   --->   Operation 3547 'trunc' 'trunc_ln134_605' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3548 [1/1] (0.00ns)   --->   "%or_ln134_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_603, i1 %tmp_309" [src/dec.c:134]   --->   Operation 3548 'bitconcatenate' 'or_ln134_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_155)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_60, i32 7" [src/dec.c:131]   --->   Operation 3549 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_155)   --->   "%xor_ln132_155 = xor i8 %z_60, i8 14" [src/dec.c:132]   --->   Operation 3550 'xor' 'xor_ln132_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3551 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_155 = select i1 %tmp_310, i8 %xor_ln132_155, i8 %z_60" [src/dec.c:131]   --->   Operation 3551 'select' 'select_ln131_155' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3552 [1/1] (0.00ns)   --->   "%trunc_ln134_607 = trunc i8 %select_ln131_155" [src/dec.c:134]   --->   Operation 3552 'trunc' 'trunc_ln134_607' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3553 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_155, i32 7" [src/dec.c:134]   --->   Operation 3553 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3554 [1/1] (0.00ns)   --->   "%trunc_ln134_608 = trunc i8 %select_ln131_155" [src/dec.c:134]   --->   Operation 3554 'trunc' 'trunc_ln134_608' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3555 [1/1] (0.00ns)   --->   "%x_assign_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_607, i1 %tmp_311" [src/dec.c:134]   --->   Operation 3555 'bitconcatenate' 'x_assign_93' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_156)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_155, i32 6" [src/dec.c:131]   --->   Operation 3556 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_156)   --->   "%xor_ln132_156 = xor i8 %x_assign_93, i8 14" [src/dec.c:132]   --->   Operation 3557 'xor' 'xor_ln132_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3558 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_156 = select i1 %tmp_312, i8 %xor_ln132_156, i8 %x_assign_93" [src/dec.c:131]   --->   Operation 3558 'select' 'select_ln131_156' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln134_609 = trunc i8 %select_ln131_156" [src/dec.c:134]   --->   Operation 3559 'trunc' 'trunc_ln134_609' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3560 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_156, i32 7" [src/dec.c:134]   --->   Operation 3560 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3561 [1/1] (0.00ns)   --->   "%x_assign_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_609, i1 %tmp_313" [src/dec.c:134]   --->   Operation 3561 'bitconcatenate' 'x_assign_94' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_157)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_156, i32 6" [src/dec.c:131]   --->   Operation 3562 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_157)   --->   "%xor_ln132_157 = xor i8 %x_assign_94, i8 14" [src/dec.c:132]   --->   Operation 3563 'xor' 'xor_ln132_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_157 = select i1 %tmp_314, i8 %xor_ln132_157, i8 %x_assign_94" [src/dec.c:131]   --->   Operation 3564 'select' 'select_ln131_157' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3565 [1/1] (0.00ns)   --->   "%trunc_ln134_610 = trunc i8 %select_ln131_157" [src/dec.c:134]   --->   Operation 3565 'trunc' 'trunc_ln134_610' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_157, i32 7" [src/dec.c:134]   --->   Operation 3566 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3567 [1/1] (0.00ns)   --->   "%trunc_ln134_611 = trunc i8 %select_ln131_157" [src/dec.c:134]   --->   Operation 3567 'trunc' 'trunc_ln134_611' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_158)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_151, i32 6" [src/dec.c:131]   --->   Operation 3568 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_158)   --->   "%xor_ln132_158 = xor i8 %x_assign_90, i8 14" [src/dec.c:132]   --->   Operation 3569 'xor' 'xor_ln132_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3570 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_158 = select i1 %tmp_316, i8 %xor_ln132_158, i8 %x_assign_90" [src/dec.c:131]   --->   Operation 3570 'select' 'select_ln131_158' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln134_613 = trunc i8 %select_ln131_158" [src/dec.c:134]   --->   Operation 3571 'trunc' 'trunc_ln134_613' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3572 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_158, i32 7" [src/dec.c:134]   --->   Operation 3572 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3573 [1/1] (0.00ns)   --->   "%x_assign_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_613, i1 %tmp_317" [src/dec.c:134]   --->   Operation 3573 'bitconcatenate' 'x_assign_95' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_159)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_158, i32 6" [src/dec.c:131]   --->   Operation 3574 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_159)   --->   "%xor_ln132_159 = xor i8 %x_assign_95, i8 14" [src/dec.c:132]   --->   Operation 3575 'xor' 'xor_ln132_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3576 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_159 = select i1 %tmp_318, i8 %xor_ln132_159, i8 %x_assign_95" [src/dec.c:131]   --->   Operation 3576 'select' 'select_ln131_159' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3577 [1/1] (0.00ns)   --->   "%trunc_ln134_614 = trunc i8 %select_ln131_159" [src/dec.c:134]   --->   Operation 3577 'trunc' 'trunc_ln134_614' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_159, i32 7" [src/dec.c:134]   --->   Operation 3578 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3579 [1/1] (0.00ns)   --->   "%trunc_ln134_615 = trunc i8 %select_ln131_159" [src/dec.c:134]   --->   Operation 3579 'trunc' 'trunc_ln134_615' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3580 [1/1] (0.00ns)   --->   "%or_ln124_413 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_593, i1 %tmp_301" [src/dec.c:124]   --->   Operation 3580 'bitconcatenate' 'or_ln124_413' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3581 [1/1] (0.00ns)   --->   "%or_ln124_414 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_601, i1 %tmp_305" [src/dec.c:124]   --->   Operation 3581 'bitconcatenate' 'or_ln124_414' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%or_ln124_415 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_592, i1 %tmp_301" [src/dec.c:124]   --->   Operation 3582 'bitconcatenate' 'or_ln124_415' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3583 [1/1] (0.00ns)   --->   "%or_ln124_416 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_600, i1 %tmp_305" [src/dec.c:124]   --->   Operation 3583 'bitconcatenate' 'or_ln124_416' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%or_ln124_417 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_591, i1 %tmp_301" [src/dec.c:124]   --->   Operation 3584 'bitconcatenate' 'or_ln124_417' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%or_ln124_418 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_599, i1 %tmp_305" [src/dec.c:124]   --->   Operation 3585 'bitconcatenate' 'or_ln124_418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_124)   --->   "%xor_ln124_1683 = xor i8 %x_assign_91, i8 %or_ln134_59" [src/dec.c:124]   --->   Operation 3586 'xor' 'xor_ln124_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%trunc_ln124_218 = trunc i8 %z_60" [src/dec.c:124]   --->   Operation 3587 'trunc' 'trunc_ln124_218' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%xor_ln124_1684 = xor i5 %or_ln124_418, i5 %or_ln124_417" [src/dec.c:124]   --->   Operation 3588 'xor' 'xor_ln124_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%trunc_ln124_219 = trunc i8 %z_60" [src/dec.c:124]   --->   Operation 3589 'trunc' 'trunc_ln124_219' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%xor_ln124_1685 = xor i6 %or_ln124_416, i6 %or_ln124_415" [src/dec.c:124]   --->   Operation 3590 'xor' 'xor_ln124_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1961)   --->   "%trunc_ln124_220 = trunc i8 %z_60" [src/dec.c:124]   --->   Operation 3591 'trunc' 'trunc_ln124_220' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1961)   --->   "%xor_ln124_1686 = xor i7 %or_ln124_414, i7 %or_ln124_413" [src/dec.c:124]   --->   Operation 3592 'xor' 'xor_ln124_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_124)   --->   "%xor_ln124_1687 = xor i8 %xor_ln124_1683, i8 %z_60" [src/dec.c:124]   --->   Operation 3593 'xor' 'xor_ln124_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3594 [1/1] (0.00ns)   --->   "%or_ln124_419 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_606, i1 %tmp_309" [src/dec.c:124]   --->   Operation 3594 'bitconcatenate' 'or_ln124_419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3595 [1/1] (0.00ns)   --->   "%or_ln124_420 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_597, i1 %tmp_303" [src/dec.c:124]   --->   Operation 3595 'bitconcatenate' 'or_ln124_420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%or_ln124_421 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_605, i1 %tmp_309" [src/dec.c:124]   --->   Operation 3596 'bitconcatenate' 'or_ln124_421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3597 [1/1] (0.00ns)   --->   "%or_ln124_422 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_596, i1 %tmp_303" [src/dec.c:124]   --->   Operation 3597 'bitconcatenate' 'or_ln124_422' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%or_ln124_423 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_604, i1 %tmp_309" [src/dec.c:124]   --->   Operation 3598 'bitconcatenate' 'or_ln124_423' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%or_ln124_424 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_595, i1 %tmp_303" [src/dec.c:124]   --->   Operation 3599 'bitconcatenate' 'or_ln124_424' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_124)   --->   "%xor_ln124_1688 = xor i8 %x_assign_90, i8 %or_ln134_60" [src/dec.c:124]   --->   Operation 3600 'xor' 'xor_ln124_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%xor_ln124_1690 = xor i5 %or_ln124_424, i5 %or_ln124_423" [src/dec.c:124]   --->   Operation 3601 'xor' 'xor_ln124_1690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%xor_ln124_1692 = xor i6 %or_ln124_422, i6 %or_ln124_421" [src/dec.c:124]   --->   Operation 3602 'xor' 'xor_ln124_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1961)   --->   "%xor_ln124_1694 = xor i7 %or_ln124_420, i7 %or_ln124_419" [src/dec.c:124]   --->   Operation 3603 'xor' 'xor_ln124_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_124)   --->   "%xor_ln124_1695 = xor i8 %xor_ln124_1688, i8 %xor_ln124_84" [src/dec.c:124]   --->   Operation 3604 'xor' 'xor_ln124_1695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1961)   --->   "%xor_ln124_1696 = xor i7 %xor_ln124_1686, i7 %trunc_ln124_220" [src/dec.c:124]   --->   Operation 3605 'xor' 'xor_ln124_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1961)   --->   "%xor_ln124_1697 = xor i7 %xor_ln124_1694, i7 %xor_ln124_1693" [src/dec.c:124]   --->   Operation 3606 'xor' 'xor_ln124_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%xor_ln124_1698 = xor i6 %xor_ln124_1685, i6 %trunc_ln124_219" [src/dec.c:124]   --->   Operation 3607 'xor' 'xor_ln124_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1959)   --->   "%xor_ln124_1699 = xor i6 %xor_ln124_1692, i6 %xor_ln124_1691" [src/dec.c:124]   --->   Operation 3608 'xor' 'xor_ln124_1699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%xor_ln124_1700 = xor i5 %xor_ln124_1684, i5 %trunc_ln124_218" [src/dec.c:124]   --->   Operation 3609 'xor' 'xor_ln124_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1957)   --->   "%xor_ln124_1701 = xor i5 %xor_ln124_1690, i5 %xor_ln124_1689" [src/dec.c:124]   --->   Operation 3610 'xor' 'xor_ln124_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3611 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_124 = xor i8 %xor_ln124_1695, i8 %xor_ln124_1687" [src/dec.c:124]   --->   Operation 3611 'xor' 'xor_ln124_124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_1717 = xor i8 %xor_ln124_86, i8 %or_ln134_59" [src/dec.c:124]   --->   Operation 3612 'xor' 'xor_ln124_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1987)   --->   "%trunc_ln124_223 = trunc i8 %z_62" [src/dec.c:124]   --->   Operation 3613 'trunc' 'trunc_ln124_223' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1987)   --->   "%xor_ln124_1718 = xor i7 %xor_ln124_1716, i7 %or_ln124_413" [src/dec.c:124]   --->   Operation 3614 'xor' 'xor_ln124_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_1719 = xor i8 %xor_ln124_1717, i8 %z_62" [src/dec.c:124]   --->   Operation 3615 'xor' 'xor_ln124_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3616 [1/1] (0.00ns)   --->   "%or_ln124_429 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_608, i1 %tmp_311" [src/dec.c:124]   --->   Operation 3616 'bitconcatenate' 'or_ln124_429' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_1720 = xor i8 %x_assign_93, i8 %or_ln134_60" [src/dec.c:124]   --->   Operation 3617 'xor' 'xor_ln124_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3618 [1/1] (0.00ns)   --->   "%or_ln124_430 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_588, i1 %tmp_297" [src/dec.c:124]   --->   Operation 3618 'bitconcatenate' 'or_ln124_430' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1987)   --->   "%xor_ln124_1721 = xor i7 %or_ln124_429, i7 %or_ln124_419" [src/dec.c:124]   --->   Operation 3619 'xor' 'xor_ln124_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_126)   --->   "%xor_ln124_1722 = xor i8 %xor_ln124_1720, i8 %x_assign_88" [src/dec.c:124]   --->   Operation 3620 'xor' 'xor_ln124_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1987)   --->   "%xor_ln124_1723 = xor i7 %xor_ln124_1718, i7 %trunc_ln124_223" [src/dec.c:124]   --->   Operation 3621 'xor' 'xor_ln124_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1987)   --->   "%xor_ln124_1724 = xor i7 %xor_ln124_1721, i7 %or_ln124_430" [src/dec.c:124]   --->   Operation 3622 'xor' 'xor_ln124_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3623 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_126 = xor i8 %xor_ln124_1722, i8 %xor_ln124_1719" [src/dec.c:124]   --->   Operation 3623 'xor' 'xor_ln124_126' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3624 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1869 = xor i2 %xor_ln124_1478, i2 %xor_ln124_1477" [src/dec.c:124]   --->   Operation 3624 'xor' 'xor_ln124_1869' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3625 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1871 = xor i3 %xor_ln124_1476, i3 %xor_ln124_1475" [src/dec.c:124]   --->   Operation 3625 'xor' 'xor_ln124_1871' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3626 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1873 = xor i4 %xor_ln124_1474, i4 %xor_ln124_1473" [src/dec.c:124]   --->   Operation 3626 'xor' 'xor_ln124_1873' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3627 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1875 = xor i5 %xor_ln124_1472, i5 %xor_ln124_1471" [src/dec.c:124]   --->   Operation 3627 'xor' 'xor_ln124_1875' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3628 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1877 = xor i6 %xor_ln124_1470, i6 %xor_ln124_1469" [src/dec.c:124]   --->   Operation 3628 'xor' 'xor_ln124_1877' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3629 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1879 = xor i7 %xor_ln124_1468, i7 %xor_ln124_1467" [src/dec.c:124]   --->   Operation 3629 'xor' 'xor_ln124_1879' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3630 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1894 = xor i4 %xor_ln124_1507, i4 %xor_ln124_1506" [src/dec.c:124]   --->   Operation 3630 'xor' 'xor_ln124_1894' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3631 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1895 = xor i5 %xor_ln124_1505, i5 %xor_ln124_1504" [src/dec.c:124]   --->   Operation 3631 'xor' 'xor_ln124_1895' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3632 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1896 = xor i6 %xor_ln124_1503, i6 %xor_ln124_1502" [src/dec.c:124]   --->   Operation 3632 'xor' 'xor_ln124_1896' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3633 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1897 = xor i7 %xor_ln124_1501, i7 %xor_ln124_1500" [src/dec.c:124]   --->   Operation 3633 'xor' 'xor_ln124_1897' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3634 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1898 = xor i1 %xor_ln124_1499, i1 %xor_ln124_1498" [src/dec.c:124]   --->   Operation 3634 'xor' 'xor_ln124_1898' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3635 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1923 = xor i6 %xor_ln124_1526, i6 %xor_ln124_1525" [src/dec.c:124]   --->   Operation 3635 'xor' 'xor_ln124_1923' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3636 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1924 = xor i7 %xor_ln124_1524, i7 %xor_ln124_1523" [src/dec.c:124]   --->   Operation 3636 'xor' 'xor_ln124_1924' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3637 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1925 = xor i1 %xor_ln124_1522, i1 %xor_ln124_1521" [src/dec.c:124]   --->   Operation 3637 'xor' 'xor_ln124_1925' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3638 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_1942 = xor i3 %xor_ln124_1535, i3 %xor_ln124_1534" [src/dec.c:124]   --->   Operation 3638 'xor' 'xor_ln124_1942' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3639 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_1957 = xor i5 %xor_ln124_1701, i5 %xor_ln124_1700" [src/dec.c:124]   --->   Operation 3639 'xor' 'xor_ln124_1957' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3640 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1959 = xor i6 %xor_ln124_1699, i6 %xor_ln124_1698" [src/dec.c:124]   --->   Operation 3640 'xor' 'xor_ln124_1959' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3641 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1961 = xor i7 %xor_ln124_1697, i7 %xor_ln124_1696" [src/dec.c:124]   --->   Operation 3641 'xor' 'xor_ln124_1961' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3642 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1987 = xor i7 %xor_ln124_1724, i7 %xor_ln124_1723" [src/dec.c:124]   --->   Operation 3642 'xor' 'xor_ln124_1987' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3643 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i8 %rk, i64 0, i64 3" [src/dec.c:117]   --->   Operation 3643 'getelementptr' 'rk_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3644 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_3, i8 %rk_addr_3" [src/dec.c:117]   --->   Operation 3644 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_38 : Operation 3645 [1/2] (2.32ns)   --->   "%ct_load_2 = load i4 %ct_addr_2" [src/dec.c:117]   --->   Operation 3645 'load' 'ct_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 3646 [1/1] (0.00ns)   --->   "%ct_addr_3 = getelementptr i8 %ct, i64 0, i64 3" [src/dec.c:117]   --->   Operation 3646 'getelementptr' 'ct_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3647 [2/2] (2.32ns)   --->   "%ct_load_3 = load i4 %ct_addr_3" [src/dec.c:117]   --->   Operation 3647 'load' 'ct_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_38 : Operation 3648 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [src/dec.c:124]   --->   Operation 3648 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_38 : Operation 3649 [2/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_1" [src/dec.c:124]   --->   Operation 3649 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 39 <SV = 38> <Delay = 4.24>
ST_39 : Operation 3650 [1/1] (0.99ns)   --->   "%xor_ln124_112 = xor i8 %xor_ln124_100, i8 21" [src/dec.c:124]   --->   Operation 3650 'xor' 'xor_ln124_112' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3651 [1/1] (0.99ns)   --->   "%xor_ln124_113 = xor i8 %xor_ln124_101, i8 83" [src/dec.c:124]   --->   Operation 3651 'xor' 'xor_ln124_113' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3652 [1/1] (0.99ns)   --->   "%xor_ln124_114 = xor i8 %xor_ln124_102, i8 186" [src/dec.c:124]   --->   Operation 3652 'xor' 'xor_ln124_114' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3653 [1/1] (0.99ns)   --->   "%xor_ln124_115 = xor i8 %xor_ln124_103, i8 154" [src/dec.c:124]   --->   Operation 3653 'xor' 'xor_ln124_115' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3654 [1/1] (0.00ns)   --->   "%zext_ln150_7 = zext i8 %xor_ln124_112" [src/dec.c:150->src/dec.c:194]   --->   Operation 3654 'zext' 'zext_ln150_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3655 [1/1] (0.00ns)   --->   "%clefia_s0_addr_28 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_7" [src/dec.c:150->src/dec.c:194]   --->   Operation 3655 'getelementptr' 'clefia_s0_addr_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3656 [2/2] (3.25ns)   --->   "%z_56 = load i8 %clefia_s0_addr_28" [src/dec.c:150->src/dec.c:194]   --->   Operation 3656 'load' 'z_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln151_7 = zext i8 %xor_ln124_113" [src/dec.c:151->src/dec.c:194]   --->   Operation 3657 'zext' 'zext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3658 [1/1] (0.00ns)   --->   "%clefia_s1_addr_28 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_7" [src/dec.c:151->src/dec.c:194]   --->   Operation 3658 'getelementptr' 'clefia_s1_addr_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3659 [2/2] (3.25ns)   --->   "%z_57 = load i8 %clefia_s1_addr_28" [src/dec.c:151->src/dec.c:194]   --->   Operation 3659 'load' 'z_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln152_7 = zext i8 %xor_ln124_114" [src/dec.c:152->src/dec.c:194]   --->   Operation 3660 'zext' 'zext_ln152_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3661 [1/1] (0.00ns)   --->   "%clefia_s0_addr_29 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_7" [src/dec.c:152->src/dec.c:194]   --->   Operation 3661 'getelementptr' 'clefia_s0_addr_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3662 [2/2] (3.25ns)   --->   "%z_58 = load i8 %clefia_s0_addr_29" [src/dec.c:152->src/dec.c:194]   --->   Operation 3662 'load' 'z_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3663 [1/1] (0.00ns)   --->   "%zext_ln153_7 = zext i8 %xor_ln124_115" [src/dec.c:153->src/dec.c:194]   --->   Operation 3663 'zext' 'zext_ln153_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3664 [1/1] (0.00ns)   --->   "%clefia_s1_addr_29 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_7" [src/dec.c:153->src/dec.c:194]   --->   Operation 3664 'getelementptr' 'clefia_s1_addr_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3665 [2/2] (3.25ns)   --->   "%z_59 = load i8 %clefia_s1_addr_29" [src/dec.c:153->src/dec.c:194]   --->   Operation 3665 'load' 'z_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%trunc_ln134_612 = trunc i8 %select_ln131_157" [src/dec.c:134]   --->   Operation 3666 'trunc' 'trunc_ln134_612' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3667 [1/1] (0.00ns)   --->   "%or_ln134_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_610, i1 %tmp_315" [src/dec.c:134]   --->   Operation 3667 'bitconcatenate' 'or_ln134_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%trunc_ln134_616 = trunc i8 %select_ln131_159" [src/dec.c:134]   --->   Operation 3668 'trunc' 'trunc_ln134_616' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3669 [1/1] (0.00ns)   --->   "%or_ln134_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_614, i1 %tmp_319" [src/dec.c:134]   --->   Operation 3669 'bitconcatenate' 'or_ln134_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3670 [1/1] (0.00ns)   --->   "%or_ln124_425 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_611, i1 %tmp_315" [src/dec.c:124]   --->   Operation 3670 'bitconcatenate' 'or_ln124_425' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%or_ln124_426 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_612, i1 %tmp_315" [src/dec.c:124]   --->   Operation 3671 'bitconcatenate' 'or_ln124_426' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_125)   --->   "%xor_ln124_1704 = xor i8 %xor_ln124_85, i8 %or_ln134_61" [src/dec.c:124]   --->   Operation 3672 'xor' 'xor_ln124_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%trunc_ln124_221 = trunc i8 %z_61" [src/dec.c:124]   --->   Operation 3673 'trunc' 'trunc_ln124_221' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%xor_ln124_1705 = xor i6 %xor_ln124_1703, i6 %or_ln124_426" [src/dec.c:124]   --->   Operation 3674 'xor' 'xor_ln124_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1971)   --->   "%trunc_ln124_222 = trunc i8 %z_61" [src/dec.c:124]   --->   Operation 3675 'trunc' 'trunc_ln124_222' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1971)   --->   "%xor_ln124_1706 = xor i7 %xor_ln124_1702, i7 %or_ln124_425" [src/dec.c:124]   --->   Operation 3676 'xor' 'xor_ln124_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_125)   --->   "%xor_ln124_1707 = xor i8 %xor_ln124_1704, i8 %z_61" [src/dec.c:124]   --->   Operation 3677 'xor' 'xor_ln124_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3678 [1/1] (0.00ns)   --->   "%or_ln124_427 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_615, i1 %tmp_319" [src/dec.c:124]   --->   Operation 3678 'bitconcatenate' 'or_ln124_427' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%or_ln124_428 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_616, i1 %tmp_319" [src/dec.c:124]   --->   Operation 3679 'bitconcatenate' 'or_ln124_428' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_125)   --->   "%xor_ln124_1708 = xor i8 %x_assign_90, i8 %or_ln134_62" [src/dec.c:124]   --->   Operation 3680 'xor' 'xor_ln124_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%xor_ln124_1709 = xor i6 %or_ln124_422, i6 %or_ln124_428" [src/dec.c:124]   --->   Operation 3681 'xor' 'xor_ln124_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1971)   --->   "%xor_ln124_1710 = xor i7 %or_ln124_420, i7 %or_ln124_427" [src/dec.c:124]   --->   Operation 3682 'xor' 'xor_ln124_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_125)   --->   "%xor_ln124_1711 = xor i8 %xor_ln124_1708, i8 %x_assign_91" [src/dec.c:124]   --->   Operation 3683 'xor' 'xor_ln124_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1971)   --->   "%xor_ln124_1712 = xor i7 %xor_ln124_1706, i7 %trunc_ln124_222" [src/dec.c:124]   --->   Operation 3684 'xor' 'xor_ln124_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1971)   --->   "%xor_ln124_1713 = xor i7 %xor_ln124_1710, i7 %or_ln124_414" [src/dec.c:124]   --->   Operation 3685 'xor' 'xor_ln124_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%xor_ln124_1714 = xor i6 %xor_ln124_1705, i6 %trunc_ln124_221" [src/dec.c:124]   --->   Operation 3686 'xor' 'xor_ln124_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1970)   --->   "%xor_ln124_1715 = xor i6 %xor_ln124_1709, i6 %or_ln124_416" [src/dec.c:124]   --->   Operation 3687 'xor' 'xor_ln124_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3688 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_125 = xor i8 %xor_ln124_1711, i8 %xor_ln124_1707" [src/dec.c:124]   --->   Operation 3688 'xor' 'xor_ln124_125' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_127)   --->   "%xor_ln124_1726 = xor i8 %or_ln134_61, i8 %xor_ln124_87" [src/dec.c:124]   --->   Operation 3689 'xor' 'xor_ln124_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1996)   --->   "%trunc_ln124_224 = trunc i8 %z_63" [src/dec.c:124]   --->   Operation 3690 'trunc' 'trunc_ln124_224' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1996)   --->   "%xor_ln124_1727 = xor i7 %or_ln124_425, i7 %xor_ln124_1725" [src/dec.c:124]   --->   Operation 3691 'xor' 'xor_ln124_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_127)   --->   "%xor_ln124_1728 = xor i8 %xor_ln124_1726, i8 %z_63" [src/dec.c:124]   --->   Operation 3692 'xor' 'xor_ln124_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_127)   --->   "%xor_ln124_1729 = xor i8 %x_assign_88, i8 %or_ln134_62" [src/dec.c:124]   --->   Operation 3693 'xor' 'xor_ln124_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1996)   --->   "%xor_ln124_1730 = xor i7 %or_ln124_430, i7 %or_ln124_427" [src/dec.c:124]   --->   Operation 3694 'xor' 'xor_ln124_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_127)   --->   "%xor_ln124_1731 = xor i8 %xor_ln124_1729, i8 %x_assign_93" [src/dec.c:124]   --->   Operation 3695 'xor' 'xor_ln124_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1996)   --->   "%xor_ln124_1732 = xor i7 %xor_ln124_1727, i7 %trunc_ln124_224" [src/dec.c:124]   --->   Operation 3696 'xor' 'xor_ln124_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_1996)   --->   "%xor_ln124_1733 = xor i7 %xor_ln124_1730, i7 %or_ln124_429" [src/dec.c:124]   --->   Operation 3697 'xor' 'xor_ln124_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3698 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_127 = xor i8 %xor_ln124_1731, i8 %xor_ln124_1728" [src/dec.c:124]   --->   Operation 3698 'xor' 'xor_ln124_127' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3699 [1/1] (0.99ns)   --->   "%xor_ln124_136 = xor i8 %xor_ln124_124, i8 138" [src/dec.c:124]   --->   Operation 3699 'xor' 'xor_ln124_136' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3700 [1/1] (0.99ns)   --->   "%xor_ln124_138 = xor i8 %xor_ln124_126, i8 89" [src/dec.c:124]   --->   Operation 3700 'xor' 'xor_ln124_138' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3701 [1/1] (0.00ns)   --->   "%zext_ln173_8 = zext i8 %xor_ln124_136" [src/dec.c:173->src/dec.c:195]   --->   Operation 3701 'zext' 'zext_ln173_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3702 [1/1] (0.00ns)   --->   "%clefia_s1_addr_34 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_8" [src/dec.c:173->src/dec.c:195]   --->   Operation 3702 'getelementptr' 'clefia_s1_addr_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3703 [2/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_34" [src/dec.c:173->src/dec.c:195]   --->   Operation 3703 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln175_8 = zext i8 %xor_ln124_138" [src/dec.c:175->src/dec.c:195]   --->   Operation 3704 'zext' 'zext_ln175_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3705 [1/1] (0.00ns)   --->   "%clefia_s1_addr_35 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_8" [src/dec.c:175->src/dec.c:195]   --->   Operation 3705 'getelementptr' 'clefia_s1_addr_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3706 [2/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_35" [src/dec.c:175->src/dec.c:195]   --->   Operation 3706 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 3707 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_1970 = xor i6 %xor_ln124_1715, i6 %xor_ln124_1714" [src/dec.c:124]   --->   Operation 3707 'xor' 'xor_ln124_1970' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3708 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1971 = xor i7 %xor_ln124_1713, i7 %xor_ln124_1712" [src/dec.c:124]   --->   Operation 3708 'xor' 'xor_ln124_1971' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3709 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_1996 = xor i7 %xor_ln124_1733, i7 %xor_ln124_1732" [src/dec.c:124]   --->   Operation 3709 'xor' 'xor_ln124_1996' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3710 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i8 %rk, i64 0, i64 4" [src/dec.c:117]   --->   Operation 3710 'getelementptr' 'rk_addr_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3711 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_4, i8 %rk_addr_4" [src/dec.c:117]   --->   Operation 3711 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_39 : Operation 3712 [1/2] (2.32ns)   --->   "%ct_load_3 = load i4 %ct_addr_3" [src/dec.c:117]   --->   Operation 3712 'load' 'ct_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 3713 [1/1] (0.00ns)   --->   "%ct_addr_8 = getelementptr i8 %ct, i64 0, i64 8" [src/dec.c:117]   --->   Operation 3713 'getelementptr' 'ct_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3714 [2/2] (2.32ns)   --->   "%ct_load_8 = load i4 %ct_addr_8" [src/dec.c:117]   --->   Operation 3714 'load' 'ct_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_39 : Operation 3715 [1/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_1" [src/dec.c:124]   --->   Operation 3715 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_39 : Operation 3716 [2/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_2" [src/dec.c:124]   --->   Operation 3716 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 40 <SV = 39> <Delay = 6.99>
ST_40 : Operation 3717 [1/2] (3.25ns)   --->   "%z_56 = load i8 %clefia_s0_addr_28" [src/dec.c:150->src/dec.c:194]   --->   Operation 3717 'load' 'z_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3718 [1/2] (3.25ns)   --->   "%z_57 = load i8 %clefia_s1_addr_28" [src/dec.c:151->src/dec.c:194]   --->   Operation 3718 'load' 'z_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3719 [1/2] (3.25ns)   --->   "%z_58 = load i8 %clefia_s0_addr_29" [src/dec.c:152->src/dec.c:194]   --->   Operation 3719 'load' 'z_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3720 [1/2] (3.25ns)   --->   "%z_59 = load i8 %clefia_s1_addr_29" [src/dec.c:153->src/dec.c:194]   --->   Operation 3720 'load' 'z_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_140)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_57, i32 7" [src/dec.c:131]   --->   Operation 3721 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_140)   --->   "%xor_ln132_140 = xor i8 %z_57, i8 14" [src/dec.c:132]   --->   Operation 3722 'xor' 'xor_ln132_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3723 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_140 = select i1 %tmp_280, i8 %xor_ln132_140, i8 %z_57" [src/dec.c:131]   --->   Operation 3723 'select' 'select_ln131_140' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3724 [1/1] (0.00ns)   --->   "%trunc_ln134_575 = trunc i8 %select_ln131_140" [src/dec.c:134]   --->   Operation 3724 'trunc' 'trunc_ln134_575' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_140, i32 7" [src/dec.c:134]   --->   Operation 3725 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%trunc_ln134_576 = trunc i8 %select_ln131_140" [src/dec.c:134]   --->   Operation 3726 'trunc' 'trunc_ln134_576' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3727 [1/1] (0.00ns)   --->   "%x_assign_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_575, i1 %tmp_281" [src/dec.c:134]   --->   Operation 3727 'bitconcatenate' 'x_assign_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_141)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_58, i32 7" [src/dec.c:131]   --->   Operation 3728 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_141)   --->   "%xor_ln132_141 = xor i8 %z_58, i8 14" [src/dec.c:132]   --->   Operation 3729 'xor' 'xor_ln132_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3730 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_141 = select i1 %tmp_282, i8 %xor_ln132_141, i8 %z_58" [src/dec.c:131]   --->   Operation 3730 'select' 'select_ln131_141' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3731 [1/1] (0.00ns)   --->   "%trunc_ln134_577 = trunc i8 %select_ln131_141" [src/dec.c:134]   --->   Operation 3731 'trunc' 'trunc_ln134_577' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3732 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_141, i32 7" [src/dec.c:134]   --->   Operation 3732 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3733 [1/1] (0.00ns)   --->   "%x_assign_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_577, i1 %tmp_283" [src/dec.c:134]   --->   Operation 3733 'bitconcatenate' 'x_assign_85' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_142)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_141, i32 6" [src/dec.c:131]   --->   Operation 3734 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_142)   --->   "%xor_ln132_142 = xor i8 %x_assign_85, i8 14" [src/dec.c:132]   --->   Operation 3735 'xor' 'xor_ln132_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3736 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_142 = select i1 %tmp_284, i8 %xor_ln132_142, i8 %x_assign_85" [src/dec.c:131]   --->   Operation 3736 'select' 'select_ln131_142' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3737 [1/1] (0.00ns)   --->   "%trunc_ln134_578 = trunc i8 %select_ln131_142" [src/dec.c:134]   --->   Operation 3737 'trunc' 'trunc_ln134_578' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3738 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_142, i32 7" [src/dec.c:134]   --->   Operation 3738 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%trunc_ln134_579 = trunc i8 %select_ln131_142" [src/dec.c:134]   --->   Operation 3739 'trunc' 'trunc_ln134_579' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3740 [1/1] (0.00ns)   --->   "%or_ln134_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_578, i1 %tmp_285" [src/dec.c:134]   --->   Operation 3740 'bitconcatenate' 'or_ln134_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_143)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_59, i32 7" [src/dec.c:131]   --->   Operation 3741 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_143)   --->   "%xor_ln132_143 = xor i8 %z_59, i8 14" [src/dec.c:132]   --->   Operation 3742 'xor' 'xor_ln132_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3743 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_143 = select i1 %tmp_286, i8 %xor_ln132_143, i8 %z_59" [src/dec.c:131]   --->   Operation 3743 'select' 'select_ln131_143' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3744 [1/1] (0.00ns)   --->   "%trunc_ln134_580 = trunc i8 %select_ln131_143" [src/dec.c:134]   --->   Operation 3744 'trunc' 'trunc_ln134_580' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3745 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_143, i32 7" [src/dec.c:134]   --->   Operation 3745 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%trunc_ln134_581 = trunc i8 %select_ln131_143" [src/dec.c:134]   --->   Operation 3746 'trunc' 'trunc_ln134_581' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3747 [1/1] (0.00ns)   --->   "%x_assign_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_580, i1 %tmp_287" [src/dec.c:134]   --->   Operation 3747 'bitconcatenate' 'x_assign_86' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_144)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_143, i32 6" [src/dec.c:131]   --->   Operation 3748 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_144)   --->   "%xor_ln132_144 = xor i8 %x_assign_86, i8 14" [src/dec.c:132]   --->   Operation 3749 'xor' 'xor_ln132_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3750 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_144 = select i1 %tmp_288, i8 %xor_ln132_144, i8 %x_assign_86" [src/dec.c:131]   --->   Operation 3750 'select' 'select_ln131_144' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3751 [1/1] (0.00ns)   --->   "%trunc_ln134_582 = trunc i8 %select_ln131_144" [src/dec.c:134]   --->   Operation 3751 'trunc' 'trunc_ln134_582' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3752 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_144, i32 7" [src/dec.c:134]   --->   Operation 3752 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%trunc_ln134_583 = trunc i8 %select_ln131_144" [src/dec.c:134]   --->   Operation 3753 'trunc' 'trunc_ln134_583' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3754 [1/1] (0.00ns)   --->   "%or_ln134_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_582, i1 %tmp_289" [src/dec.c:134]   --->   Operation 3754 'bitconcatenate' 'or_ln134_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_145)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_56, i32 7" [src/dec.c:131]   --->   Operation 3755 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_145)   --->   "%xor_ln132_145 = xor i8 %z_56, i8 14" [src/dec.c:132]   --->   Operation 3756 'xor' 'xor_ln132_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3757 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_145 = select i1 %tmp_290, i8 %xor_ln132_145, i8 %z_56" [src/dec.c:131]   --->   Operation 3757 'select' 'select_ln131_145' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3758 [1/1] (0.00ns)   --->   "%trunc_ln134_584 = trunc i8 %select_ln131_145" [src/dec.c:134]   --->   Operation 3758 'trunc' 'trunc_ln134_584' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3759 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_145, i32 7" [src/dec.c:134]   --->   Operation 3759 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3760 [1/1] (0.00ns)   --->   "%x_assign_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_584, i1 %tmp_291" [src/dec.c:134]   --->   Operation 3760 'bitconcatenate' 'x_assign_87' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_146)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_145, i32 6" [src/dec.c:131]   --->   Operation 3761 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_146)   --->   "%xor_ln132_146 = xor i8 %x_assign_87, i8 14" [src/dec.c:132]   --->   Operation 3762 'xor' 'xor_ln132_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3763 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_146 = select i1 %tmp_292, i8 %xor_ln132_146, i8 %x_assign_87" [src/dec.c:131]   --->   Operation 3763 'select' 'select_ln131_146' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3764 [1/1] (0.00ns)   --->   "%trunc_ln134_585 = trunc i8 %select_ln131_146" [src/dec.c:134]   --->   Operation 3764 'trunc' 'trunc_ln134_585' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3765 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_146, i32 7" [src/dec.c:134]   --->   Operation 3765 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3766 [1/1] (0.00ns)   --->   "%or_ln134_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_585, i1 %tmp_293" [src/dec.c:134]   --->   Operation 3766 'bitconcatenate' 'or_ln134_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_147)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_140, i32 6" [src/dec.c:131]   --->   Operation 3767 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_147)   --->   "%xor_ln132_147 = xor i8 %x_assign_84, i8 14" [src/dec.c:132]   --->   Operation 3768 'xor' 'xor_ln132_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3769 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_147 = select i1 %tmp_294, i8 %xor_ln132_147, i8 %x_assign_84" [src/dec.c:131]   --->   Operation 3769 'select' 'select_ln131_147' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3770 [1/1] (0.00ns)   --->   "%trunc_ln134_586 = trunc i8 %select_ln131_147" [src/dec.c:134]   --->   Operation 3770 'trunc' 'trunc_ln134_586' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3771 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_147, i32 7" [src/dec.c:134]   --->   Operation 3771 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3772 [1/1] (0.00ns)   --->   "%or_ln134_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_586, i1 %tmp_295" [src/dec.c:134]   --->   Operation 3772 'bitconcatenate' 'or_ln134_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%or_ln124_409 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_579, i1 %tmp_285" [src/dec.c:124]   --->   Operation 3773 'bitconcatenate' 'or_ln124_409' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%or_ln124_410 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_581, i1 %tmp_287" [src/dec.c:124]   --->   Operation 3774 'bitconcatenate' 'or_ln124_410' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_116)   --->   "%xor_ln124_1662 = xor i8 %x_assign_86, i8 %or_ln134_55" [src/dec.c:124]   --->   Operation 3775 'xor' 'xor_ln124_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%trunc_ln124_217 = trunc i8 %z_56" [src/dec.c:124]   --->   Operation 3776 'trunc' 'trunc_ln124_217' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%xor_ln124_1663 = xor i4 %or_ln124_410, i4 %or_ln124_409" [src/dec.c:124]   --->   Operation 3777 'xor' 'xor_ln124_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_116)   --->   "%xor_ln124_1664 = xor i8 %xor_ln124_1662, i8 %z_56" [src/dec.c:124]   --->   Operation 3778 'xor' 'xor_ln124_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%or_ln124_411 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_583, i1 %tmp_289" [src/dec.c:124]   --->   Operation 3779 'bitconcatenate' 'or_ln124_411' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%or_ln124_412 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_576, i1 %tmp_281" [src/dec.c:124]   --->   Operation 3780 'bitconcatenate' 'or_ln124_412' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_116)   --->   "%xor_ln124_1665 = xor i8 %x_assign_84, i8 %or_ln134_56" [src/dec.c:124]   --->   Operation 3781 'xor' 'xor_ln124_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%xor_ln124_1667 = xor i4 %or_ln124_412, i4 %or_ln124_411" [src/dec.c:124]   --->   Operation 3782 'xor' 'xor_ln124_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_116)   --->   "%xor_ln124_1668 = xor i8 %xor_ln124_1665, i8 %xor_ln124_92" [src/dec.c:124]   --->   Operation 3783 'xor' 'xor_ln124_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%xor_ln124_1669 = xor i4 %xor_ln124_1663, i4 %trunc_ln124_217" [src/dec.c:124]   --->   Operation 3784 'xor' 'xor_ln124_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2006)   --->   "%xor_ln124_1670 = xor i4 %xor_ln124_1667, i4 %xor_ln124_1666" [src/dec.c:124]   --->   Operation 3785 'xor' 'xor_ln124_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3786 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_116 = xor i8 %xor_ln124_1668, i8 %xor_ln124_1664" [src/dec.c:124]   --->   Operation 3786 'xor' 'xor_ln124_116' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_1671 = xor i8 %xor_ln124_93, i8 %or_ln134_55" [src/dec.c:124]   --->   Operation 3787 'xor' 'xor_ln124_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_1672 = xor i8 %xor_ln124_1671, i8 %z_57" [src/dec.c:124]   --->   Operation 3788 'xor' 'xor_ln124_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_1673 = xor i8 %x_assign_87, i8 %or_ln134_56" [src/dec.c:124]   --->   Operation 3789 'xor' 'xor_ln124_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_117)   --->   "%xor_ln124_1674 = xor i8 %xor_ln124_1673, i8 %x_assign_85" [src/dec.c:124]   --->   Operation 3790 'xor' 'xor_ln124_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3791 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_117 = xor i8 %xor_ln124_1674, i8 %xor_ln124_1672" [src/dec.c:124]   --->   Operation 3791 'xor' 'xor_ln124_117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_118)   --->   "%xor_ln124_1675 = xor i8 %or_ln134_58, i8 %x_assign_86" [src/dec.c:124]   --->   Operation 3792 'xor' 'xor_ln124_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_118)   --->   "%xor_ln124_1676 = xor i8 %xor_ln124_1675, i8 %z_58" [src/dec.c:124]   --->   Operation 3793 'xor' 'xor_ln124_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_118)   --->   "%xor_ln124_1677 = xor i8 %x_assign_84, i8 %xor_ln124_94" [src/dec.c:124]   --->   Operation 3794 'xor' 'xor_ln124_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_118)   --->   "%xor_ln124_1678 = xor i8 %xor_ln124_1677, i8 %or_ln134_57" [src/dec.c:124]   --->   Operation 3795 'xor' 'xor_ln124_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3796 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_118 = xor i8 %xor_ln124_1678, i8 %xor_ln124_1676" [src/dec.c:124]   --->   Operation 3796 'xor' 'xor_ln124_118' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_119)   --->   "%xor_ln124_1679 = xor i8 %x_assign_85, i8 %or_ln134_58" [src/dec.c:124]   --->   Operation 3797 'xor' 'xor_ln124_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_119)   --->   "%xor_ln124_1680 = xor i8 %xor_ln124_1679, i8 %z_59" [src/dec.c:124]   --->   Operation 3798 'xor' 'xor_ln124_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_119)   --->   "%xor_ln124_1681 = xor i8 %x_assign_87, i8 %xor_ln124_95" [src/dec.c:124]   --->   Operation 3799 'xor' 'xor_ln124_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_119)   --->   "%xor_ln124_1682 = xor i8 %xor_ln124_1681, i8 %or_ln134_57" [src/dec.c:124]   --->   Operation 3800 'xor' 'xor_ln124_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3801 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_119 = xor i8 %xor_ln124_1682, i8 %xor_ln124_1680" [src/dec.c:124]   --->   Operation 3801 'xor' 'xor_ln124_119' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3802 [1/1] (0.99ns)   --->   "%xor_ln124_137 = xor i8 %xor_ln124_125, i8 153" [src/dec.c:124]   --->   Operation 3802 'xor' 'xor_ln124_137' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3803 [1/1] (0.99ns)   --->   "%xor_ln124_139 = xor i8 %xor_ln124_127, i8 81" [src/dec.c:124]   --->   Operation 3803 'xor' 'xor_ln124_139' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3804 [1/2] (3.25ns)   --->   "%z_68 = load i8 %clefia_s1_addr_34" [src/dec.c:173->src/dec.c:195]   --->   Operation 3804 'load' 'z_68' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i8 %xor_ln124_137" [src/dec.c:174->src/dec.c:195]   --->   Operation 3805 'zext' 'zext_ln174_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3806 [1/1] (0.00ns)   --->   "%clefia_s0_addr_34 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_8" [src/dec.c:174->src/dec.c:195]   --->   Operation 3806 'getelementptr' 'clefia_s0_addr_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3807 [2/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_34" [src/dec.c:174->src/dec.c:195]   --->   Operation 3807 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3808 [1/2] (3.25ns)   --->   "%z_70 = load i8 %clefia_s1_addr_35" [src/dec.c:175->src/dec.c:195]   --->   Operation 3808 'load' 'z_70' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln176_8 = zext i8 %xor_ln124_139" [src/dec.c:176->src/dec.c:195]   --->   Operation 3809 'zext' 'zext_ln176_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3810 [1/1] (0.00ns)   --->   "%clefia_s0_addr_35 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_8" [src/dec.c:176->src/dec.c:195]   --->   Operation 3810 'getelementptr' 'clefia_s0_addr_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3811 [2/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s0_addr_35" [src/dec.c:176->src/dec.c:195]   --->   Operation 3811 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_171)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_70, i32 7" [src/dec.c:131]   --->   Operation 3812 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_171)   --->   "%xor_ln132_171 = xor i8 %z_70, i8 14" [src/dec.c:132]   --->   Operation 3813 'xor' 'xor_ln132_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3814 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_171 = select i1 %tmp_342, i8 %xor_ln132_171, i8 %z_70" [src/dec.c:131]   --->   Operation 3814 'select' 'select_ln131_171' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3815 [1/1] (0.00ns)   --->   "%trunc_ln134_683 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 3815 'trunc' 'trunc_ln134_683' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3816 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_171, i32 7" [src/dec.c:134]   --->   Operation 3816 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3817 [1/1] (0.00ns)   --->   "%trunc_ln134_686 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 3817 'trunc' 'trunc_ln134_686' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3818 [1/1] (0.00ns)   --->   "%trunc_ln134_687 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 3818 'trunc' 'trunc_ln134_687' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3819 [1/1] (0.00ns)   --->   "%trunc_ln134_688 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 3819 'trunc' 'trunc_ln134_688' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3820 [1/1] (0.00ns)   --->   "%trunc_ln134_689 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 3820 'trunc' 'trunc_ln134_689' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3821 [1/1] (0.00ns)   --->   "%x_assign_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_683, i1 %tmp_343" [src/dec.c:134]   --->   Operation 3821 'bitconcatenate' 'x_assign_102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_175)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_68, i32 7" [src/dec.c:131]   --->   Operation 3822 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_175)   --->   "%xor_ln132_175 = xor i8 %z_68, i8 14" [src/dec.c:132]   --->   Operation 3823 'xor' 'xor_ln132_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3824 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_175 = select i1 %tmp_350, i8 %xor_ln132_175, i8 %z_68" [src/dec.c:131]   --->   Operation 3824 'select' 'select_ln131_175' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3825 [1/1] (0.00ns)   --->   "%trunc_ln134_705 = trunc i8 %select_ln131_175" [src/dec.c:134]   --->   Operation 3825 'trunc' 'trunc_ln134_705' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3826 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_175, i32 7" [src/dec.c:134]   --->   Operation 3826 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3827 [1/1] (0.00ns)   --->   "%x_assign_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_705, i1 %tmp_351" [src/dec.c:134]   --->   Operation 3827 'bitconcatenate' 'x_assign_105' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_176)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_175, i32 6" [src/dec.c:131]   --->   Operation 3828 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_176)   --->   "%xor_ln132_176 = xor i8 %x_assign_105, i8 14" [src/dec.c:132]   --->   Operation 3829 'xor' 'xor_ln132_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3830 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_176 = select i1 %tmp_352, i8 %xor_ln132_176, i8 %x_assign_105" [src/dec.c:131]   --->   Operation 3830 'select' 'select_ln131_176' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3831 [1/1] (0.00ns)   --->   "%trunc_ln134_709 = trunc i8 %select_ln131_176" [src/dec.c:134]   --->   Operation 3831 'trunc' 'trunc_ln134_709' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3832 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_176, i32 7" [src/dec.c:134]   --->   Operation 3832 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3833 [1/1] (0.00ns)   --->   "%x_assign_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_709, i1 %tmp_353" [src/dec.c:134]   --->   Operation 3833 'bitconcatenate' 'x_assign_106' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_177)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_176, i32 6" [src/dec.c:131]   --->   Operation 3834 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_177)   --->   "%xor_ln132_177 = xor i8 %x_assign_106, i8 14" [src/dec.c:132]   --->   Operation 3835 'xor' 'xor_ln132_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3836 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_177 = select i1 %tmp_354, i8 %xor_ln132_177, i8 %x_assign_106" [src/dec.c:131]   --->   Operation 3836 'select' 'select_ln131_177' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3837 [1/1] (0.00ns)   --->   "%trunc_ln134_710 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3837 'trunc' 'trunc_ln134_710' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_177, i32 7" [src/dec.c:134]   --->   Operation 3838 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_178)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_171, i32 6" [src/dec.c:131]   --->   Operation 3839 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_178)   --->   "%xor_ln132_178 = xor i8 %x_assign_102, i8 14" [src/dec.c:132]   --->   Operation 3840 'xor' 'xor_ln132_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3841 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_178 = select i1 %tmp_356, i8 %xor_ln132_178, i8 %x_assign_102" [src/dec.c:131]   --->   Operation 3841 'select' 'select_ln131_178' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3842 [1/1] (0.00ns)   --->   "%trunc_ln134_716 = trunc i8 %select_ln131_178" [src/dec.c:134]   --->   Operation 3842 'trunc' 'trunc_ln134_716' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3843 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_178, i32 7" [src/dec.c:134]   --->   Operation 3843 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3844 [1/1] (0.00ns)   --->   "%x_assign_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_716, i1 %tmp_357" [src/dec.c:134]   --->   Operation 3844 'bitconcatenate' 'x_assign_107' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_179)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_178, i32 6" [src/dec.c:131]   --->   Operation 3845 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_179)   --->   "%xor_ln132_179 = xor i8 %x_assign_107, i8 14" [src/dec.c:132]   --->   Operation 3846 'xor' 'xor_ln132_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3847 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_179 = select i1 %tmp_358, i8 %xor_ln132_179, i8 %x_assign_107" [src/dec.c:131]   --->   Operation 3847 'select' 'select_ln131_179' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3848 [1/1] (0.00ns)   --->   "%trunc_ln134_717 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3848 'trunc' 'trunc_ln134_717' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3849 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_179, i32 7" [src/dec.c:134]   --->   Operation 3849 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3850 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2006 = xor i4 %xor_ln124_1670, i4 %xor_ln124_1669" [src/dec.c:124]   --->   Operation 3850 'xor' 'xor_ln124_2006' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3851 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i8 %rk, i64 0, i64 5" [src/dec.c:117]   --->   Operation 3851 'getelementptr' 'rk_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3852 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_5, i8 %rk_addr_5" [src/dec.c:117]   --->   Operation 3852 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_40 : Operation 3853 [1/2] (2.32ns)   --->   "%ct_load_8 = load i4 %ct_addr_8" [src/dec.c:117]   --->   Operation 3853 'load' 'ct_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 3854 [1/1] (0.00ns)   --->   "%ct_addr_9 = getelementptr i8 %ct, i64 0, i64 9" [src/dec.c:117]   --->   Operation 3854 'getelementptr' 'ct_addr_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3855 [2/2] (2.32ns)   --->   "%ct_load_9 = load i4 %ct_addr_9" [src/dec.c:117]   --->   Operation 3855 'load' 'ct_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_40 : Operation 3856 [1/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_2" [src/dec.c:124]   --->   Operation 3856 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_40 : Operation 3857 [2/2] (3.25ns)   --->   "%rk_load_19 = load i8 %rk_addr_3" [src/dec.c:124]   --->   Operation 3857 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 41 <SV = 40> <Delay = 6.99>
ST_41 : Operation 3858 [1/1] (0.99ns)   --->   "%xor_ln124_128 = xor i8 %xor_ln124_116, i8 230" [src/dec.c:124]   --->   Operation 3858 'xor' 'xor_ln124_128' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3859 [1/1] (0.99ns)   --->   "%xor_ln124_129 = xor i8 %xor_ln124_117, i8 184" [src/dec.c:124]   --->   Operation 3859 'xor' 'xor_ln124_129' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3860 [1/1] (0.99ns)   --->   "%xor_ln124_130 = xor i8 %xor_ln124_118, i8 93" [src/dec.c:124]   --->   Operation 3860 'xor' 'xor_ln124_130' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3861 [1/1] (0.99ns)   --->   "%xor_ln124_131 = xor i8 %xor_ln124_119, i8 77" [src/dec.c:124]   --->   Operation 3861 'xor' 'xor_ln124_131' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln150_8 = zext i8 %xor_ln124_128" [src/dec.c:150->src/dec.c:194]   --->   Operation 3862 'zext' 'zext_ln150_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3863 [1/1] (0.00ns)   --->   "%clefia_s0_addr_32 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_8" [src/dec.c:150->src/dec.c:194]   --->   Operation 3863 'getelementptr' 'clefia_s0_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3864 [2/2] (3.25ns)   --->   "%z_64 = load i8 %clefia_s0_addr_32" [src/dec.c:150->src/dec.c:194]   --->   Operation 3864 'load' 'z_64' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln151_8 = zext i8 %xor_ln124_129" [src/dec.c:151->src/dec.c:194]   --->   Operation 3865 'zext' 'zext_ln151_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3866 [1/1] (0.00ns)   --->   "%clefia_s1_addr_32 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_8" [src/dec.c:151->src/dec.c:194]   --->   Operation 3866 'getelementptr' 'clefia_s1_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3867 [2/2] (3.25ns)   --->   "%z_65 = load i8 %clefia_s1_addr_32" [src/dec.c:151->src/dec.c:194]   --->   Operation 3867 'load' 'z_65' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3868 [1/1] (0.00ns)   --->   "%zext_ln152_8 = zext i8 %xor_ln124_130" [src/dec.c:152->src/dec.c:194]   --->   Operation 3868 'zext' 'zext_ln152_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3869 [1/1] (0.00ns)   --->   "%clefia_s0_addr_33 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_8" [src/dec.c:152->src/dec.c:194]   --->   Operation 3869 'getelementptr' 'clefia_s0_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3870 [2/2] (3.25ns)   --->   "%z_66 = load i8 %clefia_s0_addr_33" [src/dec.c:152->src/dec.c:194]   --->   Operation 3870 'load' 'z_66' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3871 [1/1] (0.00ns)   --->   "%zext_ln153_8 = zext i8 %xor_ln124_131" [src/dec.c:153->src/dec.c:194]   --->   Operation 3871 'zext' 'zext_ln153_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3872 [1/1] (0.00ns)   --->   "%clefia_s1_addr_33 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_8" [src/dec.c:153->src/dec.c:194]   --->   Operation 3872 'getelementptr' 'clefia_s1_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3873 [2/2] (3.25ns)   --->   "%z_67 = load i8 %clefia_s1_addr_33" [src/dec.c:153->src/dec.c:194]   --->   Operation 3873 'load' 'z_67' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3874 [1/2] (3.25ns)   --->   "%z_69 = load i8 %clefia_s0_addr_34" [src/dec.c:174->src/dec.c:195]   --->   Operation 3874 'load' 'z_69' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3875 [1/2] (3.25ns)   --->   "%z_71 = load i8 %clefia_s0_addr_35" [src/dec.c:176->src/dec.c:195]   --->   Operation 3875 'load' 'z_71' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_168)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_69, i32 7" [src/dec.c:131]   --->   Operation 3876 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_168)   --->   "%xor_ln132_168 = xor i8 %z_69, i8 14" [src/dec.c:132]   --->   Operation 3877 'xor' 'xor_ln132_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3878 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_168 = select i1 %tmp_336, i8 %xor_ln132_168, i8 %z_69" [src/dec.c:131]   --->   Operation 3878 'select' 'select_ln131_168' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3879 [1/1] (0.00ns)   --->   "%trunc_ln134_671 = trunc i8 %select_ln131_168" [src/dec.c:134]   --->   Operation 3879 'trunc' 'trunc_ln134_671' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3880 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_168, i32 7" [src/dec.c:134]   --->   Operation 3880 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%trunc_ln134_674 = trunc i8 %select_ln131_168" [src/dec.c:134]   --->   Operation 3881 'trunc' 'trunc_ln134_674' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3882 [1/1] (0.00ns)   --->   "%x_assign_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_671, i1 %tmp_337" [src/dec.c:134]   --->   Operation 3882 'bitconcatenate' 'x_assign_100' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_169)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_168, i32 6" [src/dec.c:131]   --->   Operation 3883 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_169)   --->   "%xor_ln132_169 = xor i8 %x_assign_100, i8 14" [src/dec.c:132]   --->   Operation 3884 'xor' 'xor_ln132_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3885 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_169 = select i1 %tmp_338, i8 %xor_ln132_169, i8 %x_assign_100" [src/dec.c:131]   --->   Operation 3885 'select' 'select_ln131_169' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3886 [1/1] (0.00ns)   --->   "%trunc_ln134_675 = trunc i8 %select_ln131_169" [src/dec.c:134]   --->   Operation 3886 'trunc' 'trunc_ln134_675' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3887 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_169, i32 7" [src/dec.c:134]   --->   Operation 3887 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3888 [1/1] (0.00ns)   --->   "%x_assign_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_675, i1 %tmp_339" [src/dec.c:134]   --->   Operation 3888 'bitconcatenate' 'x_assign_101' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_170)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_169, i32 6" [src/dec.c:131]   --->   Operation 3889 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_170)   --->   "%xor_ln132_170 = xor i8 %x_assign_101, i8 14" [src/dec.c:132]   --->   Operation 3890 'xor' 'xor_ln132_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3891 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_170 = select i1 %tmp_340, i8 %xor_ln132_170, i8 %x_assign_101" [src/dec.c:131]   --->   Operation 3891 'select' 'select_ln131_170' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3892 [1/1] (0.00ns)   --->   "%trunc_ln134_676 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 3892 'trunc' 'trunc_ln134_676' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3893 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_170, i32 7" [src/dec.c:134]   --->   Operation 3893 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3894 [1/1] (0.00ns)   --->   "%trunc_ln134_681 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 3894 'trunc' 'trunc_ln134_681' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3895 [1/1] (0.00ns)   --->   "%trunc_ln134_682 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 3895 'trunc' 'trunc_ln134_682' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3896 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_172)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_71, i32 7" [src/dec.c:131]   --->   Operation 3896 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_172)   --->   "%xor_ln132_172 = xor i8 %z_71, i8 14" [src/dec.c:132]   --->   Operation 3897 'xor' 'xor_ln132_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3898 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_172 = select i1 %tmp_344, i8 %xor_ln132_172, i8 %z_71" [src/dec.c:131]   --->   Operation 3898 'select' 'select_ln131_172' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3899 [1/1] (0.00ns)   --->   "%trunc_ln134_690 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 3899 'trunc' 'trunc_ln134_690' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3900 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_172, i32 7" [src/dec.c:134]   --->   Operation 3900 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3901 [1/1] (0.00ns)   --->   "%trunc_ln134_691 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 3901 'trunc' 'trunc_ln134_691' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3902 [1/1] (0.00ns)   --->   "%trunc_ln134_692 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 3902 'trunc' 'trunc_ln134_692' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3903 [1/1] (0.00ns)   --->   "%trunc_ln134_693 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 3903 'trunc' 'trunc_ln134_693' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3904 [1/1] (0.00ns)   --->   "%trunc_ln134_694 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 3904 'trunc' 'trunc_ln134_694' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3905 [1/1] (0.00ns)   --->   "%x_assign_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_690, i1 %tmp_345" [src/dec.c:134]   --->   Operation 3905 'bitconcatenate' 'x_assign_103' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_173)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_172, i32 6" [src/dec.c:131]   --->   Operation 3906 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_173)   --->   "%xor_ln132_173 = xor i8 %x_assign_103, i8 14" [src/dec.c:132]   --->   Operation 3907 'xor' 'xor_ln132_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3908 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_173 = select i1 %tmp_346, i8 %xor_ln132_173, i8 %x_assign_103" [src/dec.c:131]   --->   Operation 3908 'select' 'select_ln131_173' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3909 [1/1] (0.00ns)   --->   "%trunc_ln134_697 = trunc i8 %select_ln131_173" [src/dec.c:134]   --->   Operation 3909 'trunc' 'trunc_ln134_697' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3910 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_173, i32 7" [src/dec.c:134]   --->   Operation 3910 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3911 [1/1] (0.00ns)   --->   "%x_assign_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_697, i1 %tmp_347" [src/dec.c:134]   --->   Operation 3911 'bitconcatenate' 'x_assign_104' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_174)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_173, i32 6" [src/dec.c:131]   --->   Operation 3912 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_174)   --->   "%xor_ln132_174 = xor i8 %x_assign_104, i8 14" [src/dec.c:132]   --->   Operation 3913 'xor' 'xor_ln132_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3914 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_174 = select i1 %tmp_348, i8 %xor_ln132_174, i8 %x_assign_104" [src/dec.c:131]   --->   Operation 3914 'select' 'select_ln131_174' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3915 [1/1] (0.00ns)   --->   "%trunc_ln134_698 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 3915 'trunc' 'trunc_ln134_698' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3916 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_174, i32 7" [src/dec.c:134]   --->   Operation 3916 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3917 [1/1] (0.00ns)   --->   "%trunc_ln134_703 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 3917 'trunc' 'trunc_ln134_703' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3918 [1/1] (0.00ns)   --->   "%trunc_ln134_704 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 3918 'trunc' 'trunc_ln134_704' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%trunc_ln134_706 = trunc i8 %select_ln131_175" [src/dec.c:134]   --->   Operation 3919 'trunc' 'trunc_ln134_706' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%trunc_ln134_711 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3920 'trunc' 'trunc_ln134_711' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%trunc_ln134_712 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3921 'trunc' 'trunc_ln134_712' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%trunc_ln134_713 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3922 'trunc' 'trunc_ln134_713' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%trunc_ln134_714 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3923 'trunc' 'trunc_ln134_714' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%trunc_ln134_715 = trunc i8 %select_ln131_177" [src/dec.c:134]   --->   Operation 3924 'trunc' 'trunc_ln134_715' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3925 [1/1] (0.00ns)   --->   "%or_ln134_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_710, i1 %tmp_355" [src/dec.c:134]   --->   Operation 3925 'bitconcatenate' 'or_ln134_69' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%trunc_ln134_718 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3926 'trunc' 'trunc_ln134_718' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%trunc_ln134_719 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3927 'trunc' 'trunc_ln134_719' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%trunc_ln134_720 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3928 'trunc' 'trunc_ln134_720' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%trunc_ln134_721 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3929 'trunc' 'trunc_ln134_721' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%trunc_ln134_722 = trunc i8 %select_ln131_179" [src/dec.c:134]   --->   Operation 3930 'trunc' 'trunc_ln134_722' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3931 [1/1] (0.00ns)   --->   "%or_ln134_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_717, i1 %tmp_359" [src/dec.c:134]   --->   Operation 3931 'bitconcatenate' 'or_ln134_70' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3932 [1/1] (0.00ns)   --->   "%or_ln124_478 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_694, i1 %tmp_345" [src/dec.c:124]   --->   Operation 3932 'bitconcatenate' 'or_ln124_478' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3933 [1/1] (0.00ns)   --->   "%or_ln124_480 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_693, i1 %tmp_345" [src/dec.c:124]   --->   Operation 3933 'bitconcatenate' 'or_ln124_480' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3934 [1/1] (0.00ns)   --->   "%or_ln124_482 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_692, i1 %tmp_345" [src/dec.c:124]   --->   Operation 3934 'bitconcatenate' 'or_ln124_482' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3935 [1/1] (0.00ns)   --->   "%or_ln124_484 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_691, i1 %tmp_345" [src/dec.c:124]   --->   Operation 3935 'bitconcatenate' 'or_ln124_484' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3936 [1/1] (0.00ns)   --->   "%or_ln124_490 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_689, i1 %tmp_343" [src/dec.c:124]   --->   Operation 3936 'bitconcatenate' 'or_ln124_490' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3937 [1/1] (0.00ns)   --->   "%or_ln124_492 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_688, i1 %tmp_343" [src/dec.c:124]   --->   Operation 3937 'bitconcatenate' 'or_ln124_492' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3938 [1/1] (0.00ns)   --->   "%or_ln124_494 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_687, i1 %tmp_343" [src/dec.c:124]   --->   Operation 3938 'bitconcatenate' 'or_ln124_494' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3939 [1/1] (0.00ns)   --->   "%or_ln124_496 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_686, i1 %tmp_343" [src/dec.c:124]   --->   Operation 3939 'bitconcatenate' 'or_ln124_496' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%or_ln124_501 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_715, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3940 'bitconcatenate' 'or_ln124_501' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%or_ln124_502 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_714, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3941 'bitconcatenate' 'or_ln124_502' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%or_ln124_503 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_713, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3942 'bitconcatenate' 'or_ln124_503' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%or_ln124_504 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_712, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3943 'bitconcatenate' 'or_ln124_504' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_141)   --->   "%xor_ln124_1899 = xor i8 %xor_ln124_101, i8 %or_ln134_69" [src/dec.c:124]   --->   Operation 3944 'xor' 'xor_ln124_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2063)   --->   "%trunc_ln124_253 = trunc i8 %z_69" [src/dec.c:124]   --->   Operation 3945 'trunc' 'trunc_ln124_253' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2063)   --->   "%xor_ln124_1900 = xor i1 %xor_ln124_1898, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3946 'xor' 'xor_ln124_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%trunc_ln124_254 = trunc i8 %z_69" [src/dec.c:124]   --->   Operation 3947 'trunc' 'trunc_ln124_254' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%xor_ln124_1901 = xor i7 %xor_ln124_1897, i7 %or_ln124_504" [src/dec.c:124]   --->   Operation 3948 'xor' 'xor_ln124_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%trunc_ln124_255 = trunc i8 %z_69" [src/dec.c:124]   --->   Operation 3949 'trunc' 'trunc_ln124_255' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%xor_ln124_1902 = xor i6 %xor_ln124_1896, i6 %or_ln124_503" [src/dec.c:124]   --->   Operation 3950 'xor' 'xor_ln124_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%trunc_ln124_256 = trunc i8 %z_69" [src/dec.c:124]   --->   Operation 3951 'trunc' 'trunc_ln124_256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%xor_ln124_1903 = xor i5 %xor_ln124_1895, i5 %or_ln124_502" [src/dec.c:124]   --->   Operation 3952 'xor' 'xor_ln124_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%trunc_ln124_257 = trunc i8 %z_69" [src/dec.c:124]   --->   Operation 3953 'trunc' 'trunc_ln124_257' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%xor_ln124_1904 = xor i4 %xor_ln124_1894, i4 %or_ln124_501" [src/dec.c:124]   --->   Operation 3954 'xor' 'xor_ln124_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_141)   --->   "%xor_ln124_1905 = xor i8 %xor_ln124_1899, i8 %z_69" [src/dec.c:124]   --->   Operation 3955 'xor' 'xor_ln124_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%or_ln124_505 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_722, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3956 'bitconcatenate' 'or_ln124_505' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%or_ln124_506 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_721, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3957 'bitconcatenate' 'or_ln124_506' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%or_ln124_507 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_720, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3958 'bitconcatenate' 'or_ln124_507' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%or_ln124_508 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_719, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3959 'bitconcatenate' 'or_ln124_508' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_141)   --->   "%xor_ln124_1906 = xor i8 %x_assign_102, i8 %or_ln134_70" [src/dec.c:124]   --->   Operation 3960 'xor' 'xor_ln124_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2063)   --->   "%xor_ln124_1907 = xor i1 %tmp_343, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3961 'xor' 'xor_ln124_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%xor_ln124_1908 = xor i7 %or_ln124_490, i7 %or_ln124_508" [src/dec.c:124]   --->   Operation 3962 'xor' 'xor_ln124_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%xor_ln124_1909 = xor i6 %or_ln124_492, i6 %or_ln124_507" [src/dec.c:124]   --->   Operation 3963 'xor' 'xor_ln124_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%xor_ln124_1910 = xor i5 %or_ln124_494, i5 %or_ln124_506" [src/dec.c:124]   --->   Operation 3964 'xor' 'xor_ln124_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%xor_ln124_1911 = xor i4 %or_ln124_496, i4 %or_ln124_505" [src/dec.c:124]   --->   Operation 3965 'xor' 'xor_ln124_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_141)   --->   "%xor_ln124_1912 = xor i8 %xor_ln124_1906, i8 %x_assign_103" [src/dec.c:124]   --->   Operation 3966 'xor' 'xor_ln124_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%xor_ln124_1913 = xor i4 %xor_ln124_1904, i4 %trunc_ln124_257" [src/dec.c:124]   --->   Operation 3967 'xor' 'xor_ln124_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2067)   --->   "%xor_ln124_1914 = xor i4 %xor_ln124_1911, i4 %or_ln124_484" [src/dec.c:124]   --->   Operation 3968 'xor' 'xor_ln124_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%xor_ln124_1915 = xor i5 %xor_ln124_1903, i5 %trunc_ln124_256" [src/dec.c:124]   --->   Operation 3969 'xor' 'xor_ln124_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2066)   --->   "%xor_ln124_1916 = xor i5 %xor_ln124_1910, i5 %or_ln124_482" [src/dec.c:124]   --->   Operation 3970 'xor' 'xor_ln124_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%xor_ln124_1917 = xor i6 %xor_ln124_1902, i6 %trunc_ln124_255" [src/dec.c:124]   --->   Operation 3971 'xor' 'xor_ln124_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2065)   --->   "%xor_ln124_1918 = xor i6 %xor_ln124_1909, i6 %or_ln124_480" [src/dec.c:124]   --->   Operation 3972 'xor' 'xor_ln124_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%xor_ln124_1919 = xor i7 %xor_ln124_1901, i7 %trunc_ln124_254" [src/dec.c:124]   --->   Operation 3973 'xor' 'xor_ln124_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2064)   --->   "%xor_ln124_1920 = xor i7 %xor_ln124_1908, i7 %or_ln124_478" [src/dec.c:124]   --->   Operation 3974 'xor' 'xor_ln124_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2063)   --->   "%xor_ln124_1921 = xor i1 %xor_ln124_1900, i1 %trunc_ln124_253" [src/dec.c:124]   --->   Operation 3975 'xor' 'xor_ln124_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2063)   --->   "%xor_ln124_1922 = xor i1 %xor_ln124_1907, i1 %tmp_345" [src/dec.c:124]   --->   Operation 3976 'xor' 'xor_ln124_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3977 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_141 = xor i8 %xor_ln124_1912, i8 %xor_ln124_1905" [src/dec.c:124]   --->   Operation 3977 'xor' 'xor_ln124_141' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%or_ln124_513 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_711, i1 %tmp_355" [src/dec.c:124]   --->   Operation 3978 'bitconcatenate' 'or_ln124_513' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_143)   --->   "%xor_ln124_1943 = xor i8 %or_ln134_69, i8 %xor_ln124_103" [src/dec.c:124]   --->   Operation 3979 'xor' 'xor_ln124_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%trunc_ln124_261 = trunc i8 %z_71" [src/dec.c:124]   --->   Operation 3980 'trunc' 'trunc_ln124_261' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%xor_ln124_1944 = xor i3 %or_ln124_513, i3 %xor_ln124_1942" [src/dec.c:124]   --->   Operation 3981 'xor' 'xor_ln124_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_143)   --->   "%xor_ln124_1945 = xor i8 %xor_ln124_1943, i8 %z_71" [src/dec.c:124]   --->   Operation 3982 'xor' 'xor_ln124_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%or_ln124_514 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_718, i1 %tmp_359" [src/dec.c:124]   --->   Operation 3983 'bitconcatenate' 'or_ln124_514' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%or_ln124_515 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_674, i1 %tmp_337" [src/dec.c:124]   --->   Operation 3984 'bitconcatenate' 'or_ln124_515' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_143)   --->   "%xor_ln124_1946 = xor i8 %x_assign_100, i8 %or_ln134_70" [src/dec.c:124]   --->   Operation 3985 'xor' 'xor_ln124_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%or_ln124_516 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_706, i1 %tmp_351" [src/dec.c:124]   --->   Operation 3986 'bitconcatenate' 'or_ln124_516' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%xor_ln124_1947 = xor i3 %or_ln124_515, i3 %or_ln124_514" [src/dec.c:124]   --->   Operation 3987 'xor' 'xor_ln124_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_143)   --->   "%xor_ln124_1948 = xor i8 %xor_ln124_1946, i8 %x_assign_105" [src/dec.c:124]   --->   Operation 3988 'xor' 'xor_ln124_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%xor_ln124_1949 = xor i3 %xor_ln124_1944, i3 %trunc_ln124_261" [src/dec.c:124]   --->   Operation 3989 'xor' 'xor_ln124_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2122)   --->   "%xor_ln124_1950 = xor i3 %xor_ln124_1947, i3 %or_ln124_516" [src/dec.c:124]   --->   Operation 3990 'xor' 'xor_ln124_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3991 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_143 = xor i8 %xor_ln124_1948, i8 %xor_ln124_1945" [src/dec.c:124]   --->   Operation 3991 'xor' 'xor_ln124_143' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3992 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2063 = xor i1 %xor_ln124_1922, i1 %xor_ln124_1921" [src/dec.c:124]   --->   Operation 3992 'xor' 'xor_ln124_2063' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3993 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2064 = xor i7 %xor_ln124_1920, i7 %xor_ln124_1919" [src/dec.c:124]   --->   Operation 3993 'xor' 'xor_ln124_2064' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3994 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2065 = xor i6 %xor_ln124_1918, i6 %xor_ln124_1917" [src/dec.c:124]   --->   Operation 3994 'xor' 'xor_ln124_2065' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3995 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2066 = xor i5 %xor_ln124_1916, i5 %xor_ln124_1915" [src/dec.c:124]   --->   Operation 3995 'xor' 'xor_ln124_2066' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3996 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2067 = xor i4 %xor_ln124_1914, i4 %xor_ln124_1913" [src/dec.c:124]   --->   Operation 3996 'xor' 'xor_ln124_2067' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3997 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2122 = xor i3 %xor_ln124_1950, i3 %xor_ln124_1949" [src/dec.c:124]   --->   Operation 3997 'xor' 'xor_ln124_2122' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3998 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i8 %rk, i64 0, i64 6" [src/dec.c:117]   --->   Operation 3998 'getelementptr' 'rk_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3999 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_6, i8 %rk_addr_6" [src/dec.c:117]   --->   Operation 3999 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_41 : Operation 4000 [1/2] (2.32ns)   --->   "%ct_load_9 = load i4 %ct_addr_9" [src/dec.c:117]   --->   Operation 4000 'load' 'ct_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_41 : Operation 4001 [1/1] (0.00ns)   --->   "%ct_addr_10 = getelementptr i8 %ct, i64 0, i64 10" [src/dec.c:117]   --->   Operation 4001 'getelementptr' 'ct_addr_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4002 [2/2] (2.32ns)   --->   "%ct_load_10 = load i4 %ct_addr_10" [src/dec.c:117]   --->   Operation 4002 'load' 'ct_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_41 : Operation 4003 [1/2] (3.25ns)   --->   "%rk_load_19 = load i8 %rk_addr_3" [src/dec.c:124]   --->   Operation 4003 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_41 : Operation 4004 [2/2] (3.25ns)   --->   "%rk_load_20 = load i8 %rk_addr_4" [src/dec.c:124]   --->   Operation 4004 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 42 <SV = 41> <Delay = 6.74>
ST_42 : Operation 4005 [1/2] (3.25ns)   --->   "%z_64 = load i8 %clefia_s0_addr_32" [src/dec.c:150->src/dec.c:194]   --->   Operation 4005 'load' 'z_64' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4006 [1/2] (3.25ns)   --->   "%z_65 = load i8 %clefia_s1_addr_32" [src/dec.c:151->src/dec.c:194]   --->   Operation 4006 'load' 'z_65' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4007 [1/2] (3.25ns)   --->   "%z_66 = load i8 %clefia_s0_addr_33" [src/dec.c:152->src/dec.c:194]   --->   Operation 4007 'load' 'z_66' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4008 [1/2] (3.25ns)   --->   "%z_67 = load i8 %clefia_s1_addr_33" [src/dec.c:153->src/dec.c:194]   --->   Operation 4008 'load' 'z_67' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_160)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_65, i32 7" [src/dec.c:131]   --->   Operation 4009 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_160)   --->   "%xor_ln132_160 = xor i8 %z_65, i8 14" [src/dec.c:132]   --->   Operation 4010 'xor' 'xor_ln132_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4011 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_160 = select i1 %tmp_320, i8 %xor_ln132_160, i8 %z_65" [src/dec.c:131]   --->   Operation 4011 'select' 'select_ln131_160' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4012 [1/1] (0.00ns)   --->   "%trunc_ln134_617 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4012 'trunc' 'trunc_ln134_617' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4013 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_160, i32 7" [src/dec.c:134]   --->   Operation 4013 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%trunc_ln134_618 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4014 'trunc' 'trunc_ln134_618' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4015 [1/1] (0.00ns)   --->   "%trunc_ln134_619 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4015 'trunc' 'trunc_ln134_619' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4016 [1/1] (0.00ns)   --->   "%trunc_ln134_620 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4016 'trunc' 'trunc_ln134_620' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4017 [1/1] (0.00ns)   --->   "%trunc_ln134_621 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4017 'trunc' 'trunc_ln134_621' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4018 [1/1] (0.00ns)   --->   "%trunc_ln134_622 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4018 'trunc' 'trunc_ln134_622' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4019 [1/1] (0.00ns)   --->   "%trunc_ln134_623 = trunc i8 %select_ln131_160" [src/dec.c:134]   --->   Operation 4019 'trunc' 'trunc_ln134_623' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4020 [1/1] (0.00ns)   --->   "%x_assign_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_617, i1 %tmp_321" [src/dec.c:134]   --->   Operation 4020 'bitconcatenate' 'x_assign_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_161)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_66, i32 7" [src/dec.c:131]   --->   Operation 4021 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_161)   --->   "%xor_ln132_161 = xor i8 %z_66, i8 14" [src/dec.c:132]   --->   Operation 4022 'xor' 'xor_ln132_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4023 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_161 = select i1 %tmp_322, i8 %xor_ln132_161, i8 %z_66" [src/dec.c:131]   --->   Operation 4023 'select' 'select_ln131_161' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4024 [1/1] (0.00ns)   --->   "%trunc_ln134_624 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4024 'trunc' 'trunc_ln134_624' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_161, i32 7" [src/dec.c:134]   --->   Operation 4025 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%trunc_ln134_625 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4026 'trunc' 'trunc_ln134_625' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%trunc_ln134_626 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4027 'trunc' 'trunc_ln134_626' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4028 [1/1] (0.00ns)   --->   "%trunc_ln134_627 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4028 'trunc' 'trunc_ln134_627' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4029 [1/1] (0.00ns)   --->   "%trunc_ln134_628 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4029 'trunc' 'trunc_ln134_628' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4030 [1/1] (0.00ns)   --->   "%trunc_ln134_629 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4030 'trunc' 'trunc_ln134_629' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln134_630 = trunc i8 %select_ln131_161" [src/dec.c:134]   --->   Operation 4031 'trunc' 'trunc_ln134_630' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4032 [1/1] (0.00ns)   --->   "%x_assign_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_624, i1 %tmp_323" [src/dec.c:134]   --->   Operation 4032 'bitconcatenate' 'x_assign_97' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_162)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_161, i32 6" [src/dec.c:131]   --->   Operation 4033 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_162)   --->   "%xor_ln132_162 = xor i8 %x_assign_97, i8 14" [src/dec.c:132]   --->   Operation 4034 'xor' 'xor_ln132_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4035 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_162 = select i1 %tmp_324, i8 %xor_ln132_162, i8 %x_assign_97" [src/dec.c:131]   --->   Operation 4035 'select' 'select_ln131_162' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4036 [1/1] (0.00ns)   --->   "%trunc_ln134_631 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4036 'trunc' 'trunc_ln134_631' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4037 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_162, i32 7" [src/dec.c:134]   --->   Operation 4037 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4038 [1/1] (0.00ns)   --->   "%trunc_ln134_632 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4038 'trunc' 'trunc_ln134_632' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4039 [1/1] (0.00ns)   --->   "%trunc_ln134_633 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4039 'trunc' 'trunc_ln134_633' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4040 [1/1] (0.00ns)   --->   "%trunc_ln134_634 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4040 'trunc' 'trunc_ln134_634' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4041 [1/1] (0.00ns)   --->   "%trunc_ln134_635 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4041 'trunc' 'trunc_ln134_635' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4042 [1/1] (0.00ns)   --->   "%trunc_ln134_636 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4042 'trunc' 'trunc_ln134_636' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4043 [1/1] (0.00ns)   --->   "%trunc_ln134_637 = trunc i8 %select_ln131_162" [src/dec.c:134]   --->   Operation 4043 'trunc' 'trunc_ln134_637' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4044 [1/1] (0.00ns)   --->   "%or_ln134_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_631, i1 %tmp_325" [src/dec.c:134]   --->   Operation 4044 'bitconcatenate' 'or_ln134_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_163)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_67, i32 7" [src/dec.c:131]   --->   Operation 4045 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_163)   --->   "%xor_ln132_163 = xor i8 %z_67, i8 14" [src/dec.c:132]   --->   Operation 4046 'xor' 'xor_ln132_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4047 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_163 = select i1 %tmp_326, i8 %xor_ln132_163, i8 %z_67" [src/dec.c:131]   --->   Operation 4047 'select' 'select_ln131_163' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln134_638 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4048 'trunc' 'trunc_ln134_638' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4049 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_163, i32 7" [src/dec.c:134]   --->   Operation 4049 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%trunc_ln134_639 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4050 'trunc' 'trunc_ln134_639' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4051 [1/1] (0.00ns)   --->   "%trunc_ln134_640 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4051 'trunc' 'trunc_ln134_640' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4052 [1/1] (0.00ns)   --->   "%trunc_ln134_641 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4052 'trunc' 'trunc_ln134_641' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4053 [1/1] (0.00ns)   --->   "%trunc_ln134_642 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4053 'trunc' 'trunc_ln134_642' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4054 [1/1] (0.00ns)   --->   "%trunc_ln134_643 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4054 'trunc' 'trunc_ln134_643' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4055 [1/1] (0.00ns)   --->   "%trunc_ln134_644 = trunc i8 %select_ln131_163" [src/dec.c:134]   --->   Operation 4055 'trunc' 'trunc_ln134_644' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4056 [1/1] (0.00ns)   --->   "%x_assign_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_638, i1 %tmp_327" [src/dec.c:134]   --->   Operation 4056 'bitconcatenate' 'x_assign_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_164)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_163, i32 6" [src/dec.c:131]   --->   Operation 4057 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_164)   --->   "%xor_ln132_164 = xor i8 %x_assign_98, i8 14" [src/dec.c:132]   --->   Operation 4058 'xor' 'xor_ln132_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4059 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_164 = select i1 %tmp_328, i8 %xor_ln132_164, i8 %x_assign_98" [src/dec.c:131]   --->   Operation 4059 'select' 'select_ln131_164' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln134_645 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4060 'trunc' 'trunc_ln134_645' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4061 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_164, i32 7" [src/dec.c:134]   --->   Operation 4061 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln134_646 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4062 'trunc' 'trunc_ln134_646' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4063 [1/1] (0.00ns)   --->   "%trunc_ln134_647 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4063 'trunc' 'trunc_ln134_647' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4064 [1/1] (0.00ns)   --->   "%trunc_ln134_648 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4064 'trunc' 'trunc_ln134_648' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4065 [1/1] (0.00ns)   --->   "%trunc_ln134_649 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4065 'trunc' 'trunc_ln134_649' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4066 [1/1] (0.00ns)   --->   "%trunc_ln134_650 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4066 'trunc' 'trunc_ln134_650' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4067 [1/1] (0.00ns)   --->   "%trunc_ln134_651 = trunc i8 %select_ln131_164" [src/dec.c:134]   --->   Operation 4067 'trunc' 'trunc_ln134_651' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4068 [1/1] (0.00ns)   --->   "%or_ln134_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_645, i1 %tmp_329" [src/dec.c:134]   --->   Operation 4068 'bitconcatenate' 'or_ln134_64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_165)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_64, i32 7" [src/dec.c:131]   --->   Operation 4069 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_165)   --->   "%xor_ln132_165 = xor i8 %z_64, i8 14" [src/dec.c:132]   --->   Operation 4070 'xor' 'xor_ln132_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4071 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_165 = select i1 %tmp_330, i8 %xor_ln132_165, i8 %z_64" [src/dec.c:131]   --->   Operation 4071 'select' 'select_ln131_165' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4072 [1/1] (0.00ns)   --->   "%trunc_ln134_652 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4072 'trunc' 'trunc_ln134_652' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4073 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_165, i32 7" [src/dec.c:134]   --->   Operation 4073 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4074 [1/1] (0.00ns)   --->   "%trunc_ln134_653 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4074 'trunc' 'trunc_ln134_653' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4075 [1/1] (0.00ns)   --->   "%trunc_ln134_654 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4075 'trunc' 'trunc_ln134_654' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4076 [1/1] (0.00ns)   --->   "%trunc_ln134_655 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4076 'trunc' 'trunc_ln134_655' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln134_656 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4077 'trunc' 'trunc_ln134_656' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%trunc_ln134_657 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4078 'trunc' 'trunc_ln134_657' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%trunc_ln134_658 = trunc i8 %select_ln131_165" [src/dec.c:134]   --->   Operation 4079 'trunc' 'trunc_ln134_658' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4080 [1/1] (0.00ns)   --->   "%x_assign_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_652, i1 %tmp_331" [src/dec.c:134]   --->   Operation 4080 'bitconcatenate' 'x_assign_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_166)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_165, i32 6" [src/dec.c:131]   --->   Operation 4081 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_166)   --->   "%xor_ln132_166 = xor i8 %x_assign_99, i8 14" [src/dec.c:132]   --->   Operation 4082 'xor' 'xor_ln132_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4083 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_166 = select i1 %tmp_332, i8 %xor_ln132_166, i8 %x_assign_99" [src/dec.c:131]   --->   Operation 4083 'select' 'select_ln131_166' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4084 [1/1] (0.00ns)   --->   "%trunc_ln134_659 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4084 'trunc' 'trunc_ln134_659' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4085 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_166, i32 7" [src/dec.c:134]   --->   Operation 4085 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4086 [1/1] (0.00ns)   --->   "%trunc_ln134_660 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4086 'trunc' 'trunc_ln134_660' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4087 [1/1] (0.00ns)   --->   "%trunc_ln134_661 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4087 'trunc' 'trunc_ln134_661' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4088 [1/1] (0.00ns)   --->   "%trunc_ln134_662 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4088 'trunc' 'trunc_ln134_662' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4089 [1/1] (0.00ns)   --->   "%trunc_ln134_663 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4089 'trunc' 'trunc_ln134_663' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%trunc_ln134_664 = trunc i8 %select_ln131_166" [src/dec.c:134]   --->   Operation 4090 'trunc' 'trunc_ln134_664' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4091 [1/1] (0.00ns)   --->   "%or_ln134_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_659, i1 %tmp_333" [src/dec.c:134]   --->   Operation 4091 'bitconcatenate' 'or_ln134_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_167)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_160, i32 6" [src/dec.c:131]   --->   Operation 4092 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_167)   --->   "%xor_ln132_167 = xor i8 %x_assign_96, i8 14" [src/dec.c:132]   --->   Operation 4093 'xor' 'xor_ln132_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4094 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_167 = select i1 %tmp_334, i8 %xor_ln132_167, i8 %x_assign_96" [src/dec.c:131]   --->   Operation 4094 'select' 'select_ln131_167' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 4095 [1/1] (0.00ns)   --->   "%trunc_ln134_665 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4095 'trunc' 'trunc_ln134_665' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_167, i32 7" [src/dec.c:134]   --->   Operation 4096 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4097 [1/1] (0.00ns)   --->   "%trunc_ln134_666 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4097 'trunc' 'trunc_ln134_666' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4098 [1/1] (0.00ns)   --->   "%trunc_ln134_667 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4098 'trunc' 'trunc_ln134_667' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4099 [1/1] (0.00ns)   --->   "%trunc_ln134_668 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4099 'trunc' 'trunc_ln134_668' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4100 [1/1] (0.00ns)   --->   "%trunc_ln134_669 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4100 'trunc' 'trunc_ln134_669' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%trunc_ln134_670 = trunc i8 %select_ln131_167" [src/dec.c:134]   --->   Operation 4101 'trunc' 'trunc_ln134_670' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4102 [1/1] (0.00ns)   --->   "%or_ln134_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_665, i1 %tmp_335" [src/dec.c:134]   --->   Operation 4102 'bitconcatenate' 'or_ln134_66' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4103 [1/1] (0.00ns)   --->   "%or_ln124_431 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_637, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4103 'bitconcatenate' 'or_ln124_431' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4104 [1/1] (0.00ns)   --->   "%or_ln124_432 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_644, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4104 'bitconcatenate' 'or_ln124_432' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4105 [1/1] (0.00ns)   --->   "%or_ln124_433 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_636, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4105 'bitconcatenate' 'or_ln124_433' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4106 [1/1] (0.00ns)   --->   "%or_ln124_434 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_643, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4106 'bitconcatenate' 'or_ln124_434' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4107 [1/1] (0.00ns)   --->   "%or_ln124_435 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_635, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4107 'bitconcatenate' 'or_ln124_435' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4108 [1/1] (0.00ns)   --->   "%or_ln124_436 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_642, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4108 'bitconcatenate' 'or_ln124_436' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4109 [1/1] (0.00ns)   --->   "%or_ln124_437 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_634, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4109 'bitconcatenate' 'or_ln124_437' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4110 [1/1] (0.00ns)   --->   "%or_ln124_438 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_641, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4110 'bitconcatenate' 'or_ln124_438' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4111 [1/1] (0.00ns)   --->   "%or_ln124_439 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_633, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4111 'bitconcatenate' 'or_ln124_439' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4112 [1/1] (0.00ns)   --->   "%or_ln124_440 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_640, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4112 'bitconcatenate' 'or_ln124_440' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4113 [1/1] (0.00ns)   --->   "%or_ln124_441 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_632, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4113 'bitconcatenate' 'or_ln124_441' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%or_ln124_442 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_639, i1 %tmp_327" [src/dec.c:124]   --->   Operation 4114 'bitconcatenate' 'or_ln124_442' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_132)   --->   "%xor_ln124_1734 = xor i8 %x_assign_98, i8 %or_ln134_63" [src/dec.c:124]   --->   Operation 4115 'xor' 'xor_ln124_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2139)   --->   "%trunc_ln124_225 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4116 'trunc' 'trunc_ln124_225' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2139)   --->   "%xor_ln124_1735 = xor i1 %tmp_327, i1 %tmp_325" [src/dec.c:124]   --->   Operation 4117 'xor' 'xor_ln124_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%trunc_ln124_226 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4118 'trunc' 'trunc_ln124_226' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%xor_ln124_1736 = xor i2 %or_ln124_442, i2 %or_ln124_441" [src/dec.c:124]   --->   Operation 4119 'xor' 'xor_ln124_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2143)   --->   "%trunc_ln124_227 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4120 'trunc' 'trunc_ln124_227' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2143)   --->   "%xor_ln124_1737 = xor i3 %or_ln124_440, i3 %or_ln124_439" [src/dec.c:124]   --->   Operation 4121 'xor' 'xor_ln124_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2145)   --->   "%trunc_ln124_228 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4122 'trunc' 'trunc_ln124_228' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2145)   --->   "%xor_ln124_1738 = xor i4 %or_ln124_438, i4 %or_ln124_437" [src/dec.c:124]   --->   Operation 4123 'xor' 'xor_ln124_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2147)   --->   "%trunc_ln124_229 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4124 'trunc' 'trunc_ln124_229' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2147)   --->   "%xor_ln124_1739 = xor i5 %or_ln124_436, i5 %or_ln124_435" [src/dec.c:124]   --->   Operation 4125 'xor' 'xor_ln124_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2149)   --->   "%trunc_ln124_230 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4126 'trunc' 'trunc_ln124_230' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2149)   --->   "%xor_ln124_1740 = xor i6 %or_ln124_434, i6 %or_ln124_433" [src/dec.c:124]   --->   Operation 4127 'xor' 'xor_ln124_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2151)   --->   "%trunc_ln124_231 = trunc i8 %z_64" [src/dec.c:124]   --->   Operation 4128 'trunc' 'trunc_ln124_231' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2151)   --->   "%xor_ln124_1741 = xor i7 %or_ln124_432, i7 %or_ln124_431" [src/dec.c:124]   --->   Operation 4129 'xor' 'xor_ln124_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_132)   --->   "%xor_ln124_1742 = xor i8 %xor_ln124_1734, i8 %z_64" [src/dec.c:124]   --->   Operation 4130 'xor' 'xor_ln124_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4131 [1/1] (0.00ns)   --->   "%or_ln124_443 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_651, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4131 'bitconcatenate' 'or_ln124_443' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4132 [1/1] (0.00ns)   --->   "%or_ln124_444 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_623, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4132 'bitconcatenate' 'or_ln124_444' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4133 [1/1] (0.00ns)   --->   "%or_ln124_445 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_650, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4133 'bitconcatenate' 'or_ln124_445' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4134 [1/1] (0.00ns)   --->   "%or_ln124_446 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_622, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4134 'bitconcatenate' 'or_ln124_446' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4135 [1/1] (0.00ns)   --->   "%or_ln124_447 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_649, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4135 'bitconcatenate' 'or_ln124_447' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4136 [1/1] (0.00ns)   --->   "%or_ln124_448 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_621, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4136 'bitconcatenate' 'or_ln124_448' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4137 [1/1] (0.00ns)   --->   "%or_ln124_449 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_648, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4137 'bitconcatenate' 'or_ln124_449' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4138 [1/1] (0.00ns)   --->   "%or_ln124_450 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_620, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4138 'bitconcatenate' 'or_ln124_450' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4139 [1/1] (0.00ns)   --->   "%or_ln124_451 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_647, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4139 'bitconcatenate' 'or_ln124_451' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4140 [1/1] (0.00ns)   --->   "%or_ln124_452 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_619, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4140 'bitconcatenate' 'or_ln124_452' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4141 [1/1] (0.00ns)   --->   "%or_ln124_453 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_646, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4141 'bitconcatenate' 'or_ln124_453' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%or_ln124_454 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_618, i1 %tmp_321" [src/dec.c:124]   --->   Operation 4142 'bitconcatenate' 'or_ln124_454' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_132)   --->   "%xor_ln124_1743 = xor i8 %x_assign_96, i8 %or_ln134_64" [src/dec.c:124]   --->   Operation 4143 'xor' 'xor_ln124_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2139)   --->   "%xor_ln124_1745 = xor i1 %tmp_321, i1 %tmp_329" [src/dec.c:124]   --->   Operation 4144 'xor' 'xor_ln124_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%xor_ln124_1747 = xor i2 %or_ln124_454, i2 %or_ln124_453" [src/dec.c:124]   --->   Operation 4145 'xor' 'xor_ln124_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2143)   --->   "%xor_ln124_1749 = xor i3 %or_ln124_452, i3 %or_ln124_451" [src/dec.c:124]   --->   Operation 4146 'xor' 'xor_ln124_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2145)   --->   "%xor_ln124_1751 = xor i4 %or_ln124_450, i4 %or_ln124_449" [src/dec.c:124]   --->   Operation 4147 'xor' 'xor_ln124_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2147)   --->   "%xor_ln124_1753 = xor i5 %or_ln124_448, i5 %or_ln124_447" [src/dec.c:124]   --->   Operation 4148 'xor' 'xor_ln124_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2149)   --->   "%xor_ln124_1755 = xor i6 %or_ln124_446, i6 %or_ln124_445" [src/dec.c:124]   --->   Operation 4149 'xor' 'xor_ln124_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2151)   --->   "%xor_ln124_1757 = xor i7 %or_ln124_444, i7 %or_ln124_443" [src/dec.c:124]   --->   Operation 4150 'xor' 'xor_ln124_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_132)   --->   "%xor_ln124_1758 = xor i8 %xor_ln124_1743, i8 %xor_ln124_108" [src/dec.c:124]   --->   Operation 4151 'xor' 'xor_ln124_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2151)   --->   "%xor_ln124_1759 = xor i7 %xor_ln124_1741, i7 %trunc_ln124_231" [src/dec.c:124]   --->   Operation 4152 'xor' 'xor_ln124_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2151)   --->   "%xor_ln124_1760 = xor i7 %xor_ln124_1757, i7 %xor_ln124_1756" [src/dec.c:124]   --->   Operation 4153 'xor' 'xor_ln124_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2149)   --->   "%xor_ln124_1761 = xor i6 %xor_ln124_1740, i6 %trunc_ln124_230" [src/dec.c:124]   --->   Operation 4154 'xor' 'xor_ln124_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2149)   --->   "%xor_ln124_1762 = xor i6 %xor_ln124_1755, i6 %xor_ln124_1754" [src/dec.c:124]   --->   Operation 4155 'xor' 'xor_ln124_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2147)   --->   "%xor_ln124_1763 = xor i5 %xor_ln124_1739, i5 %trunc_ln124_229" [src/dec.c:124]   --->   Operation 4156 'xor' 'xor_ln124_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2147)   --->   "%xor_ln124_1764 = xor i5 %xor_ln124_1753, i5 %xor_ln124_1752" [src/dec.c:124]   --->   Operation 4157 'xor' 'xor_ln124_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2145)   --->   "%xor_ln124_1765 = xor i4 %xor_ln124_1738, i4 %trunc_ln124_228" [src/dec.c:124]   --->   Operation 4158 'xor' 'xor_ln124_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2145)   --->   "%xor_ln124_1766 = xor i4 %xor_ln124_1751, i4 %xor_ln124_1750" [src/dec.c:124]   --->   Operation 4159 'xor' 'xor_ln124_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2143)   --->   "%xor_ln124_1767 = xor i3 %xor_ln124_1737, i3 %trunc_ln124_227" [src/dec.c:124]   --->   Operation 4160 'xor' 'xor_ln124_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2143)   --->   "%xor_ln124_1768 = xor i3 %xor_ln124_1749, i3 %xor_ln124_1748" [src/dec.c:124]   --->   Operation 4161 'xor' 'xor_ln124_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%xor_ln124_1769 = xor i2 %xor_ln124_1736, i2 %trunc_ln124_226" [src/dec.c:124]   --->   Operation 4162 'xor' 'xor_ln124_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2141)   --->   "%xor_ln124_1770 = xor i2 %xor_ln124_1747, i2 %xor_ln124_1746" [src/dec.c:124]   --->   Operation 4163 'xor' 'xor_ln124_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2139)   --->   "%xor_ln124_1771 = xor i1 %xor_ln124_1735, i1 %trunc_ln124_225" [src/dec.c:124]   --->   Operation 4164 'xor' 'xor_ln124_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2139)   --->   "%xor_ln124_1772 = xor i1 %xor_ln124_1745, i1 %xor_ln124_1744" [src/dec.c:124]   --->   Operation 4165 'xor' 'xor_ln124_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4166 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_132 = xor i8 %xor_ln124_1758, i8 %xor_ln124_1742" [src/dec.c:124]   --->   Operation 4166 'xor' 'xor_ln124_132' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_133)   --->   "%xor_ln124_1779 = xor i8 %xor_ln124_109, i8 %or_ln134_63" [src/dec.c:124]   --->   Operation 4167 'xor' 'xor_ln124_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2175)   --->   "%trunc_ln124_232 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4168 'trunc' 'trunc_ln124_232' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2175)   --->   "%xor_ln124_1780 = xor i7 %xor_ln124_1778, i7 %or_ln124_431" [src/dec.c:124]   --->   Operation 4169 'xor' 'xor_ln124_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2176)   --->   "%trunc_ln124_233 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4170 'trunc' 'trunc_ln124_233' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2176)   --->   "%xor_ln124_1781 = xor i6 %xor_ln124_1777, i6 %or_ln124_433" [src/dec.c:124]   --->   Operation 4171 'xor' 'xor_ln124_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2177)   --->   "%trunc_ln124_234 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4172 'trunc' 'trunc_ln124_234' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2177)   --->   "%xor_ln124_1782 = xor i5 %xor_ln124_1776, i5 %or_ln124_435" [src/dec.c:124]   --->   Operation 4173 'xor' 'xor_ln124_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2178)   --->   "%trunc_ln124_235 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4174 'trunc' 'trunc_ln124_235' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2178)   --->   "%xor_ln124_1783 = xor i4 %xor_ln124_1775, i4 %or_ln124_437" [src/dec.c:124]   --->   Operation 4175 'xor' 'xor_ln124_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%trunc_ln124_236 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4176 'trunc' 'trunc_ln124_236' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%xor_ln124_1784 = xor i3 %xor_ln124_1774, i3 %or_ln124_439" [src/dec.c:124]   --->   Operation 4177 'xor' 'xor_ln124_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%trunc_ln124_237 = trunc i8 %z_65" [src/dec.c:124]   --->   Operation 4178 'trunc' 'trunc_ln124_237' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%xor_ln124_1785 = xor i2 %xor_ln124_1773, i2 %or_ln124_441" [src/dec.c:124]   --->   Operation 4179 'xor' 'xor_ln124_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_133)   --->   "%xor_ln124_1786 = xor i8 %xor_ln124_1779, i8 %z_65" [src/dec.c:124]   --->   Operation 4180 'xor' 'xor_ln124_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%or_ln124_455 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_658, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4181 'bitconcatenate' 'or_ln124_455' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%or_ln124_456 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_657, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4182 'bitconcatenate' 'or_ln124_456' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4183 [1/1] (0.00ns)   --->   "%or_ln124_457 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_656, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4183 'bitconcatenate' 'or_ln124_457' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4184 [1/1] (0.00ns)   --->   "%or_ln124_458 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_655, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4184 'bitconcatenate' 'or_ln124_458' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4185 [1/1] (0.00ns)   --->   "%or_ln124_459 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_654, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4185 'bitconcatenate' 'or_ln124_459' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4186 [1/1] (0.00ns)   --->   "%or_ln124_460 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_653, i1 %tmp_331" [src/dec.c:124]   --->   Operation 4186 'bitconcatenate' 'or_ln124_460' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_133)   --->   "%xor_ln124_1787 = xor i8 %x_assign_99, i8 %or_ln134_64" [src/dec.c:124]   --->   Operation 4187 'xor' 'xor_ln124_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4188 [1/1] (0.00ns)   --->   "%or_ln124_461 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_630, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4188 'bitconcatenate' 'or_ln124_461' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2175)   --->   "%xor_ln124_1788 = xor i7 %or_ln124_460, i7 %or_ln124_443" [src/dec.c:124]   --->   Operation 4189 'xor' 'xor_ln124_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4190 [1/1] (0.00ns)   --->   "%or_ln124_462 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_629, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4190 'bitconcatenate' 'or_ln124_462' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2176)   --->   "%xor_ln124_1789 = xor i6 %or_ln124_459, i6 %or_ln124_445" [src/dec.c:124]   --->   Operation 4191 'xor' 'xor_ln124_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4192 [1/1] (0.00ns)   --->   "%or_ln124_463 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_628, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4192 'bitconcatenate' 'or_ln124_463' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2177)   --->   "%xor_ln124_1790 = xor i5 %or_ln124_458, i5 %or_ln124_447" [src/dec.c:124]   --->   Operation 4193 'xor' 'xor_ln124_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4194 [1/1] (0.00ns)   --->   "%or_ln124_464 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_627, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4194 'bitconcatenate' 'or_ln124_464' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2178)   --->   "%xor_ln124_1791 = xor i4 %or_ln124_457, i4 %or_ln124_449" [src/dec.c:124]   --->   Operation 4195 'xor' 'xor_ln124_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%or_ln124_465 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_626, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4196 'bitconcatenate' 'or_ln124_465' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%xor_ln124_1792 = xor i3 %or_ln124_456, i3 %or_ln124_451" [src/dec.c:124]   --->   Operation 4197 'xor' 'xor_ln124_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%or_ln124_466 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_625, i1 %tmp_323" [src/dec.c:124]   --->   Operation 4198 'bitconcatenate' 'or_ln124_466' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%xor_ln124_1793 = xor i2 %or_ln124_455, i2 %or_ln124_453" [src/dec.c:124]   --->   Operation 4199 'xor' 'xor_ln124_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_133)   --->   "%xor_ln124_1794 = xor i8 %xor_ln124_1787, i8 %x_assign_97" [src/dec.c:124]   --->   Operation 4200 'xor' 'xor_ln124_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%xor_ln124_1795 = xor i2 %xor_ln124_1785, i2 %trunc_ln124_237" [src/dec.c:124]   --->   Operation 4201 'xor' 'xor_ln124_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2180)   --->   "%xor_ln124_1796 = xor i2 %xor_ln124_1793, i2 %or_ln124_466" [src/dec.c:124]   --->   Operation 4202 'xor' 'xor_ln124_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%xor_ln124_1797 = xor i3 %xor_ln124_1784, i3 %trunc_ln124_236" [src/dec.c:124]   --->   Operation 4203 'xor' 'xor_ln124_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2179)   --->   "%xor_ln124_1798 = xor i3 %xor_ln124_1792, i3 %or_ln124_465" [src/dec.c:124]   --->   Operation 4204 'xor' 'xor_ln124_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2178)   --->   "%xor_ln124_1799 = xor i4 %xor_ln124_1783, i4 %trunc_ln124_235" [src/dec.c:124]   --->   Operation 4205 'xor' 'xor_ln124_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2178)   --->   "%xor_ln124_1800 = xor i4 %xor_ln124_1791, i4 %or_ln124_464" [src/dec.c:124]   --->   Operation 4206 'xor' 'xor_ln124_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2177)   --->   "%xor_ln124_1801 = xor i5 %xor_ln124_1782, i5 %trunc_ln124_234" [src/dec.c:124]   --->   Operation 4207 'xor' 'xor_ln124_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2177)   --->   "%xor_ln124_1802 = xor i5 %xor_ln124_1790, i5 %or_ln124_463" [src/dec.c:124]   --->   Operation 4208 'xor' 'xor_ln124_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2176)   --->   "%xor_ln124_1803 = xor i6 %xor_ln124_1781, i6 %trunc_ln124_233" [src/dec.c:124]   --->   Operation 4209 'xor' 'xor_ln124_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2176)   --->   "%xor_ln124_1804 = xor i6 %xor_ln124_1789, i6 %or_ln124_462" [src/dec.c:124]   --->   Operation 4210 'xor' 'xor_ln124_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2175)   --->   "%xor_ln124_1805 = xor i7 %xor_ln124_1780, i7 %trunc_ln124_232" [src/dec.c:124]   --->   Operation 4211 'xor' 'xor_ln124_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2175)   --->   "%xor_ln124_1806 = xor i7 %xor_ln124_1788, i7 %or_ln124_461" [src/dec.c:124]   --->   Operation 4212 'xor' 'xor_ln124_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4213 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_133 = xor i8 %xor_ln124_1794, i8 %xor_ln124_1786" [src/dec.c:124]   --->   Operation 4213 'xor' 'xor_ln124_133' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%or_ln124_467 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_670, i1 %tmp_335" [src/dec.c:124]   --->   Operation 4214 'bitconcatenate' 'or_ln124_467' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4215 [1/1] (0.00ns)   --->   "%or_ln124_468 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_669, i1 %tmp_335" [src/dec.c:124]   --->   Operation 4215 'bitconcatenate' 'or_ln124_468' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4216 [1/1] (0.00ns)   --->   "%or_ln124_469 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_668, i1 %tmp_335" [src/dec.c:124]   --->   Operation 4216 'bitconcatenate' 'or_ln124_469' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4217 [1/1] (0.00ns)   --->   "%or_ln124_470 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_667, i1 %tmp_335" [src/dec.c:124]   --->   Operation 4217 'bitconcatenate' 'or_ln124_470' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4218 [1/1] (0.00ns)   --->   "%or_ln124_471 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_666, i1 %tmp_335" [src/dec.c:124]   --->   Operation 4218 'bitconcatenate' 'or_ln124_471' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_134)   --->   "%xor_ln124_1807 = xor i8 %or_ln134_66, i8 %x_assign_98" [src/dec.c:124]   --->   Operation 4219 'xor' 'xor_ln124_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2215)   --->   "%trunc_ln124_238 = trunc i8 %z_66" [src/dec.c:124]   --->   Operation 4220 'trunc' 'trunc_ln124_238' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2215)   --->   "%xor_ln124_1808 = xor i7 %or_ln124_471, i7 %or_ln124_432" [src/dec.c:124]   --->   Operation 4221 'xor' 'xor_ln124_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2216)   --->   "%trunc_ln124_239 = trunc i8 %z_66" [src/dec.c:124]   --->   Operation 4222 'trunc' 'trunc_ln124_239' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2216)   --->   "%xor_ln124_1809 = xor i6 %or_ln124_470, i6 %or_ln124_434" [src/dec.c:124]   --->   Operation 4223 'xor' 'xor_ln124_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2217)   --->   "%trunc_ln124_240 = trunc i8 %z_66" [src/dec.c:124]   --->   Operation 4224 'trunc' 'trunc_ln124_240' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2217)   --->   "%xor_ln124_1810 = xor i5 %or_ln124_469, i5 %or_ln124_436" [src/dec.c:124]   --->   Operation 4225 'xor' 'xor_ln124_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2218)   --->   "%trunc_ln124_241 = trunc i8 %z_66" [src/dec.c:124]   --->   Operation 4226 'trunc' 'trunc_ln124_241' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2218)   --->   "%xor_ln124_1811 = xor i4 %or_ln124_468, i4 %or_ln124_438" [src/dec.c:124]   --->   Operation 4227 'xor' 'xor_ln124_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%trunc_ln124_242 = trunc i8 %z_66" [src/dec.c:124]   --->   Operation 4228 'trunc' 'trunc_ln124_242' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%xor_ln124_1812 = xor i3 %or_ln124_467, i3 %or_ln124_440" [src/dec.c:124]   --->   Operation 4229 'xor' 'xor_ln124_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_134)   --->   "%xor_ln124_1813 = xor i8 %xor_ln124_1807, i8 %z_66" [src/dec.c:124]   --->   Operation 4230 'xor' 'xor_ln124_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_134)   --->   "%xor_ln124_1819 = xor i8 %x_assign_96, i8 %xor_ln124_110" [src/dec.c:124]   --->   Operation 4231 'xor' 'xor_ln124_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4232 [1/1] (0.00ns)   --->   "%or_ln124_472 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_663, i1 %tmp_333" [src/dec.c:124]   --->   Operation 4232 'bitconcatenate' 'or_ln124_472' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2215)   --->   "%xor_ln124_1820 = xor i7 %or_ln124_444, i7 %xor_ln124_1818" [src/dec.c:124]   --->   Operation 4233 'xor' 'xor_ln124_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4234 [1/1] (0.00ns)   --->   "%or_ln124_473 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_662, i1 %tmp_333" [src/dec.c:124]   --->   Operation 4234 'bitconcatenate' 'or_ln124_473' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2216)   --->   "%xor_ln124_1821 = xor i6 %or_ln124_446, i6 %xor_ln124_1817" [src/dec.c:124]   --->   Operation 4235 'xor' 'xor_ln124_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4236 [1/1] (0.00ns)   --->   "%or_ln124_474 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_661, i1 %tmp_333" [src/dec.c:124]   --->   Operation 4236 'bitconcatenate' 'or_ln124_474' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2217)   --->   "%xor_ln124_1822 = xor i5 %or_ln124_448, i5 %xor_ln124_1816" [src/dec.c:124]   --->   Operation 4237 'xor' 'xor_ln124_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4238 [1/1] (0.00ns)   --->   "%or_ln124_475 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_660, i1 %tmp_333" [src/dec.c:124]   --->   Operation 4238 'bitconcatenate' 'or_ln124_475' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2218)   --->   "%xor_ln124_1823 = xor i4 %or_ln124_450, i4 %xor_ln124_1815" [src/dec.c:124]   --->   Operation 4239 'xor' 'xor_ln124_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%or_ln124_476 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_664, i1 %tmp_333" [src/dec.c:124]   --->   Operation 4240 'bitconcatenate' 'or_ln124_476' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%xor_ln124_1824 = xor i3 %or_ln124_452, i3 %xor_ln124_1814" [src/dec.c:124]   --->   Operation 4241 'xor' 'xor_ln124_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_134)   --->   "%xor_ln124_1825 = xor i8 %xor_ln124_1819, i8 %or_ln134_65" [src/dec.c:124]   --->   Operation 4242 'xor' 'xor_ln124_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%xor_ln124_1826 = xor i3 %xor_ln124_1812, i3 %trunc_ln124_242" [src/dec.c:124]   --->   Operation 4243 'xor' 'xor_ln124_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2219)   --->   "%xor_ln124_1827 = xor i3 %xor_ln124_1824, i3 %or_ln124_476" [src/dec.c:124]   --->   Operation 4244 'xor' 'xor_ln124_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2218)   --->   "%xor_ln124_1828 = xor i4 %xor_ln124_1811, i4 %trunc_ln124_241" [src/dec.c:124]   --->   Operation 4245 'xor' 'xor_ln124_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2218)   --->   "%xor_ln124_1829 = xor i4 %xor_ln124_1823, i4 %or_ln124_475" [src/dec.c:124]   --->   Operation 4246 'xor' 'xor_ln124_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2217)   --->   "%xor_ln124_1830 = xor i5 %xor_ln124_1810, i5 %trunc_ln124_240" [src/dec.c:124]   --->   Operation 4247 'xor' 'xor_ln124_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2217)   --->   "%xor_ln124_1831 = xor i5 %xor_ln124_1822, i5 %or_ln124_474" [src/dec.c:124]   --->   Operation 4248 'xor' 'xor_ln124_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2216)   --->   "%xor_ln124_1832 = xor i6 %xor_ln124_1809, i6 %trunc_ln124_239" [src/dec.c:124]   --->   Operation 4249 'xor' 'xor_ln124_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2216)   --->   "%xor_ln124_1833 = xor i6 %xor_ln124_1821, i6 %or_ln124_473" [src/dec.c:124]   --->   Operation 4250 'xor' 'xor_ln124_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2215)   --->   "%xor_ln124_1834 = xor i7 %xor_ln124_1808, i7 %trunc_ln124_238" [src/dec.c:124]   --->   Operation 4251 'xor' 'xor_ln124_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2215)   --->   "%xor_ln124_1835 = xor i7 %xor_ln124_1820, i7 %or_ln124_472" [src/dec.c:124]   --->   Operation 4252 'xor' 'xor_ln124_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4253 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_134 = xor i8 %xor_ln124_1825, i8 %xor_ln124_1813" [src/dec.c:124]   --->   Operation 4253 'xor' 'xor_ln124_134' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_135)   --->   "%xor_ln124_1836 = xor i8 %x_assign_97, i8 %or_ln134_66" [src/dec.c:124]   --->   Operation 4254 'xor' 'xor_ln124_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2249)   --->   "%trunc_ln124_243 = trunc i8 %z_67" [src/dec.c:124]   --->   Operation 4255 'trunc' 'trunc_ln124_243' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2249)   --->   "%xor_ln124_1837 = xor i7 %or_ln124_461, i7 %or_ln124_471" [src/dec.c:124]   --->   Operation 4256 'xor' 'xor_ln124_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2250)   --->   "%trunc_ln124_244 = trunc i8 %z_67" [src/dec.c:124]   --->   Operation 4257 'trunc' 'trunc_ln124_244' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2250)   --->   "%xor_ln124_1838 = xor i6 %or_ln124_462, i6 %or_ln124_470" [src/dec.c:124]   --->   Operation 4258 'xor' 'xor_ln124_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2251)   --->   "%trunc_ln124_245 = trunc i8 %z_67" [src/dec.c:124]   --->   Operation 4259 'trunc' 'trunc_ln124_245' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2251)   --->   "%xor_ln124_1839 = xor i5 %or_ln124_463, i5 %or_ln124_469" [src/dec.c:124]   --->   Operation 4260 'xor' 'xor_ln124_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2252)   --->   "%trunc_ln124_246 = trunc i8 %z_67" [src/dec.c:124]   --->   Operation 4261 'trunc' 'trunc_ln124_246' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2252)   --->   "%xor_ln124_1840 = xor i4 %or_ln124_464, i4 %or_ln124_468" [src/dec.c:124]   --->   Operation 4262 'xor' 'xor_ln124_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_135)   --->   "%xor_ln124_1841 = xor i8 %xor_ln124_1836, i8 %z_67" [src/dec.c:124]   --->   Operation 4263 'xor' 'xor_ln124_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_135)   --->   "%xor_ln124_1846 = xor i8 %x_assign_99, i8 %xor_ln124_111" [src/dec.c:124]   --->   Operation 4264 'xor' 'xor_ln124_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2249)   --->   "%xor_ln124_1847 = xor i7 %or_ln124_460, i7 %xor_ln124_1845" [src/dec.c:124]   --->   Operation 4265 'xor' 'xor_ln124_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2250)   --->   "%xor_ln124_1848 = xor i6 %or_ln124_459, i6 %xor_ln124_1844" [src/dec.c:124]   --->   Operation 4266 'xor' 'xor_ln124_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2251)   --->   "%xor_ln124_1849 = xor i5 %or_ln124_458, i5 %xor_ln124_1843" [src/dec.c:124]   --->   Operation 4267 'xor' 'xor_ln124_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2252)   --->   "%xor_ln124_1850 = xor i4 %or_ln124_457, i4 %xor_ln124_1842" [src/dec.c:124]   --->   Operation 4268 'xor' 'xor_ln124_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_135)   --->   "%xor_ln124_1851 = xor i8 %xor_ln124_1846, i8 %or_ln134_65" [src/dec.c:124]   --->   Operation 4269 'xor' 'xor_ln124_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2252)   --->   "%xor_ln124_1852 = xor i4 %xor_ln124_1840, i4 %trunc_ln124_246" [src/dec.c:124]   --->   Operation 4270 'xor' 'xor_ln124_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2252)   --->   "%xor_ln124_1853 = xor i4 %xor_ln124_1850, i4 %or_ln124_475" [src/dec.c:124]   --->   Operation 4271 'xor' 'xor_ln124_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2251)   --->   "%xor_ln124_1854 = xor i5 %xor_ln124_1839, i5 %trunc_ln124_245" [src/dec.c:124]   --->   Operation 4272 'xor' 'xor_ln124_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2251)   --->   "%xor_ln124_1855 = xor i5 %xor_ln124_1849, i5 %or_ln124_474" [src/dec.c:124]   --->   Operation 4273 'xor' 'xor_ln124_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2250)   --->   "%xor_ln124_1856 = xor i6 %xor_ln124_1838, i6 %trunc_ln124_244" [src/dec.c:124]   --->   Operation 4274 'xor' 'xor_ln124_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2250)   --->   "%xor_ln124_1857 = xor i6 %xor_ln124_1848, i6 %or_ln124_473" [src/dec.c:124]   --->   Operation 4275 'xor' 'xor_ln124_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2249)   --->   "%xor_ln124_1858 = xor i7 %xor_ln124_1837, i7 %trunc_ln124_243" [src/dec.c:124]   --->   Operation 4276 'xor' 'xor_ln124_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2249)   --->   "%xor_ln124_1859 = xor i7 %xor_ln124_1847, i7 %or_ln124_472" [src/dec.c:124]   --->   Operation 4277 'xor' 'xor_ln124_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4278 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_135 = xor i8 %xor_ln124_1851, i8 %xor_ln124_1841" [src/dec.c:124]   --->   Operation 4278 'xor' 'xor_ln124_135' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%trunc_ln134_672 = trunc i8 %select_ln131_168" [src/dec.c:134]   --->   Operation 4279 'trunc' 'trunc_ln134_672' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%trunc_ln134_673 = trunc i8 %select_ln131_168" [src/dec.c:134]   --->   Operation 4280 'trunc' 'trunc_ln134_673' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%trunc_ln134_677 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 4281 'trunc' 'trunc_ln134_677' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%trunc_ln134_678 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 4282 'trunc' 'trunc_ln134_678' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%trunc_ln134_679 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 4283 'trunc' 'trunc_ln134_679' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%trunc_ln134_680 = trunc i8 %select_ln131_170" [src/dec.c:134]   --->   Operation 4284 'trunc' 'trunc_ln134_680' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4285 [1/1] (0.00ns)   --->   "%or_ln134_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_676, i1 %tmp_341" [src/dec.c:134]   --->   Operation 4285 'bitconcatenate' 'or_ln134_67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%trunc_ln134_684 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 4286 'trunc' 'trunc_ln134_684' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%trunc_ln134_685 = trunc i8 %select_ln131_171" [src/dec.c:134]   --->   Operation 4287 'trunc' 'trunc_ln134_685' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%trunc_ln134_695 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 4288 'trunc' 'trunc_ln134_695' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%trunc_ln134_696 = trunc i8 %select_ln131_172" [src/dec.c:134]   --->   Operation 4289 'trunc' 'trunc_ln134_696' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%trunc_ln134_699 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 4290 'trunc' 'trunc_ln134_699' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%trunc_ln134_700 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 4291 'trunc' 'trunc_ln134_700' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%trunc_ln134_701 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 4292 'trunc' 'trunc_ln134_701' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%trunc_ln134_702 = trunc i8 %select_ln131_174" [src/dec.c:134]   --->   Operation 4293 'trunc' 'trunc_ln134_702' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4294 [1/1] (0.00ns)   --->   "%or_ln134_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_698, i1 %tmp_349" [src/dec.c:134]   --->   Operation 4294 'bitconcatenate' 'or_ln134_68' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%trunc_ln134_707 = trunc i8 %select_ln131_175" [src/dec.c:134]   --->   Operation 4295 'trunc' 'trunc_ln134_707' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%trunc_ln134_708 = trunc i8 %select_ln131_175" [src/dec.c:134]   --->   Operation 4296 'trunc' 'trunc_ln134_708' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4297 [1/1] (0.00ns)   --->   "%or_ln124_477 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_682, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4297 'bitconcatenate' 'or_ln124_477' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4298 [1/1] (0.00ns)   --->   "%or_ln124_479 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_681, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4298 'bitconcatenate' 'or_ln124_479' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%or_ln124_481 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_680, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4299 'bitconcatenate' 'or_ln124_481' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%or_ln124_483 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_679, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4300 'bitconcatenate' 'or_ln124_483' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%or_ln124_485 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_678, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4301 'bitconcatenate' 'or_ln124_485' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%or_ln124_486 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_696, i1 %tmp_345" [src/dec.c:124]   --->   Operation 4302 'bitconcatenate' 'or_ln124_486' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%or_ln124_487 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_677, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4303 'bitconcatenate' 'or_ln124_487' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%or_ln124_488 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_695, i1 %tmp_345" [src/dec.c:124]   --->   Operation 4304 'bitconcatenate' 'or_ln124_488' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_140)   --->   "%xor_ln124_1860 = xor i8 %x_assign_103, i8 %or_ln134_67" [src/dec.c:124]   --->   Operation 4305 'xor' 'xor_ln124_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%trunc_ln124_247 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4306 'trunc' 'trunc_ln124_247' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%xor_ln124_1861 = xor i2 %or_ln124_488, i2 %or_ln124_487" [src/dec.c:124]   --->   Operation 4307 'xor' 'xor_ln124_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%trunc_ln124_248 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4308 'trunc' 'trunc_ln124_248' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%xor_ln124_1862 = xor i3 %or_ln124_486, i3 %or_ln124_485" [src/dec.c:124]   --->   Operation 4309 'xor' 'xor_ln124_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%trunc_ln124_249 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4310 'trunc' 'trunc_ln124_249' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%xor_ln124_1863 = xor i4 %or_ln124_484, i4 %or_ln124_483" [src/dec.c:124]   --->   Operation 4311 'xor' 'xor_ln124_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%trunc_ln124_250 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4312 'trunc' 'trunc_ln124_250' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%xor_ln124_1864 = xor i5 %or_ln124_482, i5 %or_ln124_481" [src/dec.c:124]   --->   Operation 4313 'xor' 'xor_ln124_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2040)   --->   "%trunc_ln124_251 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4314 'trunc' 'trunc_ln124_251' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2040)   --->   "%xor_ln124_1865 = xor i6 %or_ln124_480, i6 %or_ln124_479" [src/dec.c:124]   --->   Operation 4315 'xor' 'xor_ln124_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2042)   --->   "%trunc_ln124_252 = trunc i8 %z_68" [src/dec.c:124]   --->   Operation 4316 'trunc' 'trunc_ln124_252' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2042)   --->   "%xor_ln124_1866 = xor i7 %or_ln124_478, i7 %or_ln124_477" [src/dec.c:124]   --->   Operation 4317 'xor' 'xor_ln124_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_140)   --->   "%xor_ln124_1867 = xor i8 %xor_ln124_1860, i8 %z_68" [src/dec.c:124]   --->   Operation 4318 'xor' 'xor_ln124_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4319 [1/1] (0.00ns)   --->   "%or_ln124_489 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_704, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4319 'bitconcatenate' 'or_ln124_489' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4320 [1/1] (0.00ns)   --->   "%or_ln124_491 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_703, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4320 'bitconcatenate' 'or_ln124_491' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%or_ln124_493 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_702, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4321 'bitconcatenate' 'or_ln124_493' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%or_ln124_495 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_701, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4322 'bitconcatenate' 'or_ln124_495' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%or_ln124_497 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_700, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4323 'bitconcatenate' 'or_ln124_497' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%or_ln124_498 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_685, i1 %tmp_343" [src/dec.c:124]   --->   Operation 4324 'bitconcatenate' 'or_ln124_498' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%or_ln124_499 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_699, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4325 'bitconcatenate' 'or_ln124_499' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%or_ln124_500 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_684, i1 %tmp_343" [src/dec.c:124]   --->   Operation 4326 'bitconcatenate' 'or_ln124_500' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_140)   --->   "%xor_ln124_1868 = xor i8 %x_assign_102, i8 %or_ln134_68" [src/dec.c:124]   --->   Operation 4327 'xor' 'xor_ln124_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%xor_ln124_1870 = xor i2 %or_ln124_500, i2 %or_ln124_499" [src/dec.c:124]   --->   Operation 4328 'xor' 'xor_ln124_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%xor_ln124_1872 = xor i3 %or_ln124_498, i3 %or_ln124_497" [src/dec.c:124]   --->   Operation 4329 'xor' 'xor_ln124_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%xor_ln124_1874 = xor i4 %or_ln124_496, i4 %or_ln124_495" [src/dec.c:124]   --->   Operation 4330 'xor' 'xor_ln124_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%xor_ln124_1876 = xor i5 %or_ln124_494, i5 %or_ln124_493" [src/dec.c:124]   --->   Operation 4331 'xor' 'xor_ln124_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2040)   --->   "%xor_ln124_1878 = xor i6 %or_ln124_492, i6 %or_ln124_491" [src/dec.c:124]   --->   Operation 4332 'xor' 'xor_ln124_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2042)   --->   "%xor_ln124_1880 = xor i7 %or_ln124_490, i7 %or_ln124_489" [src/dec.c:124]   --->   Operation 4333 'xor' 'xor_ln124_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_140)   --->   "%xor_ln124_1881 = xor i8 %xor_ln124_1868, i8 %xor_ln124_100" [src/dec.c:124]   --->   Operation 4334 'xor' 'xor_ln124_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2042)   --->   "%xor_ln124_1882 = xor i7 %xor_ln124_1866, i7 %trunc_ln124_252" [src/dec.c:124]   --->   Operation 4335 'xor' 'xor_ln124_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2042)   --->   "%xor_ln124_1883 = xor i7 %xor_ln124_1880, i7 %xor_ln124_1879" [src/dec.c:124]   --->   Operation 4336 'xor' 'xor_ln124_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2040)   --->   "%xor_ln124_1884 = xor i6 %xor_ln124_1865, i6 %trunc_ln124_251" [src/dec.c:124]   --->   Operation 4337 'xor' 'xor_ln124_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2040)   --->   "%xor_ln124_1885 = xor i6 %xor_ln124_1878, i6 %xor_ln124_1877" [src/dec.c:124]   --->   Operation 4338 'xor' 'xor_ln124_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%xor_ln124_1886 = xor i5 %xor_ln124_1864, i5 %trunc_ln124_250" [src/dec.c:124]   --->   Operation 4339 'xor' 'xor_ln124_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2038)   --->   "%xor_ln124_1887 = xor i5 %xor_ln124_1876, i5 %xor_ln124_1875" [src/dec.c:124]   --->   Operation 4340 'xor' 'xor_ln124_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%xor_ln124_1888 = xor i4 %xor_ln124_1863, i4 %trunc_ln124_249" [src/dec.c:124]   --->   Operation 4341 'xor' 'xor_ln124_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2036)   --->   "%xor_ln124_1889 = xor i4 %xor_ln124_1874, i4 %xor_ln124_1873" [src/dec.c:124]   --->   Operation 4342 'xor' 'xor_ln124_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%xor_ln124_1890 = xor i3 %xor_ln124_1862, i3 %trunc_ln124_248" [src/dec.c:124]   --->   Operation 4343 'xor' 'xor_ln124_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2034)   --->   "%xor_ln124_1891 = xor i3 %xor_ln124_1872, i3 %xor_ln124_1871" [src/dec.c:124]   --->   Operation 4344 'xor' 'xor_ln124_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%xor_ln124_1892 = xor i2 %xor_ln124_1861, i2 %trunc_ln124_247" [src/dec.c:124]   --->   Operation 4345 'xor' 'xor_ln124_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2032)   --->   "%xor_ln124_1893 = xor i2 %xor_ln124_1870, i2 %xor_ln124_1869" [src/dec.c:124]   --->   Operation 4346 'xor' 'xor_ln124_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4347 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_140 = xor i8 %xor_ln124_1881, i8 %xor_ln124_1867" [src/dec.c:124]   --->   Operation 4347 'xor' 'xor_ln124_140' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_142)   --->   "%xor_ln124_1926 = xor i8 %xor_ln124_102, i8 %or_ln134_67" [src/dec.c:124]   --->   Operation 4348 'xor' 'xor_ln124_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2102)   --->   "%trunc_ln124_258 = trunc i8 %z_70" [src/dec.c:124]   --->   Operation 4349 'trunc' 'trunc_ln124_258' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2102)   --->   "%xor_ln124_1927 = xor i1 %xor_ln124_1925, i1 %tmp_341" [src/dec.c:124]   --->   Operation 4350 'xor' 'xor_ln124_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%trunc_ln124_259 = trunc i8 %z_70" [src/dec.c:124]   --->   Operation 4351 'trunc' 'trunc_ln124_259' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%xor_ln124_1928 = xor i7 %xor_ln124_1924, i7 %or_ln124_477" [src/dec.c:124]   --->   Operation 4352 'xor' 'xor_ln124_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%trunc_ln124_260 = trunc i8 %z_70" [src/dec.c:124]   --->   Operation 4353 'trunc' 'trunc_ln124_260' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%xor_ln124_1929 = xor i6 %xor_ln124_1923, i6 %or_ln124_479" [src/dec.c:124]   --->   Operation 4354 'xor' 'xor_ln124_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_142)   --->   "%xor_ln124_1930 = xor i8 %xor_ln124_1926, i8 %z_70" [src/dec.c:124]   --->   Operation 4355 'xor' 'xor_ln124_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%or_ln124_509 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_708, i1 %tmp_351" [src/dec.c:124]   --->   Operation 4356 'bitconcatenate' 'or_ln124_509' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%or_ln124_510 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_707, i1 %tmp_351" [src/dec.c:124]   --->   Operation 4357 'bitconcatenate' 'or_ln124_510' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_142)   --->   "%xor_ln124_1931 = xor i8 %x_assign_105, i8 %or_ln134_68" [src/dec.c:124]   --->   Operation 4358 'xor' 'xor_ln124_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2102)   --->   "%xor_ln124_1932 = xor i1 %tmp_351, i1 %tmp_349" [src/dec.c:124]   --->   Operation 4359 'xor' 'xor_ln124_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%or_ln124_511 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_673, i1 %tmp_337" [src/dec.c:124]   --->   Operation 4360 'bitconcatenate' 'or_ln124_511' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%xor_ln124_1933 = xor i7 %or_ln124_510, i7 %or_ln124_489" [src/dec.c:124]   --->   Operation 4361 'xor' 'xor_ln124_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%or_ln124_512 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_672, i1 %tmp_337" [src/dec.c:124]   --->   Operation 4362 'bitconcatenate' 'or_ln124_512' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%xor_ln124_1934 = xor i6 %or_ln124_509, i6 %or_ln124_491" [src/dec.c:124]   --->   Operation 4363 'xor' 'xor_ln124_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_142)   --->   "%xor_ln124_1935 = xor i8 %xor_ln124_1931, i8 %x_assign_100" [src/dec.c:124]   --->   Operation 4364 'xor' 'xor_ln124_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%xor_ln124_1936 = xor i6 %xor_ln124_1929, i6 %trunc_ln124_260" [src/dec.c:124]   --->   Operation 4365 'xor' 'xor_ln124_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2104)   --->   "%xor_ln124_1937 = xor i6 %xor_ln124_1934, i6 %or_ln124_512" [src/dec.c:124]   --->   Operation 4366 'xor' 'xor_ln124_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%xor_ln124_1938 = xor i7 %xor_ln124_1928, i7 %trunc_ln124_259" [src/dec.c:124]   --->   Operation 4367 'xor' 'xor_ln124_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2103)   --->   "%xor_ln124_1939 = xor i7 %xor_ln124_1933, i7 %or_ln124_511" [src/dec.c:124]   --->   Operation 4368 'xor' 'xor_ln124_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2102)   --->   "%xor_ln124_1940 = xor i1 %xor_ln124_1927, i1 %trunc_ln124_258" [src/dec.c:124]   --->   Operation 4369 'xor' 'xor_ln124_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2102)   --->   "%xor_ln124_1941 = xor i1 %xor_ln124_1932, i1 %tmp_337" [src/dec.c:124]   --->   Operation 4370 'xor' 'xor_ln124_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4371 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_142 = xor i8 %xor_ln124_1935, i8 %xor_ln124_1930" [src/dec.c:124]   --->   Operation 4371 'xor' 'xor_ln124_142' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4372 [1/1] (0.99ns)   --->   "%xor_ln124_153 = xor i8 %xor_ln124_141, i8 116" [src/dec.c:124]   --->   Operation 4372 'xor' 'xor_ln124_153' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4373 [1/1] (0.99ns)   --->   "%xor_ln124_155 = xor i8 %xor_ln124_143, i8 252" [src/dec.c:124]   --->   Operation 4373 'xor' 'xor_ln124_155' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4374 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i8 %xor_ln124_153" [src/dec.c:174->src/dec.c:195]   --->   Operation 4374 'zext' 'zext_ln174_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4375 [1/1] (0.00ns)   --->   "%clefia_s0_addr_38 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_9" [src/dec.c:174->src/dec.c:195]   --->   Operation 4375 'getelementptr' 'clefia_s0_addr_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4376 [2/2] (3.25ns)   --->   "%z_77 = load i8 %clefia_s0_addr_38" [src/dec.c:174->src/dec.c:195]   --->   Operation 4376 'load' 'z_77' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln176_9 = zext i8 %xor_ln124_155" [src/dec.c:176->src/dec.c:195]   --->   Operation 4377 'zext' 'zext_ln176_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4378 [1/1] (0.00ns)   --->   "%clefia_s0_addr_39 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_9" [src/dec.c:176->src/dec.c:195]   --->   Operation 4378 'getelementptr' 'clefia_s0_addr_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4379 [2/2] (3.25ns)   --->   "%z_79 = load i8 %clefia_s0_addr_39" [src/dec.c:176->src/dec.c:195]   --->   Operation 4379 'load' 'z_79' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 4380 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2032 = xor i2 %xor_ln124_1893, i2 %xor_ln124_1892" [src/dec.c:124]   --->   Operation 4380 'xor' 'xor_ln124_2032' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4381 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2034 = xor i3 %xor_ln124_1891, i3 %xor_ln124_1890" [src/dec.c:124]   --->   Operation 4381 'xor' 'xor_ln124_2034' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4382 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2036 = xor i4 %xor_ln124_1889, i4 %xor_ln124_1888" [src/dec.c:124]   --->   Operation 4382 'xor' 'xor_ln124_2036' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4383 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2038 = xor i5 %xor_ln124_1887, i5 %xor_ln124_1886" [src/dec.c:124]   --->   Operation 4383 'xor' 'xor_ln124_2038' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4384 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2040 = xor i6 %xor_ln124_1885, i6 %xor_ln124_1884" [src/dec.c:124]   --->   Operation 4384 'xor' 'xor_ln124_2040' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4385 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2042 = xor i7 %xor_ln124_1883, i7 %xor_ln124_1882" [src/dec.c:124]   --->   Operation 4385 'xor' 'xor_ln124_2042' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4386 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2102 = xor i1 %xor_ln124_1941, i1 %xor_ln124_1940" [src/dec.c:124]   --->   Operation 4386 'xor' 'xor_ln124_2102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4387 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2103 = xor i7 %xor_ln124_1939, i7 %xor_ln124_1938" [src/dec.c:124]   --->   Operation 4387 'xor' 'xor_ln124_2103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4388 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2104 = xor i6 %xor_ln124_1937, i6 %xor_ln124_1936" [src/dec.c:124]   --->   Operation 4388 'xor' 'xor_ln124_2104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4389 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2139 = xor i1 %xor_ln124_1772, i1 %xor_ln124_1771" [src/dec.c:124]   --->   Operation 4389 'xor' 'xor_ln124_2139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4390 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2141 = xor i2 %xor_ln124_1770, i2 %xor_ln124_1769" [src/dec.c:124]   --->   Operation 4390 'xor' 'xor_ln124_2141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4391 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2143 = xor i3 %xor_ln124_1768, i3 %xor_ln124_1767" [src/dec.c:124]   --->   Operation 4391 'xor' 'xor_ln124_2143' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4392 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2145 = xor i4 %xor_ln124_1766, i4 %xor_ln124_1765" [src/dec.c:124]   --->   Operation 4392 'xor' 'xor_ln124_2145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4393 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2147 = xor i5 %xor_ln124_1764, i5 %xor_ln124_1763" [src/dec.c:124]   --->   Operation 4393 'xor' 'xor_ln124_2147' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4394 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2149 = xor i6 %xor_ln124_1762, i6 %xor_ln124_1761" [src/dec.c:124]   --->   Operation 4394 'xor' 'xor_ln124_2149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4395 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2151 = xor i7 %xor_ln124_1760, i7 %xor_ln124_1759" [src/dec.c:124]   --->   Operation 4395 'xor' 'xor_ln124_2151' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4396 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2175 = xor i7 %xor_ln124_1806, i7 %xor_ln124_1805" [src/dec.c:124]   --->   Operation 4396 'xor' 'xor_ln124_2175' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4397 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2176 = xor i6 %xor_ln124_1804, i6 %xor_ln124_1803" [src/dec.c:124]   --->   Operation 4397 'xor' 'xor_ln124_2176' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4398 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2177 = xor i5 %xor_ln124_1802, i5 %xor_ln124_1801" [src/dec.c:124]   --->   Operation 4398 'xor' 'xor_ln124_2177' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4399 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2178 = xor i4 %xor_ln124_1800, i4 %xor_ln124_1799" [src/dec.c:124]   --->   Operation 4399 'xor' 'xor_ln124_2178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4400 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2179 = xor i3 %xor_ln124_1798, i3 %xor_ln124_1797" [src/dec.c:124]   --->   Operation 4400 'xor' 'xor_ln124_2179' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4401 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2180 = xor i2 %xor_ln124_1796, i2 %xor_ln124_1795" [src/dec.c:124]   --->   Operation 4401 'xor' 'xor_ln124_2180' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4402 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2215 = xor i7 %xor_ln124_1835, i7 %xor_ln124_1834" [src/dec.c:124]   --->   Operation 4402 'xor' 'xor_ln124_2215' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4403 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2216 = xor i6 %xor_ln124_1833, i6 %xor_ln124_1832" [src/dec.c:124]   --->   Operation 4403 'xor' 'xor_ln124_2216' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4404 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2217 = xor i5 %xor_ln124_1831, i5 %xor_ln124_1830" [src/dec.c:124]   --->   Operation 4404 'xor' 'xor_ln124_2217' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4405 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2218 = xor i4 %xor_ln124_1829, i4 %xor_ln124_1828" [src/dec.c:124]   --->   Operation 4405 'xor' 'xor_ln124_2218' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4406 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2219 = xor i3 %xor_ln124_1827, i3 %xor_ln124_1826" [src/dec.c:124]   --->   Operation 4406 'xor' 'xor_ln124_2219' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4407 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2249 = xor i7 %xor_ln124_1859, i7 %xor_ln124_1858" [src/dec.c:124]   --->   Operation 4407 'xor' 'xor_ln124_2249' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4408 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2250 = xor i6 %xor_ln124_1857, i6 %xor_ln124_1856" [src/dec.c:124]   --->   Operation 4408 'xor' 'xor_ln124_2250' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4409 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2251 = xor i5 %xor_ln124_1855, i5 %xor_ln124_1854" [src/dec.c:124]   --->   Operation 4409 'xor' 'xor_ln124_2251' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4410 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2252 = xor i4 %xor_ln124_1853, i4 %xor_ln124_1852" [src/dec.c:124]   --->   Operation 4410 'xor' 'xor_ln124_2252' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4411 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i8 %rk, i64 0, i64 7" [src/dec.c:117]   --->   Operation 4411 'getelementptr' 'rk_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4412 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_7, i8 %rk_addr_7" [src/dec.c:117]   --->   Operation 4412 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_42 : Operation 4413 [2/2] (2.32ns)   --->   "%skey_load_16 = load i5 %skey_addr_8" [src/dec.c:117]   --->   Operation 4413 'load' 'skey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 4414 [1/2] (2.32ns)   --->   "%ct_load_10 = load i4 %ct_addr_10" [src/dec.c:117]   --->   Operation 4414 'load' 'ct_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_42 : Operation 4415 [1/1] (0.00ns)   --->   "%ct_addr_11 = getelementptr i8 %ct, i64 0, i64 11" [src/dec.c:117]   --->   Operation 4415 'getelementptr' 'ct_addr_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4416 [2/2] (2.32ns)   --->   "%ct_load_11 = load i4 %ct_addr_11" [src/dec.c:117]   --->   Operation 4416 'load' 'ct_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_42 : Operation 4417 [1/2] (3.25ns)   --->   "%rk_load_20 = load i8 %rk_addr_4" [src/dec.c:124]   --->   Operation 4417 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_42 : Operation 4418 [2/2] (3.25ns)   --->   "%rk_load_21 = load i8 %rk_addr_5" [src/dec.c:124]   --->   Operation 4418 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 43 <SV = 42> <Delay = 6.99>
ST_43 : Operation 4419 [1/1] (0.99ns)   --->   "%xor_ln124_144 = xor i8 %xor_ln124_132, i8 75" [src/dec.c:124]   --->   Operation 4419 'xor' 'xor_ln124_144' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4420 [1/1] (0.99ns)   --->   "%xor_ln124_145 = xor i8 %xor_ln124_133, i8 85" [src/dec.c:124]   --->   Operation 4420 'xor' 'xor_ln124_145' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4421 [1/1] (0.99ns)   --->   "%xor_ln124_146 = xor i8 %xor_ln124_134, i8 6" [src/dec.c:124]   --->   Operation 4421 'xor' 'xor_ln124_146' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4422 [1/1] (0.99ns)   --->   "%xor_ln124_147 = xor i8 %xor_ln124_135, i8 150" [src/dec.c:124]   --->   Operation 4422 'xor' 'xor_ln124_147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln150_9 = zext i8 %xor_ln124_144" [src/dec.c:150->src/dec.c:194]   --->   Operation 4423 'zext' 'zext_ln150_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4424 [1/1] (0.00ns)   --->   "%clefia_s0_addr_36 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_9" [src/dec.c:150->src/dec.c:194]   --->   Operation 4424 'getelementptr' 'clefia_s0_addr_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4425 [2/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_36" [src/dec.c:150->src/dec.c:194]   --->   Operation 4425 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln151_9 = zext i8 %xor_ln124_145" [src/dec.c:151->src/dec.c:194]   --->   Operation 4426 'zext' 'zext_ln151_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4427 [1/1] (0.00ns)   --->   "%clefia_s1_addr_36 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_9" [src/dec.c:151->src/dec.c:194]   --->   Operation 4427 'getelementptr' 'clefia_s1_addr_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4428 [2/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_36" [src/dec.c:151->src/dec.c:194]   --->   Operation 4428 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4429 [1/1] (0.00ns)   --->   "%zext_ln152_9 = zext i8 %xor_ln124_146" [src/dec.c:152->src/dec.c:194]   --->   Operation 4429 'zext' 'zext_ln152_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4430 [1/1] (0.00ns)   --->   "%clefia_s0_addr_37 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_9" [src/dec.c:152->src/dec.c:194]   --->   Operation 4430 'getelementptr' 'clefia_s0_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4431 [2/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_37" [src/dec.c:152->src/dec.c:194]   --->   Operation 4431 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4432 [1/1] (0.00ns)   --->   "%zext_ln153_9 = zext i8 %xor_ln124_147" [src/dec.c:153->src/dec.c:194]   --->   Operation 4432 'zext' 'zext_ln153_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4433 [1/1] (0.00ns)   --->   "%clefia_s1_addr_37 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_9" [src/dec.c:153->src/dec.c:194]   --->   Operation 4433 'getelementptr' 'clefia_s1_addr_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4434 [2/2] (3.25ns)   --->   "%z_75 = load i8 %clefia_s1_addr_37" [src/dec.c:153->src/dec.c:194]   --->   Operation 4434 'load' 'z_75' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4435 [1/1] (0.99ns)   --->   "%xor_ln124_152 = xor i8 %xor_ln124_140, i8 39" [src/dec.c:124]   --->   Operation 4435 'xor' 'xor_ln124_152' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4436 [1/1] (0.99ns)   --->   "%xor_ln124_154 = xor i8 %xor_ln124_142, i8 180" [src/dec.c:124]   --->   Operation 4436 'xor' 'xor_ln124_154' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4437 [1/1] (0.00ns)   --->   "%zext_ln173_9 = zext i8 %xor_ln124_152" [src/dec.c:173->src/dec.c:195]   --->   Operation 4437 'zext' 'zext_ln173_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4438 [1/1] (0.00ns)   --->   "%clefia_s1_addr_38 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_9" [src/dec.c:173->src/dec.c:195]   --->   Operation 4438 'getelementptr' 'clefia_s1_addr_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4439 [2/2] (3.25ns)   --->   "%z_76 = load i8 %clefia_s1_addr_38" [src/dec.c:173->src/dec.c:195]   --->   Operation 4439 'load' 'z_76' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4440 [1/2] (3.25ns)   --->   "%z_77 = load i8 %clefia_s0_addr_38" [src/dec.c:174->src/dec.c:195]   --->   Operation 4440 'load' 'z_77' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4441 [1/1] (0.00ns)   --->   "%zext_ln175_9 = zext i8 %xor_ln124_154" [src/dec.c:175->src/dec.c:195]   --->   Operation 4441 'zext' 'zext_ln175_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4442 [1/1] (0.00ns)   --->   "%clefia_s1_addr_39 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_9" [src/dec.c:175->src/dec.c:195]   --->   Operation 4442 'getelementptr' 'clefia_s1_addr_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4443 [2/2] (3.25ns)   --->   "%z_78 = load i8 %clefia_s1_addr_39" [src/dec.c:175->src/dec.c:195]   --->   Operation 4443 'load' 'z_78' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4444 [1/2] (3.25ns)   --->   "%z_79 = load i8 %clefia_s0_addr_39" [src/dec.c:176->src/dec.c:195]   --->   Operation 4444 'load' 'z_79' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_188)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_77, i32 7" [src/dec.c:131]   --->   Operation 4445 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_188)   --->   "%xor_ln132_188 = xor i8 %z_77, i8 14" [src/dec.c:132]   --->   Operation 4446 'xor' 'xor_ln132_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4447 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_188 = select i1 %tmp_376, i8 %xor_ln132_188, i8 %z_77" [src/dec.c:131]   --->   Operation 4447 'select' 'select_ln131_188' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4448 [1/1] (0.00ns)   --->   "%trunc_ln134_749 = trunc i8 %select_ln131_188" [src/dec.c:134]   --->   Operation 4448 'trunc' 'trunc_ln134_749' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4449 [1/1] (0.00ns)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_188, i32 7" [src/dec.c:134]   --->   Operation 4449 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4450 [1/1] (0.00ns)   --->   "%x_assign_112 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_749, i1 %tmp_377" [src/dec.c:134]   --->   Operation 4450 'bitconcatenate' 'x_assign_112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_189)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_188, i32 6" [src/dec.c:131]   --->   Operation 4451 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_189)   --->   "%xor_ln132_189 = xor i8 %x_assign_112, i8 14" [src/dec.c:132]   --->   Operation 4452 'xor' 'xor_ln132_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4453 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_189 = select i1 %tmp_378, i8 %xor_ln132_189, i8 %x_assign_112" [src/dec.c:131]   --->   Operation 4453 'select' 'select_ln131_189' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4454 [1/1] (0.00ns)   --->   "%trunc_ln134_750 = trunc i8 %select_ln131_189" [src/dec.c:134]   --->   Operation 4454 'trunc' 'trunc_ln134_750' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4455 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_189, i32 7" [src/dec.c:134]   --->   Operation 4455 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4456 [1/1] (0.00ns)   --->   "%x_assign_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_750, i1 %tmp_379" [src/dec.c:134]   --->   Operation 4456 'bitconcatenate' 'x_assign_113' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_190)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_189, i32 6" [src/dec.c:131]   --->   Operation 4457 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_190)   --->   "%xor_ln132_190 = xor i8 %x_assign_113, i8 14" [src/dec.c:132]   --->   Operation 4458 'xor' 'xor_ln132_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4459 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_190 = select i1 %tmp_380, i8 %xor_ln132_190, i8 %x_assign_113" [src/dec.c:131]   --->   Operation 4459 'select' 'select_ln131_190' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4460 [1/1] (0.00ns)   --->   "%trunc_ln134_751 = trunc i8 %select_ln131_190" [src/dec.c:134]   --->   Operation 4460 'trunc' 'trunc_ln134_751' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_190, i32 7" [src/dec.c:134]   --->   Operation 4461 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_192)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_79, i32 7" [src/dec.c:131]   --->   Operation 4462 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_192)   --->   "%xor_ln132_192 = xor i8 %z_79, i8 14" [src/dec.c:132]   --->   Operation 4463 'xor' 'xor_ln132_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4464 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_192 = select i1 %tmp_384, i8 %xor_ln132_192, i8 %z_79" [src/dec.c:131]   --->   Operation 4464 'select' 'select_ln131_192' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4465 [1/1] (0.00ns)   --->   "%trunc_ln134_755 = trunc i8 %select_ln131_192" [src/dec.c:134]   --->   Operation 4465 'trunc' 'trunc_ln134_755' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_192, i32 7" [src/dec.c:134]   --->   Operation 4466 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4467 [1/1] (0.00ns)   --->   "%x_assign_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_755, i1 %tmp_385" [src/dec.c:134]   --->   Operation 4467 'bitconcatenate' 'x_assign_115' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_193)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_192, i32 6" [src/dec.c:131]   --->   Operation 4468 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_193)   --->   "%xor_ln132_193 = xor i8 %x_assign_115, i8 14" [src/dec.c:132]   --->   Operation 4469 'xor' 'xor_ln132_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4470 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_193 = select i1 %tmp_386, i8 %xor_ln132_193, i8 %x_assign_115" [src/dec.c:131]   --->   Operation 4470 'select' 'select_ln131_193' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4471 [1/1] (0.00ns)   --->   "%trunc_ln134_757 = trunc i8 %select_ln131_193" [src/dec.c:134]   --->   Operation 4471 'trunc' 'trunc_ln134_757' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4472 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_193, i32 7" [src/dec.c:134]   --->   Operation 4472 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4473 [1/1] (0.00ns)   --->   "%x_assign_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_757, i1 %tmp_387" [src/dec.c:134]   --->   Operation 4473 'bitconcatenate' 'x_assign_116' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_194)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_193, i32 6" [src/dec.c:131]   --->   Operation 4474 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_194)   --->   "%xor_ln132_194 = xor i8 %x_assign_116, i8 14" [src/dec.c:132]   --->   Operation 4475 'xor' 'xor_ln132_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4476 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_194 = select i1 %tmp_388, i8 %xor_ln132_194, i8 %x_assign_116" [src/dec.c:131]   --->   Operation 4476 'select' 'select_ln131_194' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4477 [1/1] (0.00ns)   --->   "%trunc_ln134_758 = trunc i8 %select_ln131_194" [src/dec.c:134]   --->   Operation 4477 'trunc' 'trunc_ln134_758' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4478 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_194, i32 7" [src/dec.c:134]   --->   Operation 4478 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4479 [1/2] (2.32ns)   --->   "%skey_load_16 = load i5 %skey_addr_8" [src/dec.c:117]   --->   Operation 4479 'load' 'skey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 4480 [2/2] (2.32ns)   --->   "%skey_load_17 = load i5 %skey_addr_9" [src/dec.c:117]   --->   Operation 4480 'load' 'skey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 4481 [1/1] (0.00ns)   --->   "%ct_addr_4 = getelementptr i8 %ct, i64 0, i64 4" [src/dec.c:117]   --->   Operation 4481 'getelementptr' 'ct_addr_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4482 [2/2] (2.32ns)   --->   "%ct_load_4 = load i4 %ct_addr_4" [src/dec.c:117]   --->   Operation 4482 'load' 'ct_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_43 : Operation 4483 [1/2] (2.32ns)   --->   "%ct_load_11 = load i4 %ct_addr_11" [src/dec.c:117]   --->   Operation 4483 'load' 'ct_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_43 : Operation 4484 [1/2] (3.25ns)   --->   "%rk_load_21 = load i8 %rk_addr_5" [src/dec.c:124]   --->   Operation 4484 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_43 : Operation 4485 [2/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_6" [src/dec.c:124]   --->   Operation 4485 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_43 : Operation 4486 [2/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_7" [src/dec.c:124]   --->   Operation 4486 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 44 <SV = 43> <Delay = 6.99>
ST_44 : Operation 4487 [1/2] (3.25ns)   --->   "%z_72 = load i8 %clefia_s0_addr_36" [src/dec.c:150->src/dec.c:194]   --->   Operation 4487 'load' 'z_72' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4488 [1/2] (3.25ns)   --->   "%z_73 = load i8 %clefia_s1_addr_36" [src/dec.c:151->src/dec.c:194]   --->   Operation 4488 'load' 'z_73' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4489 [1/2] (3.25ns)   --->   "%z_74 = load i8 %clefia_s0_addr_37" [src/dec.c:152->src/dec.c:194]   --->   Operation 4489 'load' 'z_74' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4490 [1/2] (3.25ns)   --->   "%z_75 = load i8 %clefia_s1_addr_37" [src/dec.c:153->src/dec.c:194]   --->   Operation 4490 'load' 'z_75' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_180)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_73, i32 7" [src/dec.c:131]   --->   Operation 4491 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_180)   --->   "%xor_ln132_180 = xor i8 %z_73, i8 14" [src/dec.c:132]   --->   Operation 4492 'xor' 'xor_ln132_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4493 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_180 = select i1 %tmp_360, i8 %xor_ln132_180, i8 %z_73" [src/dec.c:131]   --->   Operation 4493 'select' 'select_ln131_180' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4494 [1/1] (0.00ns)   --->   "%trunc_ln134_723 = trunc i8 %select_ln131_180" [src/dec.c:134]   --->   Operation 4494 'trunc' 'trunc_ln134_723' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4495 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_180, i32 7" [src/dec.c:134]   --->   Operation 4495 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%trunc_ln134_724 = trunc i8 %select_ln131_180" [src/dec.c:134]   --->   Operation 4496 'trunc' 'trunc_ln134_724' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%trunc_ln134_725 = trunc i8 %select_ln131_180" [src/dec.c:134]   --->   Operation 4497 'trunc' 'trunc_ln134_725' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4498 [1/1] (0.00ns)   --->   "%trunc_ln134_726 = trunc i8 %select_ln131_180" [src/dec.c:134]   --->   Operation 4498 'trunc' 'trunc_ln134_726' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4499 [1/1] (0.00ns)   --->   "%x_assign_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_723, i1 %tmp_361" [src/dec.c:134]   --->   Operation 4499 'bitconcatenate' 'x_assign_108' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_181)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_74, i32 7" [src/dec.c:131]   --->   Operation 4500 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_181)   --->   "%xor_ln132_181 = xor i8 %z_74, i8 14" [src/dec.c:132]   --->   Operation 4501 'xor' 'xor_ln132_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4502 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_181 = select i1 %tmp_362, i8 %xor_ln132_181, i8 %z_74" [src/dec.c:131]   --->   Operation 4502 'select' 'select_ln131_181' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4503 [1/1] (0.00ns)   --->   "%trunc_ln134_727 = trunc i8 %select_ln131_181" [src/dec.c:134]   --->   Operation 4503 'trunc' 'trunc_ln134_727' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4504 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_181, i32 7" [src/dec.c:134]   --->   Operation 4504 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%trunc_ln134_728 = trunc i8 %select_ln131_181" [src/dec.c:134]   --->   Operation 4505 'trunc' 'trunc_ln134_728' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln134_729 = trunc i8 %select_ln131_181" [src/dec.c:134]   --->   Operation 4506 'trunc' 'trunc_ln134_729' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4507 [1/1] (0.00ns)   --->   "%x_assign_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_727, i1 %tmp_363" [src/dec.c:134]   --->   Operation 4507 'bitconcatenate' 'x_assign_109' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_182)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_181, i32 6" [src/dec.c:131]   --->   Operation 4508 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_182)   --->   "%xor_ln132_182 = xor i8 %x_assign_109, i8 14" [src/dec.c:132]   --->   Operation 4509 'xor' 'xor_ln132_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4510 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_182 = select i1 %tmp_364, i8 %xor_ln132_182, i8 %x_assign_109" [src/dec.c:131]   --->   Operation 4510 'select' 'select_ln131_182' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4511 [1/1] (0.00ns)   --->   "%trunc_ln134_730 = trunc i8 %select_ln131_182" [src/dec.c:134]   --->   Operation 4511 'trunc' 'trunc_ln134_730' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4512 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_182, i32 7" [src/dec.c:134]   --->   Operation 4512 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%trunc_ln134_731 = trunc i8 %select_ln131_182" [src/dec.c:134]   --->   Operation 4513 'trunc' 'trunc_ln134_731' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4514 [1/1] (0.00ns)   --->   "%trunc_ln134_732 = trunc i8 %select_ln131_182" [src/dec.c:134]   --->   Operation 4514 'trunc' 'trunc_ln134_732' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4515 [1/1] (0.00ns)   --->   "%trunc_ln134_733 = trunc i8 %select_ln131_182" [src/dec.c:134]   --->   Operation 4515 'trunc' 'trunc_ln134_733' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4516 [1/1] (0.00ns)   --->   "%or_ln134_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_730, i1 %tmp_365" [src/dec.c:134]   --->   Operation 4516 'bitconcatenate' 'or_ln134_71' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_183)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_75, i32 7" [src/dec.c:131]   --->   Operation 4517 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_183)   --->   "%xor_ln132_183 = xor i8 %z_75, i8 14" [src/dec.c:132]   --->   Operation 4518 'xor' 'xor_ln132_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4519 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_183 = select i1 %tmp_366, i8 %xor_ln132_183, i8 %z_75" [src/dec.c:131]   --->   Operation 4519 'select' 'select_ln131_183' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4520 [1/1] (0.00ns)   --->   "%trunc_ln134_734 = trunc i8 %select_ln131_183" [src/dec.c:134]   --->   Operation 4520 'trunc' 'trunc_ln134_734' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4521 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_183, i32 7" [src/dec.c:134]   --->   Operation 4521 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%trunc_ln134_735 = trunc i8 %select_ln131_183" [src/dec.c:134]   --->   Operation 4522 'trunc' 'trunc_ln134_735' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%trunc_ln134_736 = trunc i8 %select_ln131_183" [src/dec.c:134]   --->   Operation 4523 'trunc' 'trunc_ln134_736' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4524 [1/1] (0.00ns)   --->   "%trunc_ln134_737 = trunc i8 %select_ln131_183" [src/dec.c:134]   --->   Operation 4524 'trunc' 'trunc_ln134_737' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4525 [1/1] (0.00ns)   --->   "%x_assign_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_734, i1 %tmp_367" [src/dec.c:134]   --->   Operation 4525 'bitconcatenate' 'x_assign_110' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_184)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_183, i32 6" [src/dec.c:131]   --->   Operation 4526 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_184)   --->   "%xor_ln132_184 = xor i8 %x_assign_110, i8 14" [src/dec.c:132]   --->   Operation 4527 'xor' 'xor_ln132_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4528 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_184 = select i1 %tmp_368, i8 %xor_ln132_184, i8 %x_assign_110" [src/dec.c:131]   --->   Operation 4528 'select' 'select_ln131_184' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4529 [1/1] (0.00ns)   --->   "%trunc_ln134_738 = trunc i8 %select_ln131_184" [src/dec.c:134]   --->   Operation 4529 'trunc' 'trunc_ln134_738' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4530 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_184, i32 7" [src/dec.c:134]   --->   Operation 4530 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%trunc_ln134_739 = trunc i8 %select_ln131_184" [src/dec.c:134]   --->   Operation 4531 'trunc' 'trunc_ln134_739' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4532 [1/1] (0.00ns)   --->   "%trunc_ln134_740 = trunc i8 %select_ln131_184" [src/dec.c:134]   --->   Operation 4532 'trunc' 'trunc_ln134_740' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4533 [1/1] (0.00ns)   --->   "%trunc_ln134_741 = trunc i8 %select_ln131_184" [src/dec.c:134]   --->   Operation 4533 'trunc' 'trunc_ln134_741' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4534 [1/1] (0.00ns)   --->   "%or_ln134_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_738, i1 %tmp_369" [src/dec.c:134]   --->   Operation 4534 'bitconcatenate' 'or_ln134_72' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_185)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_72, i32 7" [src/dec.c:131]   --->   Operation 4535 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_185)   --->   "%xor_ln132_185 = xor i8 %z_72, i8 14" [src/dec.c:132]   --->   Operation 4536 'xor' 'xor_ln132_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4537 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_185 = select i1 %tmp_370, i8 %xor_ln132_185, i8 %z_72" [src/dec.c:131]   --->   Operation 4537 'select' 'select_ln131_185' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4538 [1/1] (0.00ns)   --->   "%trunc_ln134_742 = trunc i8 %select_ln131_185" [src/dec.c:134]   --->   Operation 4538 'trunc' 'trunc_ln134_742' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4539 [1/1] (0.00ns)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_185, i32 7" [src/dec.c:134]   --->   Operation 4539 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4540 [1/1] (0.00ns)   --->   "%trunc_ln134_743 = trunc i8 %select_ln131_185" [src/dec.c:134]   --->   Operation 4540 'trunc' 'trunc_ln134_743' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%trunc_ln134_744 = trunc i8 %select_ln131_185" [src/dec.c:134]   --->   Operation 4541 'trunc' 'trunc_ln134_744' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4542 [1/1] (0.00ns)   --->   "%x_assign_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_742, i1 %tmp_371" [src/dec.c:134]   --->   Operation 4542 'bitconcatenate' 'x_assign_111' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_186)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_185, i32 6" [src/dec.c:131]   --->   Operation 4543 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_186)   --->   "%xor_ln132_186 = xor i8 %x_assign_111, i8 14" [src/dec.c:132]   --->   Operation 4544 'xor' 'xor_ln132_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4545 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_186 = select i1 %tmp_372, i8 %xor_ln132_186, i8 %x_assign_111" [src/dec.c:131]   --->   Operation 4545 'select' 'select_ln131_186' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4546 [1/1] (0.00ns)   --->   "%trunc_ln134_745 = trunc i8 %select_ln131_186" [src/dec.c:134]   --->   Operation 4546 'trunc' 'trunc_ln134_745' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4547 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_186, i32 7" [src/dec.c:134]   --->   Operation 4547 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4548 [1/1] (0.00ns)   --->   "%trunc_ln134_746 = trunc i8 %select_ln131_186" [src/dec.c:134]   --->   Operation 4548 'trunc' 'trunc_ln134_746' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4549 [1/1] (0.00ns)   --->   "%or_ln134_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_745, i1 %tmp_373" [src/dec.c:134]   --->   Operation 4549 'bitconcatenate' 'or_ln134_73' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_187)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_180, i32 6" [src/dec.c:131]   --->   Operation 4550 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_187)   --->   "%xor_ln132_187 = xor i8 %x_assign_108, i8 14" [src/dec.c:132]   --->   Operation 4551 'xor' 'xor_ln132_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4552 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_187 = select i1 %tmp_374, i8 %xor_ln132_187, i8 %x_assign_108" [src/dec.c:131]   --->   Operation 4552 'select' 'select_ln131_187' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4553 [1/1] (0.00ns)   --->   "%trunc_ln134_747 = trunc i8 %select_ln131_187" [src/dec.c:134]   --->   Operation 4553 'trunc' 'trunc_ln134_747' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_187, i32 7" [src/dec.c:134]   --->   Operation 4554 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4555 [1/1] (0.00ns)   --->   "%trunc_ln134_748 = trunc i8 %select_ln131_187" [src/dec.c:134]   --->   Operation 4555 'trunc' 'trunc_ln134_748' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4556 [1/1] (0.00ns)   --->   "%or_ln134_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_747, i1 %tmp_375" [src/dec.c:134]   --->   Operation 4556 'bitconcatenate' 'or_ln134_74' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4557 [1/1] (0.00ns)   --->   "%or_ln124_517 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_733, i1 %tmp_365" [src/dec.c:124]   --->   Operation 4557 'bitconcatenate' 'or_ln124_517' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4558 [1/1] (0.00ns)   --->   "%or_ln124_518 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_737, i1 %tmp_367" [src/dec.c:124]   --->   Operation 4558 'bitconcatenate' 'or_ln124_518' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4559 [1/1] (0.00ns)   --->   "%or_ln124_519 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_732, i1 %tmp_365" [src/dec.c:124]   --->   Operation 4559 'bitconcatenate' 'or_ln124_519' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%or_ln124_520 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_736, i1 %tmp_367" [src/dec.c:124]   --->   Operation 4560 'bitconcatenate' 'or_ln124_520' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%or_ln124_521 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_731, i1 %tmp_365" [src/dec.c:124]   --->   Operation 4561 'bitconcatenate' 'or_ln124_521' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%or_ln124_522 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_735, i1 %tmp_367" [src/dec.c:124]   --->   Operation 4562 'bitconcatenate' 'or_ln124_522' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_148)   --->   "%xor_ln124_1951 = xor i8 %x_assign_110, i8 %or_ln134_71" [src/dec.c:124]   --->   Operation 4563 'xor' 'xor_ln124_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%trunc_ln124_262 = trunc i8 %z_72" [src/dec.c:124]   --->   Operation 4564 'trunc' 'trunc_ln124_262' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%xor_ln124_1952 = xor i5 %or_ln124_522, i5 %or_ln124_521" [src/dec.c:124]   --->   Operation 4565 'xor' 'xor_ln124_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%trunc_ln124_263 = trunc i8 %z_72" [src/dec.c:124]   --->   Operation 4566 'trunc' 'trunc_ln124_263' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%xor_ln124_1953 = xor i6 %or_ln124_520, i6 %or_ln124_519" [src/dec.c:124]   --->   Operation 4567 'xor' 'xor_ln124_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2310)   --->   "%trunc_ln124_264 = trunc i8 %z_72" [src/dec.c:124]   --->   Operation 4568 'trunc' 'trunc_ln124_264' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2310)   --->   "%xor_ln124_1954 = xor i7 %or_ln124_518, i7 %or_ln124_517" [src/dec.c:124]   --->   Operation 4569 'xor' 'xor_ln124_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_148)   --->   "%xor_ln124_1955 = xor i8 %xor_ln124_1951, i8 %z_72" [src/dec.c:124]   --->   Operation 4570 'xor' 'xor_ln124_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4571 [1/1] (0.00ns)   --->   "%or_ln124_523 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_741, i1 %tmp_369" [src/dec.c:124]   --->   Operation 4571 'bitconcatenate' 'or_ln124_523' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4572 [1/1] (0.00ns)   --->   "%or_ln124_524 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_726, i1 %tmp_361" [src/dec.c:124]   --->   Operation 4572 'bitconcatenate' 'or_ln124_524' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4573 [1/1] (0.00ns)   --->   "%or_ln124_525 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_740, i1 %tmp_369" [src/dec.c:124]   --->   Operation 4573 'bitconcatenate' 'or_ln124_525' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%or_ln124_526 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_725, i1 %tmp_361" [src/dec.c:124]   --->   Operation 4574 'bitconcatenate' 'or_ln124_526' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%or_ln124_527 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_739, i1 %tmp_369" [src/dec.c:124]   --->   Operation 4575 'bitconcatenate' 'or_ln124_527' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%or_ln124_528 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_724, i1 %tmp_361" [src/dec.c:124]   --->   Operation 4576 'bitconcatenate' 'or_ln124_528' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_148)   --->   "%xor_ln124_1956 = xor i8 %x_assign_108, i8 %or_ln134_72" [src/dec.c:124]   --->   Operation 4577 'xor' 'xor_ln124_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%xor_ln124_1958 = xor i5 %or_ln124_528, i5 %or_ln124_527" [src/dec.c:124]   --->   Operation 4578 'xor' 'xor_ln124_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%xor_ln124_1960 = xor i6 %or_ln124_526, i6 %or_ln124_525" [src/dec.c:124]   --->   Operation 4579 'xor' 'xor_ln124_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2310)   --->   "%xor_ln124_1962 = xor i7 %or_ln124_524, i7 %or_ln124_523" [src/dec.c:124]   --->   Operation 4580 'xor' 'xor_ln124_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_148)   --->   "%xor_ln124_1963 = xor i8 %xor_ln124_1956, i8 %xor_ln124_124" [src/dec.c:124]   --->   Operation 4581 'xor' 'xor_ln124_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2310)   --->   "%xor_ln124_1964 = xor i7 %xor_ln124_1954, i7 %trunc_ln124_264" [src/dec.c:124]   --->   Operation 4582 'xor' 'xor_ln124_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2310)   --->   "%xor_ln124_1965 = xor i7 %xor_ln124_1962, i7 %xor_ln124_1961" [src/dec.c:124]   --->   Operation 4583 'xor' 'xor_ln124_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%xor_ln124_1966 = xor i6 %xor_ln124_1953, i6 %trunc_ln124_263" [src/dec.c:124]   --->   Operation 4584 'xor' 'xor_ln124_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2308)   --->   "%xor_ln124_1967 = xor i6 %xor_ln124_1960, i6 %xor_ln124_1959" [src/dec.c:124]   --->   Operation 4585 'xor' 'xor_ln124_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%xor_ln124_1968 = xor i5 %xor_ln124_1952, i5 %trunc_ln124_262" [src/dec.c:124]   --->   Operation 4586 'xor' 'xor_ln124_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2306)   --->   "%xor_ln124_1969 = xor i5 %xor_ln124_1958, i5 %xor_ln124_1957" [src/dec.c:124]   --->   Operation 4587 'xor' 'xor_ln124_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4588 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_148 = xor i8 %xor_ln124_1963, i8 %xor_ln124_1955" [src/dec.c:124]   --->   Operation 4588 'xor' 'xor_ln124_148' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_149)   --->   "%xor_ln124_1972 = xor i8 %xor_ln124_125, i8 %or_ln134_71" [src/dec.c:124]   --->   Operation 4589 'xor' 'xor_ln124_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2322)   --->   "%trunc_ln124_265 = trunc i8 %z_73" [src/dec.c:124]   --->   Operation 4590 'trunc' 'trunc_ln124_265' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2322)   --->   "%xor_ln124_1973 = xor i7 %xor_ln124_1971, i7 %or_ln124_517" [src/dec.c:124]   --->   Operation 4591 'xor' 'xor_ln124_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%trunc_ln124_266 = trunc i8 %z_73" [src/dec.c:124]   --->   Operation 4592 'trunc' 'trunc_ln124_266' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%xor_ln124_1974 = xor i6 %xor_ln124_1970, i6 %or_ln124_519" [src/dec.c:124]   --->   Operation 4593 'xor' 'xor_ln124_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_149)   --->   "%xor_ln124_1975 = xor i8 %xor_ln124_1972, i8 %z_73" [src/dec.c:124]   --->   Operation 4594 'xor' 'xor_ln124_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%or_ln124_529 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_744, i1 %tmp_371" [src/dec.c:124]   --->   Operation 4595 'bitconcatenate' 'or_ln124_529' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4596 [1/1] (0.00ns)   --->   "%or_ln124_530 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_743, i1 %tmp_371" [src/dec.c:124]   --->   Operation 4596 'bitconcatenate' 'or_ln124_530' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_149)   --->   "%xor_ln124_1976 = xor i8 %x_assign_111, i8 %or_ln134_72" [src/dec.c:124]   --->   Operation 4597 'xor' 'xor_ln124_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4598 [1/1] (0.00ns)   --->   "%or_ln124_531 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_729, i1 %tmp_363" [src/dec.c:124]   --->   Operation 4598 'bitconcatenate' 'or_ln124_531' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2322)   --->   "%xor_ln124_1977 = xor i7 %or_ln124_530, i7 %or_ln124_523" [src/dec.c:124]   --->   Operation 4599 'xor' 'xor_ln124_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%or_ln124_532 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_728, i1 %tmp_363" [src/dec.c:124]   --->   Operation 4600 'bitconcatenate' 'or_ln124_532' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%xor_ln124_1978 = xor i6 %or_ln124_529, i6 %or_ln124_525" [src/dec.c:124]   --->   Operation 4601 'xor' 'xor_ln124_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_149)   --->   "%xor_ln124_1979 = xor i8 %xor_ln124_1976, i8 %x_assign_109" [src/dec.c:124]   --->   Operation 4602 'xor' 'xor_ln124_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%xor_ln124_1980 = xor i6 %xor_ln124_1974, i6 %trunc_ln124_266" [src/dec.c:124]   --->   Operation 4603 'xor' 'xor_ln124_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2323)   --->   "%xor_ln124_1981 = xor i6 %xor_ln124_1978, i6 %or_ln124_532" [src/dec.c:124]   --->   Operation 4604 'xor' 'xor_ln124_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2322)   --->   "%xor_ln124_1982 = xor i7 %xor_ln124_1973, i7 %trunc_ln124_265" [src/dec.c:124]   --->   Operation 4605 'xor' 'xor_ln124_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2322)   --->   "%xor_ln124_1983 = xor i7 %xor_ln124_1977, i7 %or_ln124_531" [src/dec.c:124]   --->   Operation 4606 'xor' 'xor_ln124_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4607 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_149 = xor i8 %xor_ln124_1979, i8 %xor_ln124_1975" [src/dec.c:124]   --->   Operation 4607 'xor' 'xor_ln124_149' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4608 [1/1] (0.00ns)   --->   "%or_ln124_533 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_748, i1 %tmp_375" [src/dec.c:124]   --->   Operation 4608 'bitconcatenate' 'or_ln124_533' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_150)   --->   "%xor_ln124_1984 = xor i8 %or_ln134_74, i8 %x_assign_110" [src/dec.c:124]   --->   Operation 4609 'xor' 'xor_ln124_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2338)   --->   "%trunc_ln124_267 = trunc i8 %z_74" [src/dec.c:124]   --->   Operation 4610 'trunc' 'trunc_ln124_267' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2338)   --->   "%xor_ln124_1985 = xor i7 %or_ln124_533, i7 %or_ln124_518" [src/dec.c:124]   --->   Operation 4611 'xor' 'xor_ln124_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_150)   --->   "%xor_ln124_1986 = xor i8 %xor_ln124_1984, i8 %z_74" [src/dec.c:124]   --->   Operation 4612 'xor' 'xor_ln124_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_150)   --->   "%xor_ln124_1988 = xor i8 %x_assign_108, i8 %xor_ln124_126" [src/dec.c:124]   --->   Operation 4613 'xor' 'xor_ln124_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4614 [1/1] (0.00ns)   --->   "%or_ln124_534 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_746, i1 %tmp_373" [src/dec.c:124]   --->   Operation 4614 'bitconcatenate' 'or_ln124_534' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2338)   --->   "%xor_ln124_1989 = xor i7 %or_ln124_524, i7 %xor_ln124_1987" [src/dec.c:124]   --->   Operation 4615 'xor' 'xor_ln124_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_150)   --->   "%xor_ln124_1990 = xor i8 %xor_ln124_1988, i8 %or_ln134_73" [src/dec.c:124]   --->   Operation 4616 'xor' 'xor_ln124_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2338)   --->   "%xor_ln124_1991 = xor i7 %xor_ln124_1985, i7 %trunc_ln124_267" [src/dec.c:124]   --->   Operation 4617 'xor' 'xor_ln124_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2338)   --->   "%xor_ln124_1992 = xor i7 %xor_ln124_1989, i7 %or_ln124_534" [src/dec.c:124]   --->   Operation 4618 'xor' 'xor_ln124_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4619 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_150 = xor i8 %xor_ln124_1990, i8 %xor_ln124_1986" [src/dec.c:124]   --->   Operation 4619 'xor' 'xor_ln124_150' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_1993 = xor i8 %x_assign_109, i8 %or_ln134_74" [src/dec.c:124]   --->   Operation 4620 'xor' 'xor_ln124_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2348)   --->   "%trunc_ln124_268 = trunc i8 %z_75" [src/dec.c:124]   --->   Operation 4621 'trunc' 'trunc_ln124_268' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2348)   --->   "%xor_ln124_1994 = xor i7 %or_ln124_531, i7 %or_ln124_533" [src/dec.c:124]   --->   Operation 4622 'xor' 'xor_ln124_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_1995 = xor i8 %xor_ln124_1993, i8 %z_75" [src/dec.c:124]   --->   Operation 4623 'xor' 'xor_ln124_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_1997 = xor i8 %x_assign_111, i8 %xor_ln124_127" [src/dec.c:124]   --->   Operation 4624 'xor' 'xor_ln124_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2348)   --->   "%xor_ln124_1998 = xor i7 %or_ln124_530, i7 %xor_ln124_1996" [src/dec.c:124]   --->   Operation 4625 'xor' 'xor_ln124_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_151)   --->   "%xor_ln124_1999 = xor i8 %xor_ln124_1997, i8 %or_ln134_73" [src/dec.c:124]   --->   Operation 4626 'xor' 'xor_ln124_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2348)   --->   "%xor_ln124_2000 = xor i7 %xor_ln124_1994, i7 %trunc_ln124_268" [src/dec.c:124]   --->   Operation 4627 'xor' 'xor_ln124_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2348)   --->   "%xor_ln124_2001 = xor i7 %xor_ln124_1998, i7 %or_ln124_534" [src/dec.c:124]   --->   Operation 4628 'xor' 'xor_ln124_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4629 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_151 = xor i8 %xor_ln124_1999, i8 %xor_ln124_1995" [src/dec.c:124]   --->   Operation 4629 'xor' 'xor_ln124_151' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4630 [1/2] (3.25ns)   --->   "%z_76 = load i8 %clefia_s1_addr_38" [src/dec.c:173->src/dec.c:195]   --->   Operation 4630 'load' 'z_76' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4631 [1/2] (3.25ns)   --->   "%z_78 = load i8 %clefia_s1_addr_39" [src/dec.c:175->src/dec.c:195]   --->   Operation 4631 'load' 'z_78' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%trunc_ln134_752 = trunc i8 %select_ln131_190" [src/dec.c:134]   --->   Operation 4632 'trunc' 'trunc_ln134_752' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4633 [1/1] (0.00ns)   --->   "%or_ln134_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_751, i1 %tmp_381" [src/dec.c:134]   --->   Operation 4633 'bitconcatenate' 'or_ln134_75' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_191)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_78, i32 7" [src/dec.c:131]   --->   Operation 4634 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_191)   --->   "%xor_ln132_191 = xor i8 %z_78, i8 14" [src/dec.c:132]   --->   Operation 4635 'xor' 'xor_ln132_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4636 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_191 = select i1 %tmp_382, i8 %xor_ln132_191, i8 %z_78" [src/dec.c:131]   --->   Operation 4636 'select' 'select_ln131_191' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4637 [1/1] (0.00ns)   --->   "%trunc_ln134_753 = trunc i8 %select_ln131_191" [src/dec.c:134]   --->   Operation 4637 'trunc' 'trunc_ln134_753' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4638 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_191, i32 7" [src/dec.c:134]   --->   Operation 4638 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%trunc_ln134_754 = trunc i8 %select_ln131_191" [src/dec.c:134]   --->   Operation 4639 'trunc' 'trunc_ln134_754' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4640 [1/1] (0.00ns)   --->   "%x_assign_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_753, i1 %tmp_383" [src/dec.c:134]   --->   Operation 4640 'bitconcatenate' 'x_assign_114' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%trunc_ln134_756 = trunc i8 %select_ln131_192" [src/dec.c:134]   --->   Operation 4641 'trunc' 'trunc_ln134_756' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%trunc_ln134_759 = trunc i8 %select_ln131_194" [src/dec.c:134]   --->   Operation 4642 'trunc' 'trunc_ln134_759' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4643 [1/1] (0.00ns)   --->   "%or_ln134_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_758, i1 %tmp_389" [src/dec.c:134]   --->   Operation 4643 'bitconcatenate' 'or_ln134_76' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_195)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_76, i32 7" [src/dec.c:131]   --->   Operation 4644 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_195)   --->   "%xor_ln132_195 = xor i8 %z_76, i8 14" [src/dec.c:132]   --->   Operation 4645 'xor' 'xor_ln132_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4646 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_195 = select i1 %tmp_390, i8 %xor_ln132_195, i8 %z_76" [src/dec.c:131]   --->   Operation 4646 'select' 'select_ln131_195' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4647 [1/1] (0.00ns)   --->   "%trunc_ln134_760 = trunc i8 %select_ln131_195" [src/dec.c:134]   --->   Operation 4647 'trunc' 'trunc_ln134_760' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4648 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_195, i32 7" [src/dec.c:134]   --->   Operation 4648 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4649 [1/1] (0.00ns)   --->   "%x_assign_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_760, i1 %tmp_391" [src/dec.c:134]   --->   Operation 4649 'bitconcatenate' 'x_assign_117' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_196)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_195, i32 6" [src/dec.c:131]   --->   Operation 4650 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_196)   --->   "%xor_ln132_196 = xor i8 %x_assign_117, i8 14" [src/dec.c:132]   --->   Operation 4651 'xor' 'xor_ln132_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4652 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_196 = select i1 %tmp_392, i8 %xor_ln132_196, i8 %x_assign_117" [src/dec.c:131]   --->   Operation 4652 'select' 'select_ln131_196' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4653 [1/1] (0.00ns)   --->   "%trunc_ln134_761 = trunc i8 %select_ln131_196" [src/dec.c:134]   --->   Operation 4653 'trunc' 'trunc_ln134_761' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4654 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_196, i32 7" [src/dec.c:134]   --->   Operation 4654 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4655 [1/1] (0.00ns)   --->   "%x_assign_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_761, i1 %tmp_393" [src/dec.c:134]   --->   Operation 4655 'bitconcatenate' 'x_assign_118' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_197)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_196, i32 6" [src/dec.c:131]   --->   Operation 4656 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_197)   --->   "%xor_ln132_197 = xor i8 %x_assign_118, i8 14" [src/dec.c:132]   --->   Operation 4657 'xor' 'xor_ln132_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4658 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_197 = select i1 %tmp_394, i8 %xor_ln132_197, i8 %x_assign_118" [src/dec.c:131]   --->   Operation 4658 'select' 'select_ln131_197' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4659 [1/1] (0.00ns)   --->   "%trunc_ln134_762 = trunc i8 %select_ln131_197" [src/dec.c:134]   --->   Operation 4659 'trunc' 'trunc_ln134_762' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4660 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_197, i32 7" [src/dec.c:134]   --->   Operation 4660 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_198)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_191, i32 6" [src/dec.c:131]   --->   Operation 4661 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_198)   --->   "%xor_ln132_198 = xor i8 %x_assign_114, i8 14" [src/dec.c:132]   --->   Operation 4662 'xor' 'xor_ln132_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4663 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_198 = select i1 %tmp_396, i8 %xor_ln132_198, i8 %x_assign_114" [src/dec.c:131]   --->   Operation 4663 'select' 'select_ln131_198' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4664 [1/1] (0.00ns)   --->   "%trunc_ln134_763 = trunc i8 %select_ln131_198" [src/dec.c:134]   --->   Operation 4664 'trunc' 'trunc_ln134_763' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4665 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_198, i32 7" [src/dec.c:134]   --->   Operation 4665 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4666 [1/1] (0.00ns)   --->   "%x_assign_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_763, i1 %tmp_397" [src/dec.c:134]   --->   Operation 4666 'bitconcatenate' 'x_assign_119' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_199)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_198, i32 6" [src/dec.c:131]   --->   Operation 4667 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_199)   --->   "%xor_ln132_199 = xor i8 %x_assign_119, i8 14" [src/dec.c:132]   --->   Operation 4668 'xor' 'xor_ln132_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4669 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_199 = select i1 %tmp_398, i8 %xor_ln132_199, i8 %x_assign_119" [src/dec.c:131]   --->   Operation 4669 'select' 'select_ln131_199' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4670 [1/1] (0.00ns)   --->   "%trunc_ln134_764 = trunc i8 %select_ln131_199" [src/dec.c:134]   --->   Operation 4670 'trunc' 'trunc_ln134_764' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4671 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_199, i32 7" [src/dec.c:134]   --->   Operation 4671 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%or_ln124_535 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_752, i1 %tmp_381" [src/dec.c:124]   --->   Operation 4672 'bitconcatenate' 'or_ln124_535' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%or_ln124_536 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_756, i1 %tmp_385" [src/dec.c:124]   --->   Operation 4673 'bitconcatenate' 'or_ln124_536' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_156)   --->   "%xor_ln124_2002 = xor i8 %x_assign_115, i8 %or_ln134_75" [src/dec.c:124]   --->   Operation 4674 'xor' 'xor_ln124_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%trunc_ln124_269 = trunc i8 %z_76" [src/dec.c:124]   --->   Operation 4675 'trunc' 'trunc_ln124_269' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%xor_ln124_2003 = xor i4 %or_ln124_536, i4 %or_ln124_535" [src/dec.c:124]   --->   Operation 4676 'xor' 'xor_ln124_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_156)   --->   "%xor_ln124_2004 = xor i8 %xor_ln124_2002, i8 %z_76" [src/dec.c:124]   --->   Operation 4677 'xor' 'xor_ln124_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%or_ln124_537 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_759, i1 %tmp_389" [src/dec.c:124]   --->   Operation 4678 'bitconcatenate' 'or_ln124_537' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%or_ln124_538 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_754, i1 %tmp_383" [src/dec.c:124]   --->   Operation 4679 'bitconcatenate' 'or_ln124_538' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_156)   --->   "%xor_ln124_2005 = xor i8 %x_assign_114, i8 %or_ln134_76" [src/dec.c:124]   --->   Operation 4680 'xor' 'xor_ln124_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%xor_ln124_2007 = xor i4 %or_ln124_538, i4 %or_ln124_537" [src/dec.c:124]   --->   Operation 4681 'xor' 'xor_ln124_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_156)   --->   "%xor_ln124_2008 = xor i8 %xor_ln124_2005, i8 %xor_ln124_116" [src/dec.c:124]   --->   Operation 4682 'xor' 'xor_ln124_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%xor_ln124_2009 = xor i4 %xor_ln124_2003, i4 %trunc_ln124_269" [src/dec.c:124]   --->   Operation 4683 'xor' 'xor_ln124_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2281)   --->   "%xor_ln124_2010 = xor i4 %xor_ln124_2007, i4 %xor_ln124_2006" [src/dec.c:124]   --->   Operation 4684 'xor' 'xor_ln124_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4685 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_156 = xor i8 %xor_ln124_2008, i8 %xor_ln124_2004" [src/dec.c:124]   --->   Operation 4685 'xor' 'xor_ln124_156' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_158)   --->   "%xor_ln124_2015 = xor i8 %xor_ln124_118, i8 %or_ln134_75" [src/dec.c:124]   --->   Operation 4686 'xor' 'xor_ln124_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_158)   --->   "%xor_ln124_2016 = xor i8 %xor_ln124_2015, i8 %z_78" [src/dec.c:124]   --->   Operation 4687 'xor' 'xor_ln124_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_158)   --->   "%xor_ln124_2017 = xor i8 %x_assign_117, i8 %or_ln134_76" [src/dec.c:124]   --->   Operation 4688 'xor' 'xor_ln124_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_158)   --->   "%xor_ln124_2018 = xor i8 %xor_ln124_2017, i8 %x_assign_112" [src/dec.c:124]   --->   Operation 4689 'xor' 'xor_ln124_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4690 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_158 = xor i8 %xor_ln124_2018, i8 %xor_ln124_2016" [src/dec.c:124]   --->   Operation 4690 'xor' 'xor_ln124_158' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4691 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2281 = xor i4 %xor_ln124_2010, i4 %xor_ln124_2009" [src/dec.c:124]   --->   Operation 4691 'xor' 'xor_ln124_2281' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4692 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2306 = xor i5 %xor_ln124_1969, i5 %xor_ln124_1968" [src/dec.c:124]   --->   Operation 4692 'xor' 'xor_ln124_2306' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4693 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2308 = xor i6 %xor_ln124_1967, i6 %xor_ln124_1966" [src/dec.c:124]   --->   Operation 4693 'xor' 'xor_ln124_2308' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4694 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2310 = xor i7 %xor_ln124_1965, i7 %xor_ln124_1964" [src/dec.c:124]   --->   Operation 4694 'xor' 'xor_ln124_2310' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4695 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2322 = xor i7 %xor_ln124_1983, i7 %xor_ln124_1982" [src/dec.c:124]   --->   Operation 4695 'xor' 'xor_ln124_2322' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4696 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2323 = xor i6 %xor_ln124_1981, i6 %xor_ln124_1980" [src/dec.c:124]   --->   Operation 4696 'xor' 'xor_ln124_2323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4697 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2338 = xor i7 %xor_ln124_1992, i7 %xor_ln124_1991" [src/dec.c:124]   --->   Operation 4697 'xor' 'xor_ln124_2338' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4698 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2348 = xor i7 %xor_ln124_2001, i7 %xor_ln124_2000" [src/dec.c:124]   --->   Operation 4698 'xor' 'xor_ln124_2348' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4699 [1/2] (2.32ns)   --->   "%skey_load_17 = load i5 %skey_addr_9" [src/dec.c:117]   --->   Operation 4699 'load' 'skey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 4700 [2/2] (2.32ns)   --->   "%skey_load_18 = load i5 %skey_addr_10" [src/dec.c:117]   --->   Operation 4700 'load' 'skey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 4701 [1/1] (0.00ns)   --->   "%rk_addr_157 = getelementptr i8 %rk, i64 0, i64 157" [src/dec.c:117]   --->   Operation 4701 'getelementptr' 'rk_addr_157' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4702 [1/1] (0.00ns)   --->   "%rk_addr_158 = getelementptr i8 %rk, i64 0, i64 158" [src/dec.c:117]   --->   Operation 4702 'getelementptr' 'rk_addr_158' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4703 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_13, i8 %rk_addr_157" [src/dec.c:117]   --->   Operation 4703 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_44 : Operation 4704 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_14, i8 %rk_addr_158" [src/dec.c:117]   --->   Operation 4704 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_44 : Operation 4705 [1/2] (2.32ns)   --->   "%ct_load_4 = load i4 %ct_addr_4" [src/dec.c:117]   --->   Operation 4705 'load' 'ct_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_44 : Operation 4706 [1/1] (0.00ns)   --->   "%ct_addr_5 = getelementptr i8 %ct, i64 0, i64 5" [src/dec.c:117]   --->   Operation 4706 'getelementptr' 'ct_addr_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4707 [2/2] (2.32ns)   --->   "%ct_load_5 = load i4 %ct_addr_5" [src/dec.c:117]   --->   Operation 4707 'load' 'ct_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_44 : Operation 4708 [1/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_6" [src/dec.c:124]   --->   Operation 4708 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_44 : Operation 4709 [1/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_7" [src/dec.c:124]   --->   Operation 4709 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 45 <SV = 44> <Delay = 5.23>
ST_45 : Operation 4710 [1/1] (0.00ns)   --->   "%or_ln134_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_762, i1 %tmp_395" [src/dec.c:134]   --->   Operation 4710 'bitconcatenate' 'or_ln134_77' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4711 [1/1] (0.00ns)   --->   "%or_ln134_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_764, i1 %tmp_399" [src/dec.c:134]   --->   Operation 4711 'bitconcatenate' 'or_ln134_78' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_157)   --->   "%xor_ln124_2011 = xor i8 %xor_ln124_117, i8 %or_ln134_77" [src/dec.c:124]   --->   Operation 4712 'xor' 'xor_ln124_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_157)   --->   "%xor_ln124_2012 = xor i8 %xor_ln124_2011, i8 %z_77" [src/dec.c:124]   --->   Operation 4713 'xor' 'xor_ln124_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_157)   --->   "%xor_ln124_2013 = xor i8 %x_assign_114, i8 %or_ln134_78" [src/dec.c:124]   --->   Operation 4714 'xor' 'xor_ln124_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_157)   --->   "%xor_ln124_2014 = xor i8 %xor_ln124_2013, i8 %x_assign_115" [src/dec.c:124]   --->   Operation 4715 'xor' 'xor_ln124_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4716 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_157 = xor i8 %xor_ln124_2014, i8 %xor_ln124_2012" [src/dec.c:124]   --->   Operation 4716 'xor' 'xor_ln124_157' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_159)   --->   "%xor_ln124_2019 = xor i8 %or_ln134_77, i8 %xor_ln124_119" [src/dec.c:124]   --->   Operation 4717 'xor' 'xor_ln124_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_159)   --->   "%xor_ln124_2020 = xor i8 %xor_ln124_2019, i8 %z_79" [src/dec.c:124]   --->   Operation 4718 'xor' 'xor_ln124_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_159)   --->   "%xor_ln124_2021 = xor i8 %x_assign_112, i8 %or_ln134_78" [src/dec.c:124]   --->   Operation 4719 'xor' 'xor_ln124_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_159)   --->   "%xor_ln124_2022 = xor i8 %xor_ln124_2021, i8 %x_assign_117" [src/dec.c:124]   --->   Operation 4720 'xor' 'xor_ln124_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4721 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_159 = xor i8 %xor_ln124_2022, i8 %xor_ln124_2020" [src/dec.c:124]   --->   Operation 4721 'xor' 'xor_ln124_159' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4722 [1/1] (0.99ns)   --->   "%xor_ln124_162 = xor i8 %xor_ln124_150, i8 3" [src/dec.c:124]   --->   Operation 4722 'xor' 'xor_ln124_162' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4723 [1/1] (0.99ns)   --->   "%xor_ln124_163 = xor i8 %xor_ln124_151, i8 75" [src/dec.c:124]   --->   Operation 4723 'xor' 'xor_ln124_163' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4724 [1/1] (0.00ns)   --->   "%zext_ln152_10 = zext i8 %xor_ln124_162" [src/dec.c:152->src/dec.c:194]   --->   Operation 4724 'zext' 'zext_ln152_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4725 [1/1] (0.00ns)   --->   "%clefia_s0_addr_41 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_10" [src/dec.c:152->src/dec.c:194]   --->   Operation 4725 'getelementptr' 'clefia_s0_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4726 [2/2] (3.25ns)   --->   "%z_82 = load i8 %clefia_s0_addr_41" [src/dec.c:152->src/dec.c:194]   --->   Operation 4726 'load' 'z_82' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 4727 [1/1] (0.00ns)   --->   "%zext_ln153_10 = zext i8 %xor_ln124_163" [src/dec.c:153->src/dec.c:194]   --->   Operation 4727 'zext' 'zext_ln153_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4728 [1/1] (0.00ns)   --->   "%clefia_s1_addr_41 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_10" [src/dec.c:153->src/dec.c:194]   --->   Operation 4728 'getelementptr' 'clefia_s1_addr_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4729 [2/2] (3.25ns)   --->   "%z_83 = load i8 %clefia_s1_addr_41" [src/dec.c:153->src/dec.c:194]   --->   Operation 4729 'load' 'z_83' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 4730 [1/1] (0.99ns)   --->   "%xor_ln124_169 = xor i8 %xor_ln124_157, i8 154" [src/dec.c:124]   --->   Operation 4730 'xor' 'xor_ln124_169' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4731 [1/1] (0.99ns)   --->   "%xor_ln124_171 = xor i8 %xor_ln124_159, i8 126" [src/dec.c:124]   --->   Operation 4731 'xor' 'xor_ln124_171' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4732 [1/1] (0.00ns)   --->   "%zext_ln174_10 = zext i8 %xor_ln124_169" [src/dec.c:174->src/dec.c:195]   --->   Operation 4732 'zext' 'zext_ln174_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4733 [1/1] (0.00ns)   --->   "%clefia_s0_addr_42 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_10" [src/dec.c:174->src/dec.c:195]   --->   Operation 4733 'getelementptr' 'clefia_s0_addr_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4734 [2/2] (3.25ns)   --->   "%z_85 = load i8 %clefia_s0_addr_42" [src/dec.c:174->src/dec.c:195]   --->   Operation 4734 'load' 'z_85' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 4735 [1/1] (0.00ns)   --->   "%zext_ln176_10 = zext i8 %xor_ln124_171" [src/dec.c:176->src/dec.c:195]   --->   Operation 4735 'zext' 'zext_ln176_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4736 [1/1] (0.00ns)   --->   "%clefia_s0_addr_43 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_10" [src/dec.c:176->src/dec.c:195]   --->   Operation 4736 'getelementptr' 'clefia_s0_addr_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4737 [2/2] (3.25ns)   --->   "%z_87 = load i8 %clefia_s0_addr_43" [src/dec.c:176->src/dec.c:195]   --->   Operation 4737 'load' 'z_87' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 4738 [1/1] (0.00ns)   --->   "%rk_addr_152 = getelementptr i8 %rk, i64 0, i64 152" [src/dec.c:296->src/dec.c:330]   --->   Operation 4738 'getelementptr' 'rk_addr_152' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4739 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_16, i8 %rk_addr_152" [src/dec.c:117]   --->   Operation 4739 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_45 : Operation 4740 [1/2] (2.32ns)   --->   "%skey_load_18 = load i5 %skey_addr_10" [src/dec.c:117]   --->   Operation 4740 'load' 'skey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 4741 [2/2] (2.32ns)   --->   "%skey_load_19 = load i5 %skey_addr_11" [src/dec.c:117]   --->   Operation 4741 'load' 'skey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 4742 [1/1] (0.00ns)   --->   "%rk_addr_159 = getelementptr i8 %rk, i64 0, i64 159" [src/dec.c:117]   --->   Operation 4742 'getelementptr' 'rk_addr_159' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4743 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_15, i8 %rk_addr_159" [src/dec.c:117]   --->   Operation 4743 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_45 : Operation 4744 [1/2] (2.32ns)   --->   "%ct_load_5 = load i4 %ct_addr_5" [src/dec.c:117]   --->   Operation 4744 'load' 'ct_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_45 : Operation 4745 [1/1] (0.00ns)   --->   "%ct_addr_6 = getelementptr i8 %ct, i64 0, i64 6" [src/dec.c:117]   --->   Operation 4745 'getelementptr' 'ct_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4746 [2/2] (2.32ns)   --->   "%ct_load_6 = load i4 %ct_addr_6" [src/dec.c:117]   --->   Operation 4746 'load' 'ct_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 6.99>
ST_46 : Operation 4747 [1/1] (0.99ns)   --->   "%xor_ln124_160 = xor i8 %xor_ln124_148, i8 201" [src/dec.c:124]   --->   Operation 4747 'xor' 'xor_ln124_160' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4748 [1/1] (0.99ns)   --->   "%xor_ln124_161 = xor i8 %xor_ln124_149, i8 187" [src/dec.c:124]   --->   Operation 4748 'xor' 'xor_ln124_161' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln150_10 = zext i8 %xor_ln124_160" [src/dec.c:150->src/dec.c:194]   --->   Operation 4749 'zext' 'zext_ln150_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4750 [1/1] (0.00ns)   --->   "%clefia_s0_addr_40 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_10" [src/dec.c:150->src/dec.c:194]   --->   Operation 4750 'getelementptr' 'clefia_s0_addr_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4751 [2/2] (3.25ns)   --->   "%z_80 = load i8 %clefia_s0_addr_40" [src/dec.c:150->src/dec.c:194]   --->   Operation 4751 'load' 'z_80' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln151_10 = zext i8 %xor_ln124_161" [src/dec.c:151->src/dec.c:194]   --->   Operation 4752 'zext' 'zext_ln151_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4753 [1/1] (0.00ns)   --->   "%clefia_s1_addr_40 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_10" [src/dec.c:151->src/dec.c:194]   --->   Operation 4753 'getelementptr' 'clefia_s1_addr_40' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4754 [2/2] (3.25ns)   --->   "%z_81 = load i8 %clefia_s1_addr_40" [src/dec.c:151->src/dec.c:194]   --->   Operation 4754 'load' 'z_81' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4755 [1/2] (3.25ns)   --->   "%z_82 = load i8 %clefia_s0_addr_41" [src/dec.c:152->src/dec.c:194]   --->   Operation 4755 'load' 'z_82' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4756 [1/2] (3.25ns)   --->   "%z_83 = load i8 %clefia_s1_addr_41" [src/dec.c:153->src/dec.c:194]   --->   Operation 4756 'load' 'z_83' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_201)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_82, i32 7" [src/dec.c:131]   --->   Operation 4757 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_201)   --->   "%xor_ln132_201 = xor i8 %z_82, i8 14" [src/dec.c:132]   --->   Operation 4758 'xor' 'xor_ln132_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4759 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_201 = select i1 %tmp_402, i8 %xor_ln132_201, i8 %z_82" [src/dec.c:131]   --->   Operation 4759 'select' 'select_ln131_201' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4760 [1/1] (0.00ns)   --->   "%trunc_ln134_772 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 4760 'trunc' 'trunc_ln134_772' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4761 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_201, i32 7" [src/dec.c:134]   --->   Operation 4761 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4762 [1/1] (0.00ns)   --->   "%x_assign_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_772, i1 %tmp_403" [src/dec.c:134]   --->   Operation 4762 'bitconcatenate' 'x_assign_121' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_202)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_201, i32 6" [src/dec.c:131]   --->   Operation 4763 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_202)   --->   "%xor_ln132_202 = xor i8 %x_assign_121, i8 14" [src/dec.c:132]   --->   Operation 4764 'xor' 'xor_ln132_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4765 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_202 = select i1 %tmp_404, i8 %xor_ln132_202, i8 %x_assign_121" [src/dec.c:131]   --->   Operation 4765 'select' 'select_ln131_202' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4766 [1/1] (0.00ns)   --->   "%trunc_ln134_778 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4766 'trunc' 'trunc_ln134_778' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4767 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_202, i32 7" [src/dec.c:134]   --->   Operation 4767 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4768 [1/1] (0.00ns)   --->   "%trunc_ln134_779 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4768 'trunc' 'trunc_ln134_779' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4769 [1/1] (0.00ns)   --->   "%trunc_ln134_780 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4769 'trunc' 'trunc_ln134_780' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4770 [1/1] (0.00ns)   --->   "%trunc_ln134_781 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4770 'trunc' 'trunc_ln134_781' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4771 [1/1] (0.00ns)   --->   "%trunc_ln134_782 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4771 'trunc' 'trunc_ln134_782' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_203)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_83, i32 7" [src/dec.c:131]   --->   Operation 4772 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_203)   --->   "%xor_ln132_203 = xor i8 %z_83, i8 14" [src/dec.c:132]   --->   Operation 4773 'xor' 'xor_ln132_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4774 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_203 = select i1 %tmp_406, i8 %xor_ln132_203, i8 %z_83" [src/dec.c:131]   --->   Operation 4774 'select' 'select_ln131_203' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4775 [1/1] (0.00ns)   --->   "%trunc_ln134_785 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4775 'trunc' 'trunc_ln134_785' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4776 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_203, i32 7" [src/dec.c:134]   --->   Operation 4776 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4777 [1/1] (0.00ns)   --->   "%trunc_ln134_786 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4777 'trunc' 'trunc_ln134_786' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4778 [1/1] (0.00ns)   --->   "%trunc_ln134_787 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4778 'trunc' 'trunc_ln134_787' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4779 [1/1] (0.00ns)   --->   "%x_assign_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_785, i1 %tmp_407" [src/dec.c:134]   --->   Operation 4779 'bitconcatenate' 'x_assign_122' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_204)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_203, i32 6" [src/dec.c:131]   --->   Operation 4780 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_204)   --->   "%xor_ln132_204 = xor i8 %x_assign_122, i8 14" [src/dec.c:132]   --->   Operation 4781 'xor' 'xor_ln132_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4782 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_204 = select i1 %tmp_408, i8 %xor_ln132_204, i8 %x_assign_122" [src/dec.c:131]   --->   Operation 4782 'select' 'select_ln131_204' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4783 [1/1] (0.00ns)   --->   "%trunc_ln134_792 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4783 'trunc' 'trunc_ln134_792' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4784 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_204, i32 7" [src/dec.c:134]   --->   Operation 4784 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4785 [1/1] (0.00ns)   --->   "%trunc_ln134_793 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4785 'trunc' 'trunc_ln134_793' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4786 [1/1] (0.00ns)   --->   "%trunc_ln134_794 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4786 'trunc' 'trunc_ln134_794' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4787 [1/1] (0.00ns)   --->   "%trunc_ln134_795 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4787 'trunc' 'trunc_ln134_795' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4788 [1/1] (0.00ns)   --->   "%trunc_ln134_796 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4788 'trunc' 'trunc_ln134_796' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4789 [1/1] (0.99ns)   --->   "%xor_ln124_168 = xor i8 %xor_ln124_156, i8 165" [src/dec.c:124]   --->   Operation 4789 'xor' 'xor_ln124_168' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4790 [1/1] (0.99ns)   --->   "%xor_ln124_170 = xor i8 %xor_ln124_158, i8 90" [src/dec.c:124]   --->   Operation 4790 'xor' 'xor_ln124_170' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln173_10 = zext i8 %xor_ln124_168" [src/dec.c:173->src/dec.c:195]   --->   Operation 4791 'zext' 'zext_ln173_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4792 [1/1] (0.00ns)   --->   "%clefia_s1_addr_42 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_10" [src/dec.c:173->src/dec.c:195]   --->   Operation 4792 'getelementptr' 'clefia_s1_addr_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4793 [2/2] (3.25ns)   --->   "%z_84 = load i8 %clefia_s1_addr_42" [src/dec.c:173->src/dec.c:195]   --->   Operation 4793 'load' 'z_84' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4794 [1/2] (3.25ns)   --->   "%z_85 = load i8 %clefia_s0_addr_42" [src/dec.c:174->src/dec.c:195]   --->   Operation 4794 'load' 'z_85' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln175_10 = zext i8 %xor_ln124_170" [src/dec.c:175->src/dec.c:195]   --->   Operation 4795 'zext' 'zext_ln175_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4796 [1/1] (0.00ns)   --->   "%clefia_s1_addr_43 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_10" [src/dec.c:175->src/dec.c:195]   --->   Operation 4796 'getelementptr' 'clefia_s1_addr_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4797 [2/2] (3.25ns)   --->   "%z_86 = load i8 %clefia_s1_addr_43" [src/dec.c:175->src/dec.c:195]   --->   Operation 4797 'load' 'z_86' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4798 [1/2] (3.25ns)   --->   "%z_87 = load i8 %clefia_s0_addr_43" [src/dec.c:176->src/dec.c:195]   --->   Operation 4798 'load' 'z_87' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_208)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_85, i32 7" [src/dec.c:131]   --->   Operation 4799 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_208)   --->   "%xor_ln132_208 = xor i8 %z_85, i8 14" [src/dec.c:132]   --->   Operation 4800 'xor' 'xor_ln132_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4801 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_208 = select i1 %tmp_416, i8 %xor_ln132_208, i8 %z_85" [src/dec.c:131]   --->   Operation 4801 'select' 'select_ln131_208' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4802 [1/1] (0.00ns)   --->   "%trunc_ln134_813 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 4802 'trunc' 'trunc_ln134_813' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4803 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_208, i32 7" [src/dec.c:134]   --->   Operation 4803 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4804 [1/1] (0.00ns)   --->   "%trunc_ln134_814 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 4804 'trunc' 'trunc_ln134_814' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4805 [1/1] (0.00ns)   --->   "%trunc_ln134_815 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 4805 'trunc' 'trunc_ln134_815' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4806 [1/1] (0.00ns)   --->   "%trunc_ln134_816 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 4806 'trunc' 'trunc_ln134_816' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4807 [1/1] (0.00ns)   --->   "%trunc_ln134_817 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 4807 'trunc' 'trunc_ln134_817' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4808 [1/1] (0.00ns)   --->   "%x_assign_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_813, i1 %tmp_417" [src/dec.c:134]   --->   Operation 4808 'bitconcatenate' 'x_assign_124' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_209)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_208, i32 6" [src/dec.c:131]   --->   Operation 4809 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_209)   --->   "%xor_ln132_209 = xor i8 %x_assign_124, i8 14" [src/dec.c:132]   --->   Operation 4810 'xor' 'xor_ln132_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4811 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_209 = select i1 %tmp_418, i8 %xor_ln132_209, i8 %x_assign_124" [src/dec.c:131]   --->   Operation 4811 'select' 'select_ln131_209' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4812 [1/1] (0.00ns)   --->   "%trunc_ln134_819 = trunc i8 %select_ln131_209" [src/dec.c:134]   --->   Operation 4812 'trunc' 'trunc_ln134_819' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4813 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_209, i32 7" [src/dec.c:134]   --->   Operation 4813 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4814 [1/1] (0.00ns)   --->   "%x_assign_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_819, i1 %tmp_419" [src/dec.c:134]   --->   Operation 4814 'bitconcatenate' 'x_assign_125' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_210)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_209, i32 6" [src/dec.c:131]   --->   Operation 4815 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_210)   --->   "%xor_ln132_210 = xor i8 %x_assign_125, i8 14" [src/dec.c:132]   --->   Operation 4816 'xor' 'xor_ln132_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4817 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_210 = select i1 %tmp_420, i8 %xor_ln132_210, i8 %x_assign_125" [src/dec.c:131]   --->   Operation 4817 'select' 'select_ln131_210' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4818 [1/1] (0.00ns)   --->   "%trunc_ln134_820 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4818 'trunc' 'trunc_ln134_820' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4819 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_210, i32 7" [src/dec.c:134]   --->   Operation 4819 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4820 [1/1] (0.00ns)   --->   "%trunc_ln134_821 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4820 'trunc' 'trunc_ln134_821' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln134_822 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4821 'trunc' 'trunc_ln134_822' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4822 [1/1] (0.00ns)   --->   "%trunc_ln134_823 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4822 'trunc' 'trunc_ln134_823' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4823 [1/1] (0.00ns)   --->   "%trunc_ln134_824 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4823 'trunc' 'trunc_ln134_824' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4824 [1/1] (0.00ns)   --->   "%trunc_ln134_825 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 4824 'trunc' 'trunc_ln134_825' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_212)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_87, i32 7" [src/dec.c:131]   --->   Operation 4825 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_212)   --->   "%xor_ln132_212 = xor i8 %z_87, i8 14" [src/dec.c:132]   --->   Operation 4826 'xor' 'xor_ln132_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4827 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_212 = select i1 %tmp_424, i8 %xor_ln132_212, i8 %z_87" [src/dec.c:131]   --->   Operation 4827 'select' 'select_ln131_212' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4828 [1/1] (0.00ns)   --->   "%trunc_ln134_834 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4828 'trunc' 'trunc_ln134_834' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_212, i32 7" [src/dec.c:134]   --->   Operation 4829 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4830 [1/1] (0.00ns)   --->   "%trunc_ln134_835 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4830 'trunc' 'trunc_ln134_835' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4831 [1/1] (0.00ns)   --->   "%trunc_ln134_836 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4831 'trunc' 'trunc_ln134_836' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4832 [1/1] (0.00ns)   --->   "%trunc_ln134_837 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4832 'trunc' 'trunc_ln134_837' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4833 [1/1] (0.00ns)   --->   "%trunc_ln134_838 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4833 'trunc' 'trunc_ln134_838' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4834 [1/1] (0.00ns)   --->   "%trunc_ln134_839 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4834 'trunc' 'trunc_ln134_839' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4835 [1/1] (0.00ns)   --->   "%trunc_ln134_840 = trunc i8 %select_ln131_212" [src/dec.c:134]   --->   Operation 4835 'trunc' 'trunc_ln134_840' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4836 [1/1] (0.00ns)   --->   "%x_assign_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_834, i1 %tmp_425" [src/dec.c:134]   --->   Operation 4836 'bitconcatenate' 'x_assign_127' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_213)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_212, i32 6" [src/dec.c:131]   --->   Operation 4837 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_213)   --->   "%xor_ln132_213 = xor i8 %x_assign_127, i8 14" [src/dec.c:132]   --->   Operation 4838 'xor' 'xor_ln132_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4839 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_213 = select i1 %tmp_426, i8 %xor_ln132_213, i8 %x_assign_127" [src/dec.c:131]   --->   Operation 4839 'select' 'select_ln131_213' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4840 [1/1] (0.00ns)   --->   "%trunc_ln134_841 = trunc i8 %select_ln131_213" [src/dec.c:134]   --->   Operation 4840 'trunc' 'trunc_ln134_841' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4841 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_213, i32 7" [src/dec.c:134]   --->   Operation 4841 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4842 [1/1] (0.00ns)   --->   "%x_assign_128 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_841, i1 %tmp_427" [src/dec.c:134]   --->   Operation 4842 'bitconcatenate' 'x_assign_128' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_214)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_213, i32 6" [src/dec.c:131]   --->   Operation 4843 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_214)   --->   "%xor_ln132_214 = xor i8 %x_assign_128, i8 14" [src/dec.c:132]   --->   Operation 4844 'xor' 'xor_ln132_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4845 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_214 = select i1 %tmp_428, i8 %xor_ln132_214, i8 %x_assign_128" [src/dec.c:131]   --->   Operation 4845 'select' 'select_ln131_214' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln134_842 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4846 'trunc' 'trunc_ln134_842' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4847 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_214, i32 7" [src/dec.c:134]   --->   Operation 4847 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4848 [1/1] (0.00ns)   --->   "%trunc_ln134_843 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4848 'trunc' 'trunc_ln134_843' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4849 [1/1] (0.00ns)   --->   "%trunc_ln134_844 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4849 'trunc' 'trunc_ln134_844' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4850 [1/1] (0.00ns)   --->   "%trunc_ln134_845 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4850 'trunc' 'trunc_ln134_845' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4851 [1/1] (0.00ns)   --->   "%trunc_ln134_846 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4851 'trunc' 'trunc_ln134_846' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln134_847 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 4852 'trunc' 'trunc_ln134_847' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4853 [1/1] (0.00ns)   --->   "%rk_addr_153 = getelementptr i8 %rk, i64 0, i64 153" [src/dec.c:117]   --->   Operation 4853 'getelementptr' 'rk_addr_153' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4854 [1/1] (0.00ns)   --->   "%rk_addr_154 = getelementptr i8 %rk, i64 0, i64 154" [src/dec.c:117]   --->   Operation 4854 'getelementptr' 'rk_addr_154' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4855 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_17, i8 %rk_addr_153" [src/dec.c:117]   --->   Operation 4855 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_46 : Operation 4856 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_18, i8 %rk_addr_154" [src/dec.c:117]   --->   Operation 4856 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_46 : Operation 4857 [1/2] (2.32ns)   --->   "%skey_load_19 = load i5 %skey_addr_11" [src/dec.c:117]   --->   Operation 4857 'load' 'skey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 4858 [2/2] (2.32ns)   --->   "%skey_load_20 = load i5 %skey_addr_12" [src/dec.c:117]   --->   Operation 4858 'load' 'skey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 4859 [1/2] (2.32ns)   --->   "%ct_load_6 = load i4 %ct_addr_6" [src/dec.c:117]   --->   Operation 4859 'load' 'ct_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_46 : Operation 4860 [1/1] (0.00ns)   --->   "%ct_addr_7 = getelementptr i8 %ct, i64 0, i64 7" [src/dec.c:117]   --->   Operation 4860 'getelementptr' 'ct_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4861 [2/2] (2.32ns)   --->   "%ct_load_7 = load i4 %ct_addr_7" [src/dec.c:117]   --->   Operation 4861 'load' 'ct_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 6.99>
ST_47 : Operation 4862 [1/2] (3.25ns)   --->   "%z_80 = load i8 %clefia_s0_addr_40" [src/dec.c:150->src/dec.c:194]   --->   Operation 4862 'load' 'z_80' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 4863 [1/2] (3.25ns)   --->   "%z_81 = load i8 %clefia_s1_addr_40" [src/dec.c:151->src/dec.c:194]   --->   Operation 4863 'load' 'z_81' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_200)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_81, i32 7" [src/dec.c:131]   --->   Operation 4864 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_200)   --->   "%xor_ln132_200 = xor i8 %z_81, i8 14" [src/dec.c:132]   --->   Operation 4865 'xor' 'xor_ln132_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4866 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_200 = select i1 %tmp_400, i8 %xor_ln132_200, i8 %z_81" [src/dec.c:131]   --->   Operation 4866 'select' 'select_ln131_200' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 4867 [1/1] (0.00ns)   --->   "%trunc_ln134_765 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4867 'trunc' 'trunc_ln134_765' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_200, i32 7" [src/dec.c:134]   --->   Operation 4868 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4869 [1/1] (0.00ns)   --->   "%trunc_ln134_766 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4869 'trunc' 'trunc_ln134_766' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4870 [1/1] (0.00ns)   --->   "%trunc_ln134_767 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4870 'trunc' 'trunc_ln134_767' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%trunc_ln134_768 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4871 'trunc' 'trunc_ln134_768' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%trunc_ln134_769 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4872 'trunc' 'trunc_ln134_769' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%trunc_ln134_770 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4873 'trunc' 'trunc_ln134_770' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%trunc_ln134_771 = trunc i8 %select_ln131_200" [src/dec.c:134]   --->   Operation 4874 'trunc' 'trunc_ln134_771' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4875 [1/1] (0.00ns)   --->   "%x_assign_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_765, i1 %tmp_401" [src/dec.c:134]   --->   Operation 4875 'bitconcatenate' 'x_assign_120' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%trunc_ln134_773 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 4876 'trunc' 'trunc_ln134_773' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%trunc_ln134_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_773, i1 0" [src/dec.c:134]   --->   Operation 4877 'bitconcatenate' 'trunc_ln134_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%trunc_ln134_774 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 4878 'trunc' 'trunc_ln134_774' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%trunc_ln134_61 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_774, i1 0" [src/dec.c:134]   --->   Operation 4879 'bitconcatenate' 'trunc_ln134_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%trunc_ln134_775 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 4880 'trunc' 'trunc_ln134_775' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%trunc_ln134_62 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_775, i1 0" [src/dec.c:134]   --->   Operation 4881 'bitconcatenate' 'trunc_ln134_62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln134_777 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 4882 'trunc' 'trunc_ln134_777' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%trunc_ln134_783 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4883 'trunc' 'trunc_ln134_783' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%trunc_ln134_784 = trunc i8 %select_ln131_202" [src/dec.c:134]   --->   Operation 4884 'trunc' 'trunc_ln134_784' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4885 [1/1] (0.00ns)   --->   "%or_ln134_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_778, i1 %tmp_405" [src/dec.c:134]   --->   Operation 4885 'bitconcatenate' 'or_ln134_79' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%trunc_ln134_788 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4886 'trunc' 'trunc_ln134_788' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%trunc_ln134_789 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4887 'trunc' 'trunc_ln134_789' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%trunc_ln134_790 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4888 'trunc' 'trunc_ln134_790' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%trunc_ln134_791 = trunc i8 %select_ln131_203" [src/dec.c:134]   --->   Operation 4889 'trunc' 'trunc_ln134_791' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%trunc_ln134_797 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4890 'trunc' 'trunc_ln134_797' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%trunc_ln134_798 = trunc i8 %select_ln131_204" [src/dec.c:134]   --->   Operation 4891 'trunc' 'trunc_ln134_798' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4892 [1/1] (0.00ns)   --->   "%or_ln134_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_792, i1 %tmp_409" [src/dec.c:134]   --->   Operation 4892 'bitconcatenate' 'or_ln134_80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_205)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_80, i32 7" [src/dec.c:131]   --->   Operation 4893 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_205)   --->   "%xor_ln132_205 = xor i8 %z_80, i8 14" [src/dec.c:132]   --->   Operation 4894 'xor' 'xor_ln132_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4895 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_205 = select i1 %tmp_410, i8 %xor_ln132_205, i8 %z_80" [src/dec.c:131]   --->   Operation 4895 'select' 'select_ln131_205' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 4896 [1/1] (0.00ns)   --->   "%trunc_ln134_799 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 4896 'trunc' 'trunc_ln134_799' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4897 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_205, i32 7" [src/dec.c:134]   --->   Operation 4897 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln134_800 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 4898 'trunc' 'trunc_ln134_800' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%trunc_ln134_802 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 4899 'trunc' 'trunc_ln134_802' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%trunc_ln134_803 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 4900 'trunc' 'trunc_ln134_803' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%trunc_ln134_804 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 4901 'trunc' 'trunc_ln134_804' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4902 [1/1] (0.00ns)   --->   "%x_assign_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_799, i1 %tmp_411" [src/dec.c:134]   --->   Operation 4902 'bitconcatenate' 'x_assign_123' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_206)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_205, i32 6" [src/dec.c:131]   --->   Operation 4903 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_206)   --->   "%xor_ln132_206 = xor i8 %x_assign_123, i8 14" [src/dec.c:132]   --->   Operation 4904 'xor' 'xor_ln132_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4905 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_206 = select i1 %tmp_412, i8 %xor_ln132_206, i8 %x_assign_123" [src/dec.c:131]   --->   Operation 4905 'select' 'select_ln131_206' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 4906 [1/1] (0.00ns)   --->   "%trunc_ln134_805 = trunc i8 %select_ln131_206" [src/dec.c:134]   --->   Operation 4906 'trunc' 'trunc_ln134_805' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4907 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_206, i32 7" [src/dec.c:134]   --->   Operation 4907 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln134_806 = trunc i8 %select_ln131_206" [src/dec.c:134]   --->   Operation 4908 'trunc' 'trunc_ln134_806' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln134_64 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_806, i1 0" [src/dec.c:134]   --->   Operation 4909 'bitconcatenate' 'trunc_ln134_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%trunc_ln134_807 = trunc i8 %select_ln131_206" [src/dec.c:134]   --->   Operation 4910 'trunc' 'trunc_ln134_807' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%trunc_ln134_69 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_807, i1 0" [src/dec.c:134]   --->   Operation 4911 'bitconcatenate' 'trunc_ln134_69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_207)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_200, i32 6" [src/dec.c:131]   --->   Operation 4912 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_207)   --->   "%xor_ln132_207 = xor i8 %x_assign_120, i8 14" [src/dec.c:132]   --->   Operation 4913 'xor' 'xor_ln132_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4914 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_207 = select i1 %tmp_414, i8 %xor_ln132_207, i8 %x_assign_120" [src/dec.c:131]   --->   Operation 4914 'select' 'select_ln131_207' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 4915 [1/1] (0.00ns)   --->   "%trunc_ln134_809 = trunc i8 %select_ln131_207" [src/dec.c:134]   --->   Operation 4915 'trunc' 'trunc_ln134_809' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_207, i32 7" [src/dec.c:134]   --->   Operation 4916 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln134_810 = trunc i8 %select_ln131_207" [src/dec.c:134]   --->   Operation 4917 'trunc' 'trunc_ln134_810' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%trunc_ln134_812 = trunc i8 %select_ln131_207" [src/dec.c:134]   --->   Operation 4918 'trunc' 'trunc_ln134_812' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4919 [1/1] (0.00ns)   --->   "%or_ln124_539 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_782, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4919 'bitconcatenate' 'or_ln124_539' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4920 [1/1] (0.00ns)   --->   "%or_ln124_540 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_787, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4920 'bitconcatenate' 'or_ln124_540' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4921 [1/1] (0.00ns)   --->   "%or_ln124_541 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_781, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4921 'bitconcatenate' 'or_ln124_541' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4922 [1/1] (0.00ns)   --->   "%or_ln124_542 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_786, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4922 'bitconcatenate' 'or_ln124_542' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4923 [1/1] (0.00ns)   --->   "%or_ln124_543 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_780, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4923 'bitconcatenate' 'or_ln124_543' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%or_ln124_544 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_791, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4924 'bitconcatenate' 'or_ln124_544' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4925 [1/1] (0.00ns)   --->   "%or_ln124_545 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_779, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4925 'bitconcatenate' 'or_ln124_545' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%or_ln124_546 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_790, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4926 'bitconcatenate' 'or_ln124_546' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%or_ln124_547 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_784, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4927 'bitconcatenate' 'or_ln124_547' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%or_ln124_548 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_789, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4928 'bitconcatenate' 'or_ln124_548' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%or_ln124_549 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_783, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4929 'bitconcatenate' 'or_ln124_549' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%or_ln124_550 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_788, i1 %tmp_407" [src/dec.c:124]   --->   Operation 4930 'bitconcatenate' 'or_ln124_550' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_164)   --->   "%xor_ln124_2023 = xor i8 %x_assign_122, i8 %or_ln134_79" [src/dec.c:124]   --->   Operation 4931 'xor' 'xor_ln124_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%trunc_ln124_270 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4932 'trunc' 'trunc_ln124_270' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%xor_ln124_2024 = xor i2 %or_ln124_550, i2 %or_ln124_549" [src/dec.c:124]   --->   Operation 4933 'xor' 'xor_ln124_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%trunc_ln124_271 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4934 'trunc' 'trunc_ln124_271' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%xor_ln124_2025 = xor i3 %or_ln124_548, i3 %or_ln124_547" [src/dec.c:124]   --->   Operation 4935 'xor' 'xor_ln124_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%trunc_ln124_272 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4936 'trunc' 'trunc_ln124_272' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%xor_ln124_2026 = xor i4 %or_ln124_546, i4 %or_ln124_545" [src/dec.c:124]   --->   Operation 4937 'xor' 'xor_ln124_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%trunc_ln124_273 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4938 'trunc' 'trunc_ln124_273' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%xor_ln124_2027 = xor i5 %or_ln124_544, i5 %or_ln124_543" [src/dec.c:124]   --->   Operation 4939 'xor' 'xor_ln124_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2061)   --->   "%trunc_ln124_274 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4940 'trunc' 'trunc_ln124_274' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2061)   --->   "%xor_ln124_2028 = xor i6 %or_ln124_542, i6 %or_ln124_541" [src/dec.c:124]   --->   Operation 4941 'xor' 'xor_ln124_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2062)   --->   "%trunc_ln124_275 = trunc i8 %z_80" [src/dec.c:124]   --->   Operation 4942 'trunc' 'trunc_ln124_275' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2062)   --->   "%xor_ln124_2029 = xor i7 %or_ln124_540, i7 %or_ln124_539" [src/dec.c:124]   --->   Operation 4943 'xor' 'xor_ln124_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_164)   --->   "%xor_ln124_2030 = xor i8 %xor_ln124_2023, i8 %z_80" [src/dec.c:124]   --->   Operation 4944 'xor' 'xor_ln124_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4945 [1/1] (0.00ns)   --->   "%or_ln124_551 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_796, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4945 'bitconcatenate' 'or_ln124_551' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4946 [1/1] (0.00ns)   --->   "%or_ln124_552 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_767, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4946 'bitconcatenate' 'or_ln124_552' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4947 [1/1] (0.00ns)   --->   "%or_ln124_553 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_795, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4947 'bitconcatenate' 'or_ln124_553' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4948 [1/1] (0.00ns)   --->   "%or_ln124_554 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_766, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4948 'bitconcatenate' 'or_ln124_554' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4949 [1/1] (0.00ns)   --->   "%or_ln124_555 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_794, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4949 'bitconcatenate' 'or_ln124_555' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%or_ln124_556 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_771, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4950 'bitconcatenate' 'or_ln124_556' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4951 [1/1] (0.00ns)   --->   "%or_ln124_557 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_793, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4951 'bitconcatenate' 'or_ln124_557' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%or_ln124_558 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_770, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4952 'bitconcatenate' 'or_ln124_558' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%or_ln124_559 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_798, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4953 'bitconcatenate' 'or_ln124_559' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%or_ln124_560 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_769, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4954 'bitconcatenate' 'or_ln124_560' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%or_ln124_561 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_797, i1 %tmp_409" [src/dec.c:124]   --->   Operation 4955 'bitconcatenate' 'or_ln124_561' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%or_ln124_562 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_768, i1 %tmp_401" [src/dec.c:124]   --->   Operation 4956 'bitconcatenate' 'or_ln124_562' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_164)   --->   "%xor_ln124_2031 = xor i8 %x_assign_120, i8 %or_ln134_80" [src/dec.c:124]   --->   Operation 4957 'xor' 'xor_ln124_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%xor_ln124_2033 = xor i2 %or_ln124_562, i2 %or_ln124_561" [src/dec.c:124]   --->   Operation 4958 'xor' 'xor_ln124_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%xor_ln124_2035 = xor i3 %or_ln124_560, i3 %or_ln124_559" [src/dec.c:124]   --->   Operation 4959 'xor' 'xor_ln124_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%xor_ln124_2037 = xor i4 %or_ln124_558, i4 %or_ln124_557" [src/dec.c:124]   --->   Operation 4960 'xor' 'xor_ln124_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%xor_ln124_2039 = xor i5 %or_ln124_556, i5 %or_ln124_555" [src/dec.c:124]   --->   Operation 4961 'xor' 'xor_ln124_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2061)   --->   "%xor_ln124_2041 = xor i6 %or_ln124_554, i6 %or_ln124_553" [src/dec.c:124]   --->   Operation 4962 'xor' 'xor_ln124_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2062)   --->   "%xor_ln124_2043 = xor i7 %or_ln124_552, i7 %or_ln124_551" [src/dec.c:124]   --->   Operation 4963 'xor' 'xor_ln124_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_164)   --->   "%xor_ln124_2044 = xor i8 %xor_ln124_2031, i8 %xor_ln124_140" [src/dec.c:124]   --->   Operation 4964 'xor' 'xor_ln124_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2062)   --->   "%xor_ln124_2045 = xor i7 %xor_ln124_2029, i7 %trunc_ln124_275" [src/dec.c:124]   --->   Operation 4965 'xor' 'xor_ln124_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2062)   --->   "%xor_ln124_2046 = xor i7 %xor_ln124_2043, i7 %xor_ln124_2042" [src/dec.c:124]   --->   Operation 4966 'xor' 'xor_ln124_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2061)   --->   "%xor_ln124_2047 = xor i6 %xor_ln124_2028, i6 %trunc_ln124_274" [src/dec.c:124]   --->   Operation 4967 'xor' 'xor_ln124_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2061)   --->   "%xor_ln124_2048 = xor i6 %xor_ln124_2041, i6 %xor_ln124_2040" [src/dec.c:124]   --->   Operation 4968 'xor' 'xor_ln124_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%xor_ln124_2049 = xor i5 %xor_ln124_2027, i5 %trunc_ln124_273" [src/dec.c:124]   --->   Operation 4969 'xor' 'xor_ln124_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2060)   --->   "%xor_ln124_2050 = xor i5 %xor_ln124_2039, i5 %xor_ln124_2038" [src/dec.c:124]   --->   Operation 4970 'xor' 'xor_ln124_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%xor_ln124_2051 = xor i4 %xor_ln124_2026, i4 %trunc_ln124_272" [src/dec.c:124]   --->   Operation 4971 'xor' 'xor_ln124_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2059)   --->   "%xor_ln124_2052 = xor i4 %xor_ln124_2037, i4 %xor_ln124_2036" [src/dec.c:124]   --->   Operation 4972 'xor' 'xor_ln124_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%xor_ln124_2053 = xor i3 %xor_ln124_2025, i3 %trunc_ln124_271" [src/dec.c:124]   --->   Operation 4973 'xor' 'xor_ln124_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2058)   --->   "%xor_ln124_2054 = xor i3 %xor_ln124_2035, i3 %xor_ln124_2034" [src/dec.c:124]   --->   Operation 4974 'xor' 'xor_ln124_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%xor_ln124_2055 = xor i2 %xor_ln124_2024, i2 %trunc_ln124_270" [src/dec.c:124]   --->   Operation 4975 'xor' 'xor_ln124_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%xor_ln124_2056 = xor i2 %xor_ln124_2033, i2 %xor_ln124_2032" [src/dec.c:124]   --->   Operation 4976 'xor' 'xor_ln124_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4977 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_164 = xor i8 %xor_ln124_2044, i8 %xor_ln124_2030" [src/dec.c:124]   --->   Operation 4977 'xor' 'xor_ln124_164' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%xor_ln124_2057 = xor i2 %xor_ln124_2056, i2 %xor_ln124_2055" [src/dec.c:124]   --->   Operation 4978 'xor' 'xor_ln124_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4979 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2058 = xor i3 %xor_ln124_2054, i3 %xor_ln124_2053" [src/dec.c:124]   --->   Operation 4979 'xor' 'xor_ln124_2058' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4980 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2059 = xor i4 %xor_ln124_2052, i4 %xor_ln124_2051" [src/dec.c:124]   --->   Operation 4980 'xor' 'xor_ln124_2059' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4981 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2060 = xor i5 %xor_ln124_2050, i5 %xor_ln124_2049" [src/dec.c:124]   --->   Operation 4981 'xor' 'xor_ln124_2060' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4982 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2061 = xor i6 %xor_ln124_2048, i6 %xor_ln124_2047" [src/dec.c:124]   --->   Operation 4982 'xor' 'xor_ln124_2061' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4983 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2062 = xor i7 %xor_ln124_2046, i7 %xor_ln124_2045" [src/dec.c:124]   --->   Operation 4983 'xor' 'xor_ln124_2062' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_2068 = xor i8 %xor_ln124_141, i8 %or_ln134_79" [src/dec.c:124]   --->   Operation 4984 'xor' 'xor_ln124_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%trunc_ln124_277 = trunc i8 %z_81" [src/dec.c:124]   --->   Operation 4985 'trunc' 'trunc_ln124_277' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%xor_ln124_2070 = xor i5 %xor_ln124_2066, i5 %or_ln124_543" [src/dec.c:124]   --->   Operation 4986 'xor' 'xor_ln124_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%trunc_ln124_278 = trunc i8 %z_81" [src/dec.c:124]   --->   Operation 4987 'trunc' 'trunc_ln124_278' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%xor_ln124_2071 = xor i6 %xor_ln124_2065, i6 %or_ln124_541" [src/dec.c:124]   --->   Operation 4988 'xor' 'xor_ln124_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%trunc_ln124_279 = trunc i8 %z_81" [src/dec.c:124]   --->   Operation 4989 'trunc' 'trunc_ln124_279' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%xor_ln124_2072 = xor i7 %xor_ln124_2064, i7 %or_ln124_539" [src/dec.c:124]   --->   Operation 4990 'xor' 'xor_ln124_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2096)   --->   "%trunc_ln124_280 = trunc i8 %z_81" [src/dec.c:124]   --->   Operation 4991 'trunc' 'trunc_ln124_280' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2096)   --->   "%xor_ln124_2073 = xor i1 %xor_ln124_2063, i1 %tmp_405" [src/dec.c:124]   --->   Operation 4992 'xor' 'xor_ln124_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_2074 = xor i8 %xor_ln124_2068, i8 %z_81" [src/dec.c:124]   --->   Operation 4993 'xor' 'xor_ln124_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%or_ln124_563 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_804, i1 %tmp_411" [src/dec.c:124]   --->   Operation 4994 'bitconcatenate' 'or_ln124_563' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%or_ln124_564 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_803, i1 %tmp_411" [src/dec.c:124]   --->   Operation 4995 'bitconcatenate' 'or_ln124_564' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%or_ln124_565 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_802, i1 %tmp_411" [src/dec.c:124]   --->   Operation 4996 'bitconcatenate' 'or_ln124_565' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_2075 = xor i8 %x_assign_123, i8 %or_ln134_80" [src/dec.c:124]   --->   Operation 4997 'xor' 'xor_ln124_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%xor_ln124_2077 = xor i5 %or_ln124_565, i5 %or_ln124_555" [src/dec.c:124]   --->   Operation 4998 'xor' 'xor_ln124_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%xor_ln124_2078 = xor i6 %or_ln124_564, i6 %or_ln124_553" [src/dec.c:124]   --->   Operation 4999 'xor' 'xor_ln124_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%xor_ln124_2079 = xor i7 %or_ln124_563, i7 %or_ln124_551" [src/dec.c:124]   --->   Operation 5000 'xor' 'xor_ln124_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2096)   --->   "%xor_ln124_2080 = xor i1 %tmp_411, i1 %tmp_409" [src/dec.c:124]   --->   Operation 5001 'xor' 'xor_ln124_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_165)   --->   "%xor_ln124_2081 = xor i8 %xor_ln124_2075, i8 %x_assign_121" [src/dec.c:124]   --->   Operation 5002 'xor' 'xor_ln124_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2096)   --->   "%xor_ln124_2082 = xor i1 %xor_ln124_2073, i1 %trunc_ln124_280" [src/dec.c:124]   --->   Operation 5003 'xor' 'xor_ln124_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2096)   --->   "%xor_ln124_2083 = xor i1 %xor_ln124_2080, i1 %tmp_403" [src/dec.c:124]   --->   Operation 5004 'xor' 'xor_ln124_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%xor_ln124_2084 = xor i7 %xor_ln124_2072, i7 %trunc_ln124_279" [src/dec.c:124]   --->   Operation 5005 'xor' 'xor_ln124_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2095)   --->   "%xor_ln124_2085 = xor i7 %xor_ln124_2079, i7 %trunc_ln134_s" [src/dec.c:124]   --->   Operation 5006 'xor' 'xor_ln124_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%xor_ln124_2086 = xor i6 %xor_ln124_2071, i6 %trunc_ln124_278" [src/dec.c:124]   --->   Operation 5007 'xor' 'xor_ln124_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2094)   --->   "%xor_ln124_2087 = xor i6 %xor_ln124_2078, i6 %trunc_ln134_61" [src/dec.c:124]   --->   Operation 5008 'xor' 'xor_ln124_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%xor_ln124_2088 = xor i5 %xor_ln124_2070, i5 %trunc_ln124_277" [src/dec.c:124]   --->   Operation 5009 'xor' 'xor_ln124_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2093)   --->   "%xor_ln124_2089 = xor i5 %xor_ln124_2077, i5 %trunc_ln134_62" [src/dec.c:124]   --->   Operation 5010 'xor' 'xor_ln124_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5011 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_165 = xor i8 %xor_ln124_2081, i8 %xor_ln124_2074" [src/dec.c:124]   --->   Operation 5011 'xor' 'xor_ln124_165' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5012 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2093 = xor i5 %xor_ln124_2089, i5 %xor_ln124_2088" [src/dec.c:124]   --->   Operation 5012 'xor' 'xor_ln124_2093' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5013 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2094 = xor i6 %xor_ln124_2087, i6 %xor_ln124_2086" [src/dec.c:124]   --->   Operation 5013 'xor' 'xor_ln124_2094' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5014 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2095 = xor i7 %xor_ln124_2085, i7 %xor_ln124_2084" [src/dec.c:124]   --->   Operation 5014 'xor' 'xor_ln124_2095' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5015 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2096 = xor i1 %xor_ln124_2083, i1 %xor_ln124_2082" [src/dec.c:124]   --->   Operation 5015 'xor' 'xor_ln124_2096' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%or_ln124_567 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_812, i1 %tmp_415" [src/dec.c:124]   --->   Operation 5016 'bitconcatenate' 'or_ln124_567' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%trunc_ln124_282 = trunc i8 %z_82" [src/dec.c:124]   --->   Operation 5017 'trunc' 'trunc_ln124_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%xor_ln124_2099 = xor i7 %or_ln124_567, i7 %or_ln124_540" [src/dec.c:124]   --->   Operation 5018 'xor' 'xor_ln124_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2118)   --->   "%trunc_ln124_283 = trunc i8 %z_82" [src/dec.c:124]   --->   Operation 5019 'trunc' 'trunc_ln124_283' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2118)   --->   "%xor_ln124_2100 = xor i1 %tmp_415, i1 %tmp_407" [src/dec.c:124]   --->   Operation 5020 'xor' 'xor_ln124_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%xor_ln124_2107 = xor i7 %or_ln124_552, i7 %xor_ln124_2103" [src/dec.c:124]   --->   Operation 5021 'xor' 'xor_ln124_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2118)   --->   "%xor_ln124_2108 = xor i1 %tmp_401, i1 %xor_ln124_2102" [src/dec.c:124]   --->   Operation 5022 'xor' 'xor_ln124_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2118)   --->   "%xor_ln124_2110 = xor i1 %xor_ln124_2100, i1 %trunc_ln124_283" [src/dec.c:124]   --->   Operation 5023 'xor' 'xor_ln124_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2118)   --->   "%xor_ln124_2111 = xor i1 %xor_ln124_2108, i1 %tmp_413" [src/dec.c:124]   --->   Operation 5024 'xor' 'xor_ln124_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%xor_ln124_2112 = xor i7 %xor_ln124_2099, i7 %trunc_ln124_282" [src/dec.c:124]   --->   Operation 5025 'xor' 'xor_ln124_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2117)   --->   "%xor_ln124_2113 = xor i7 %xor_ln124_2107, i7 %trunc_ln134_69" [src/dec.c:124]   --->   Operation 5026 'xor' 'xor_ln124_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5027 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2117 = xor i7 %xor_ln124_2113, i7 %xor_ln124_2112" [src/dec.c:124]   --->   Operation 5027 'xor' 'xor_ln124_2117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5028 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2118 = xor i1 %xor_ln124_2111, i1 %xor_ln124_2110" [src/dec.c:124]   --->   Operation 5028 'xor' 'xor_ln124_2118' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%or_ln124_569 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_810, i1 %tmp_415" [src/dec.c:124]   --->   Operation 5029 'bitconcatenate' 'or_ln124_569' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%or_ln124_570 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_777, i1 %tmp_403" [src/dec.c:124]   --->   Operation 5030 'bitconcatenate' 'or_ln124_570' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%trunc_ln124_284 = trunc i8 %z_83" [src/dec.c:124]   --->   Operation 5031 'trunc' 'trunc_ln124_284' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%xor_ln124_2120 = xor i3 %or_ln124_570, i3 %or_ln124_569" [src/dec.c:124]   --->   Operation 5032 'xor' 'xor_ln124_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%or_ln124_571 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_800, i1 %tmp_411" [src/dec.c:124]   --->   Operation 5033 'bitconcatenate' 'or_ln124_571' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%xor_ln124_2124 = xor i3 %or_ln124_571, i3 %xor_ln124_2122" [src/dec.c:124]   --->   Operation 5034 'xor' 'xor_ln124_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%xor_ln124_2126 = xor i3 %xor_ln124_2120, i3 %trunc_ln124_284" [src/dec.c:124]   --->   Operation 5035 'xor' 'xor_ln124_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2128)   --->   "%xor_ln124_2127 = xor i3 %xor_ln124_2124, i3 %trunc_ln134_64" [src/dec.c:124]   --->   Operation 5036 'xor' 'xor_ln124_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5037 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2128 = xor i3 %xor_ln124_2127, i3 %xor_ln124_2126" [src/dec.c:124]   --->   Operation 5037 'xor' 'xor_ln124_2128' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5038 [1/2] (3.25ns)   --->   "%z_84 = load i8 %clefia_s1_addr_42" [src/dec.c:173->src/dec.c:195]   --->   Operation 5038 'load' 'z_84' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 5039 [1/2] (3.25ns)   --->   "%z_86 = load i8 %clefia_s1_addr_43" [src/dec.c:175->src/dec.c:195]   --->   Operation 5039 'load' 'z_86' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%trunc_ln134_72 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_814, i1 0" [src/dec.c:134]   --->   Operation 5040 'bitconcatenate' 'trunc_ln134_72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%trunc_ln134_74 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_815, i1 0" [src/dec.c:134]   --->   Operation 5041 'bitconcatenate' 'trunc_ln134_74' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%trunc_ln134_75 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_816, i1 0" [src/dec.c:134]   --->   Operation 5042 'bitconcatenate' 'trunc_ln134_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%trunc_ln134_76 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_817, i1 0" [src/dec.c:134]   --->   Operation 5043 'bitconcatenate' 'trunc_ln134_76' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%trunc_ln134_818 = trunc i8 %select_ln131_208" [src/dec.c:134]   --->   Operation 5044 'trunc' 'trunc_ln134_818' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%trunc_ln134_77 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_818, i1 0" [src/dec.c:134]   --->   Operation 5045 'bitconcatenate' 'trunc_ln134_77' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%trunc_ln134_826 = trunc i8 %select_ln131_210" [src/dec.c:134]   --->   Operation 5046 'trunc' 'trunc_ln134_826' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5047 [1/1] (0.00ns)   --->   "%or_ln134_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_820, i1 %tmp_421" [src/dec.c:134]   --->   Operation 5047 'bitconcatenate' 'or_ln134_83' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_211)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_86, i32 7" [src/dec.c:131]   --->   Operation 5048 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_211)   --->   "%xor_ln132_211 = xor i8 %z_86, i8 14" [src/dec.c:132]   --->   Operation 5049 'xor' 'xor_ln132_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5050 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_211 = select i1 %tmp_422, i8 %xor_ln132_211, i8 %z_86" [src/dec.c:131]   --->   Operation 5050 'select' 'select_ln131_211' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5051 [1/1] (0.00ns)   --->   "%trunc_ln134_827 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5051 'trunc' 'trunc_ln134_827' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_211, i32 7" [src/dec.c:134]   --->   Operation 5052 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5053 [1/1] (0.00ns)   --->   "%trunc_ln134_828 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5053 'trunc' 'trunc_ln134_828' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5054 [1/1] (0.00ns)   --->   "%trunc_ln134_829 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5054 'trunc' 'trunc_ln134_829' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5055 [1/1] (0.00ns)   --->   "%trunc_ln134_830 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5055 'trunc' 'trunc_ln134_830' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln134_831 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5056 'trunc' 'trunc_ln134_831' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5057 [1/1] (0.00ns)   --->   "%trunc_ln134_832 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5057 'trunc' 'trunc_ln134_832' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5058 [1/1] (0.00ns)   --->   "%trunc_ln134_833 = trunc i8 %select_ln131_211" [src/dec.c:134]   --->   Operation 5058 'trunc' 'trunc_ln134_833' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5059 [1/1] (0.00ns)   --->   "%x_assign_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_827, i1 %tmp_423" [src/dec.c:134]   --->   Operation 5059 'bitconcatenate' 'x_assign_126' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%trunc_ln134_848 = trunc i8 %select_ln131_214" [src/dec.c:134]   --->   Operation 5060 'trunc' 'trunc_ln134_848' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5061 [1/1] (0.00ns)   --->   "%or_ln134_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_842, i1 %tmp_429" [src/dec.c:134]   --->   Operation 5061 'bitconcatenate' 'or_ln134_84' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_215)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_84, i32 7" [src/dec.c:131]   --->   Operation 5062 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_215)   --->   "%xor_ln132_215 = xor i8 %z_84, i8 14" [src/dec.c:132]   --->   Operation 5063 'xor' 'xor_ln132_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5064 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_215 = select i1 %tmp_430, i8 %xor_ln132_215, i8 %z_84" [src/dec.c:131]   --->   Operation 5064 'select' 'select_ln131_215' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5065 [1/1] (0.00ns)   --->   "%trunc_ln134_849 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5065 'trunc' 'trunc_ln134_849' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5066 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_215, i32 7" [src/dec.c:134]   --->   Operation 5066 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5067 [1/1] (0.00ns)   --->   "%trunc_ln134_850 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5067 'trunc' 'trunc_ln134_850' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5068 [1/1] (0.00ns)   --->   "%trunc_ln134_851 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5068 'trunc' 'trunc_ln134_851' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5069 [1/1] (0.00ns)   --->   "%trunc_ln134_852 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5069 'trunc' 'trunc_ln134_852' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5070 [1/1] (0.00ns)   --->   "%trunc_ln134_853 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5070 'trunc' 'trunc_ln134_853' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%trunc_ln134_854 = trunc i8 %select_ln131_215" [src/dec.c:134]   --->   Operation 5071 'trunc' 'trunc_ln134_854' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5072 [1/1] (0.00ns)   --->   "%x_assign_129 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_849, i1 %tmp_431" [src/dec.c:134]   --->   Operation 5072 'bitconcatenate' 'x_assign_129' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_216)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_215, i32 6" [src/dec.c:131]   --->   Operation 5073 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_216)   --->   "%xor_ln132_216 = xor i8 %x_assign_129, i8 14" [src/dec.c:132]   --->   Operation 5074 'xor' 'xor_ln132_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5075 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_216 = select i1 %tmp_432, i8 %xor_ln132_216, i8 %x_assign_129" [src/dec.c:131]   --->   Operation 5075 'select' 'select_ln131_216' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5076 [1/1] (0.00ns)   --->   "%trunc_ln134_855 = trunc i8 %select_ln131_216" [src/dec.c:134]   --->   Operation 5076 'trunc' 'trunc_ln134_855' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5077 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_216, i32 7" [src/dec.c:134]   --->   Operation 5077 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5078 [1/1] (0.00ns)   --->   "%x_assign_130 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_855, i1 %tmp_433" [src/dec.c:134]   --->   Operation 5078 'bitconcatenate' 'x_assign_130' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_217)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_216, i32 6" [src/dec.c:131]   --->   Operation 5079 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_217)   --->   "%xor_ln132_217 = xor i8 %x_assign_130, i8 14" [src/dec.c:132]   --->   Operation 5080 'xor' 'xor_ln132_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5081 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_217 = select i1 %tmp_434, i8 %xor_ln132_217, i8 %x_assign_130" [src/dec.c:131]   --->   Operation 5081 'select' 'select_ln131_217' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5082 [1/1] (0.00ns)   --->   "%trunc_ln134_856 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5082 'trunc' 'trunc_ln134_856' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5083 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_217, i32 7" [src/dec.c:134]   --->   Operation 5083 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5084 [1/1] (0.00ns)   --->   "%trunc_ln134_857 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5084 'trunc' 'trunc_ln134_857' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5085 [1/1] (0.00ns)   --->   "%trunc_ln134_858 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5085 'trunc' 'trunc_ln134_858' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5086 [1/1] (0.00ns)   --->   "%trunc_ln134_859 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5086 'trunc' 'trunc_ln134_859' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5087 [1/1] (0.00ns)   --->   "%trunc_ln134_860 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5087 'trunc' 'trunc_ln134_860' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_218)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_211, i32 6" [src/dec.c:131]   --->   Operation 5088 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_218)   --->   "%xor_ln132_218 = xor i8 %x_assign_126, i8 14" [src/dec.c:132]   --->   Operation 5089 'xor' 'xor_ln132_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5090 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_218 = select i1 %tmp_436, i8 %xor_ln132_218, i8 %x_assign_126" [src/dec.c:131]   --->   Operation 5090 'select' 'select_ln131_218' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5091 [1/1] (0.00ns)   --->   "%trunc_ln134_863 = trunc i8 %select_ln131_218" [src/dec.c:134]   --->   Operation 5091 'trunc' 'trunc_ln134_863' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5092 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_218, i32 7" [src/dec.c:134]   --->   Operation 5092 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5093 [1/1] (0.00ns)   --->   "%x_assign_131 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_863, i1 %tmp_437" [src/dec.c:134]   --->   Operation 5093 'bitconcatenate' 'x_assign_131' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_219)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_218, i32 6" [src/dec.c:131]   --->   Operation 5094 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_219)   --->   "%xor_ln132_219 = xor i8 %x_assign_131, i8 14" [src/dec.c:132]   --->   Operation 5095 'xor' 'xor_ln132_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5096 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_219 = select i1 %tmp_438, i8 %xor_ln132_219, i8 %x_assign_131" [src/dec.c:131]   --->   Operation 5096 'select' 'select_ln131_219' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 5097 [1/1] (0.00ns)   --->   "%trunc_ln134_864 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5097 'trunc' 'trunc_ln134_864' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5098 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_219, i32 7" [src/dec.c:134]   --->   Operation 5098 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5099 [1/1] (0.00ns)   --->   "%trunc_ln134_865 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5099 'trunc' 'trunc_ln134_865' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5100 [1/1] (0.00ns)   --->   "%trunc_ln134_866 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5100 'trunc' 'trunc_ln134_866' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5101 [1/1] (0.00ns)   --->   "%trunc_ln134_867 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5101 'trunc' 'trunc_ln134_867' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5102 [1/1] (0.00ns)   --->   "%trunc_ln134_868 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5102 'trunc' 'trunc_ln134_868' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5103 [1/1] (0.00ns)   --->   "%or_ln124_572 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_825, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5103 'bitconcatenate' 'or_ln124_572' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%or_ln124_573 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_835, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5104 'bitconcatenate' 'or_ln124_573' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5105 [1/1] (0.00ns)   --->   "%or_ln124_574 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_824, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5105 'bitconcatenate' 'or_ln124_574' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%or_ln124_575 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_836, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5106 'bitconcatenate' 'or_ln124_575' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5107 [1/1] (0.00ns)   --->   "%or_ln124_576 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_823, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5107 'bitconcatenate' 'or_ln124_576' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%or_ln124_577 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_837, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5108 'bitconcatenate' 'or_ln124_577' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5109 [1/1] (0.00ns)   --->   "%or_ln124_578 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_822, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5109 'bitconcatenate' 'or_ln124_578' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%or_ln124_579 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_838, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5110 'bitconcatenate' 'or_ln124_579' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5111 [1/1] (0.00ns)   --->   "%or_ln124_580 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_821, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5111 'bitconcatenate' 'or_ln124_580' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%or_ln124_581 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_839, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5112 'bitconcatenate' 'or_ln124_581' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%or_ln124_582 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_826, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5113 'bitconcatenate' 'or_ln124_582' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%or_ln124_583 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_840, i1 %tmp_425" [src/dec.c:124]   --->   Operation 5114 'bitconcatenate' 'or_ln124_583' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_172)   --->   "%xor_ln124_2129 = xor i8 %x_assign_127, i8 %or_ln134_83" [src/dec.c:124]   --->   Operation 5115 'xor' 'xor_ln124_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%trunc_ln124_285 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5116 'trunc' 'trunc_ln124_285' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%xor_ln124_2130 = xor i1 %tmp_425, i1 %tmp_421" [src/dec.c:124]   --->   Operation 5117 'xor' 'xor_ln124_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%trunc_ln124_286 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5118 'trunc' 'trunc_ln124_286' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%xor_ln124_2131 = xor i2 %or_ln124_583, i2 %or_ln124_582" [src/dec.c:124]   --->   Operation 5119 'xor' 'xor_ln124_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%trunc_ln124_287 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5120 'trunc' 'trunc_ln124_287' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%xor_ln124_2132 = xor i3 %or_ln124_581, i3 %or_ln124_580" [src/dec.c:124]   --->   Operation 5121 'xor' 'xor_ln124_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%trunc_ln124_288 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5122 'trunc' 'trunc_ln124_288' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%xor_ln124_2133 = xor i4 %or_ln124_579, i4 %or_ln124_578" [src/dec.c:124]   --->   Operation 5123 'xor' 'xor_ln124_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%trunc_ln124_289 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5124 'trunc' 'trunc_ln124_289' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%xor_ln124_2134 = xor i5 %or_ln124_577, i5 %or_ln124_576" [src/dec.c:124]   --->   Operation 5125 'xor' 'xor_ln124_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%trunc_ln124_290 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5126 'trunc' 'trunc_ln124_290' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%xor_ln124_2135 = xor i6 %or_ln124_575, i6 %or_ln124_574" [src/dec.c:124]   --->   Operation 5127 'xor' 'xor_ln124_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%trunc_ln124_291 = trunc i8 %z_84" [src/dec.c:124]   --->   Operation 5128 'trunc' 'trunc_ln124_291' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%xor_ln124_2136 = xor i7 %or_ln124_573, i7 %or_ln124_572" [src/dec.c:124]   --->   Operation 5129 'xor' 'xor_ln124_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_172)   --->   "%xor_ln124_2137 = xor i8 %xor_ln124_2129, i8 %z_84" [src/dec.c:124]   --->   Operation 5130 'xor' 'xor_ln124_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5131 [1/1] (0.00ns)   --->   "%or_ln124_584 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_847, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5131 'bitconcatenate' 'or_ln124_584' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5132 [1/1] (0.00ns)   --->   "%or_ln124_585 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_833, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5132 'bitconcatenate' 'or_ln124_585' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5133 [1/1] (0.00ns)   --->   "%or_ln124_586 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_846, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5133 'bitconcatenate' 'or_ln124_586' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5134 [1/1] (0.00ns)   --->   "%or_ln124_587 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_832, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5134 'bitconcatenate' 'or_ln124_587' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5135 [1/1] (0.00ns)   --->   "%or_ln124_588 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_845, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5135 'bitconcatenate' 'or_ln124_588' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5136 [1/1] (0.00ns)   --->   "%or_ln124_589 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_831, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5136 'bitconcatenate' 'or_ln124_589' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5137 [1/1] (0.00ns)   --->   "%or_ln124_590 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_844, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5137 'bitconcatenate' 'or_ln124_590' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5138 [1/1] (0.00ns)   --->   "%or_ln124_591 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_830, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5138 'bitconcatenate' 'or_ln124_591' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5139 [1/1] (0.00ns)   --->   "%or_ln124_592 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_843, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5139 'bitconcatenate' 'or_ln124_592' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5140 [1/1] (0.00ns)   --->   "%or_ln124_593 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_829, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5140 'bitconcatenate' 'or_ln124_593' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%or_ln124_594 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_848, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5141 'bitconcatenate' 'or_ln124_594' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5142 [1/1] (0.00ns)   --->   "%or_ln124_595 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_828, i1 %tmp_423" [src/dec.c:124]   --->   Operation 5142 'bitconcatenate' 'or_ln124_595' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_172)   --->   "%xor_ln124_2138 = xor i8 %x_assign_126, i8 %or_ln134_84" [src/dec.c:124]   --->   Operation 5143 'xor' 'xor_ln124_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%xor_ln124_2140 = xor i1 %tmp_423, i1 %tmp_429" [src/dec.c:124]   --->   Operation 5144 'xor' 'xor_ln124_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%xor_ln124_2142 = xor i2 %or_ln124_595, i2 %or_ln124_594" [src/dec.c:124]   --->   Operation 5145 'xor' 'xor_ln124_2142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%xor_ln124_2144 = xor i3 %or_ln124_593, i3 %or_ln124_592" [src/dec.c:124]   --->   Operation 5146 'xor' 'xor_ln124_2144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%xor_ln124_2146 = xor i4 %or_ln124_591, i4 %or_ln124_590" [src/dec.c:124]   --->   Operation 5147 'xor' 'xor_ln124_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%xor_ln124_2148 = xor i5 %or_ln124_589, i5 %or_ln124_588" [src/dec.c:124]   --->   Operation 5148 'xor' 'xor_ln124_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%xor_ln124_2150 = xor i6 %or_ln124_587, i6 %or_ln124_586" [src/dec.c:124]   --->   Operation 5149 'xor' 'xor_ln124_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%xor_ln124_2152 = xor i7 %or_ln124_585, i7 %or_ln124_584" [src/dec.c:124]   --->   Operation 5150 'xor' 'xor_ln124_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_172)   --->   "%xor_ln124_2153 = xor i8 %xor_ln124_2138, i8 %xor_ln124_132" [src/dec.c:124]   --->   Operation 5151 'xor' 'xor_ln124_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%xor_ln124_2154 = xor i7 %xor_ln124_2136, i7 %trunc_ln124_291" [src/dec.c:124]   --->   Operation 5152 'xor' 'xor_ln124_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2174)   --->   "%xor_ln124_2155 = xor i7 %xor_ln124_2152, i7 %xor_ln124_2151" [src/dec.c:124]   --->   Operation 5153 'xor' 'xor_ln124_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%xor_ln124_2156 = xor i6 %xor_ln124_2135, i6 %trunc_ln124_290" [src/dec.c:124]   --->   Operation 5154 'xor' 'xor_ln124_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2173)   --->   "%xor_ln124_2157 = xor i6 %xor_ln124_2150, i6 %xor_ln124_2149" [src/dec.c:124]   --->   Operation 5155 'xor' 'xor_ln124_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%xor_ln124_2158 = xor i5 %xor_ln124_2134, i5 %trunc_ln124_289" [src/dec.c:124]   --->   Operation 5156 'xor' 'xor_ln124_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2172)   --->   "%xor_ln124_2159 = xor i5 %xor_ln124_2148, i5 %xor_ln124_2147" [src/dec.c:124]   --->   Operation 5157 'xor' 'xor_ln124_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%xor_ln124_2160 = xor i4 %xor_ln124_2133, i4 %trunc_ln124_288" [src/dec.c:124]   --->   Operation 5158 'xor' 'xor_ln124_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2171)   --->   "%xor_ln124_2161 = xor i4 %xor_ln124_2146, i4 %xor_ln124_2145" [src/dec.c:124]   --->   Operation 5159 'xor' 'xor_ln124_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%xor_ln124_2162 = xor i3 %xor_ln124_2132, i3 %trunc_ln124_287" [src/dec.c:124]   --->   Operation 5160 'xor' 'xor_ln124_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2170)   --->   "%xor_ln124_2163 = xor i3 %xor_ln124_2144, i3 %xor_ln124_2143" [src/dec.c:124]   --->   Operation 5161 'xor' 'xor_ln124_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%xor_ln124_2164 = xor i2 %xor_ln124_2131, i2 %trunc_ln124_286" [src/dec.c:124]   --->   Operation 5162 'xor' 'xor_ln124_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2169)   --->   "%xor_ln124_2165 = xor i2 %xor_ln124_2142, i2 %xor_ln124_2141" [src/dec.c:124]   --->   Operation 5163 'xor' 'xor_ln124_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%xor_ln124_2166 = xor i1 %xor_ln124_2130, i1 %trunc_ln124_285" [src/dec.c:124]   --->   Operation 5164 'xor' 'xor_ln124_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%xor_ln124_2167 = xor i1 %xor_ln124_2140, i1 %xor_ln124_2139" [src/dec.c:124]   --->   Operation 5165 'xor' 'xor_ln124_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5166 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_172 = xor i8 %xor_ln124_2153, i8 %xor_ln124_2137" [src/dec.c:124]   --->   Operation 5166 'xor' 'xor_ln124_172' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%xor_ln124_2168 = xor i1 %xor_ln124_2167, i1 %xor_ln124_2166" [src/dec.c:124]   --->   Operation 5167 'xor' 'xor_ln124_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5168 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2169 = xor i2 %xor_ln124_2165, i2 %xor_ln124_2164" [src/dec.c:124]   --->   Operation 5168 'xor' 'xor_ln124_2169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5169 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2170 = xor i3 %xor_ln124_2163, i3 %xor_ln124_2162" [src/dec.c:124]   --->   Operation 5169 'xor' 'xor_ln124_2170' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5170 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2171 = xor i4 %xor_ln124_2161, i4 %xor_ln124_2160" [src/dec.c:124]   --->   Operation 5170 'xor' 'xor_ln124_2171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5171 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2172 = xor i5 %xor_ln124_2159, i5 %xor_ln124_2158" [src/dec.c:124]   --->   Operation 5171 'xor' 'xor_ln124_2172' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5172 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2173 = xor i6 %xor_ln124_2157, i6 %xor_ln124_2156" [src/dec.c:124]   --->   Operation 5172 'xor' 'xor_ln124_2173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2174 = xor i7 %xor_ln124_2155, i7 %xor_ln124_2154" [src/dec.c:124]   --->   Operation 5173 'xor' 'xor_ln124_2174' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%trunc_ln124_298 = trunc i8 %z_86" [src/dec.c:124]   --->   Operation 5174 'trunc' 'trunc_ln124_298' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%xor_ln124_2221 = xor i3 %xor_ln124_2219, i3 %or_ln124_580" [src/dec.c:124]   --->   Operation 5175 'xor' 'xor_ln124_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%trunc_ln124_299 = trunc i8 %z_86" [src/dec.c:124]   --->   Operation 5176 'trunc' 'trunc_ln124_299' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%xor_ln124_2222 = xor i4 %xor_ln124_2218, i4 %or_ln124_578" [src/dec.c:124]   --->   Operation 5177 'xor' 'xor_ln124_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%trunc_ln124_300 = trunc i8 %z_86" [src/dec.c:124]   --->   Operation 5178 'trunc' 'trunc_ln124_300' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%xor_ln124_2223 = xor i5 %xor_ln124_2217, i5 %or_ln124_576" [src/dec.c:124]   --->   Operation 5179 'xor' 'xor_ln124_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%trunc_ln124_301 = trunc i8 %z_86" [src/dec.c:124]   --->   Operation 5180 'trunc' 'trunc_ln124_301' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%xor_ln124_2224 = xor i6 %xor_ln124_2216, i6 %or_ln124_574" [src/dec.c:124]   --->   Operation 5181 'xor' 'xor_ln124_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%trunc_ln124_302 = trunc i8 %z_86" [src/dec.c:124]   --->   Operation 5182 'trunc' 'trunc_ln124_302' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%xor_ln124_2225 = xor i7 %xor_ln124_2215, i7 %or_ln124_572" [src/dec.c:124]   --->   Operation 5183 'xor' 'xor_ln124_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%or_ln124_608 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_850, i1 %tmp_431" [src/dec.c:124]   --->   Operation 5184 'bitconcatenate' 'or_ln124_608' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%or_ln124_609 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_851, i1 %tmp_431" [src/dec.c:124]   --->   Operation 5185 'bitconcatenate' 'or_ln124_609' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%or_ln124_610 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_852, i1 %tmp_431" [src/dec.c:124]   --->   Operation 5186 'bitconcatenate' 'or_ln124_610' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%or_ln124_611 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_853, i1 %tmp_431" [src/dec.c:124]   --->   Operation 5187 'bitconcatenate' 'or_ln124_611' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%or_ln124_612 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_854, i1 %tmp_431" [src/dec.c:124]   --->   Operation 5188 'bitconcatenate' 'or_ln124_612' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%xor_ln124_2228 = xor i3 %or_ln124_612, i3 %or_ln124_592" [src/dec.c:124]   --->   Operation 5189 'xor' 'xor_ln124_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%xor_ln124_2229 = xor i4 %or_ln124_611, i4 %or_ln124_590" [src/dec.c:124]   --->   Operation 5190 'xor' 'xor_ln124_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%xor_ln124_2230 = xor i5 %or_ln124_610, i5 %or_ln124_588" [src/dec.c:124]   --->   Operation 5191 'xor' 'xor_ln124_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%xor_ln124_2231 = xor i6 %or_ln124_609, i6 %or_ln124_586" [src/dec.c:124]   --->   Operation 5192 'xor' 'xor_ln124_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%xor_ln124_2232 = xor i7 %or_ln124_608, i7 %or_ln124_584" [src/dec.c:124]   --->   Operation 5193 'xor' 'xor_ln124_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%xor_ln124_2234 = xor i7 %xor_ln124_2225, i7 %trunc_ln124_302" [src/dec.c:124]   --->   Operation 5194 'xor' 'xor_ln124_2234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2248)   --->   "%xor_ln124_2235 = xor i7 %xor_ln124_2232, i7 %trunc_ln134_72" [src/dec.c:124]   --->   Operation 5195 'xor' 'xor_ln124_2235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%xor_ln124_2236 = xor i6 %xor_ln124_2224, i6 %trunc_ln124_301" [src/dec.c:124]   --->   Operation 5196 'xor' 'xor_ln124_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2247)   --->   "%xor_ln124_2237 = xor i6 %xor_ln124_2231, i6 %trunc_ln134_74" [src/dec.c:124]   --->   Operation 5197 'xor' 'xor_ln124_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%xor_ln124_2238 = xor i5 %xor_ln124_2223, i5 %trunc_ln124_300" [src/dec.c:124]   --->   Operation 5198 'xor' 'xor_ln124_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2246)   --->   "%xor_ln124_2239 = xor i5 %xor_ln124_2230, i5 %trunc_ln134_75" [src/dec.c:124]   --->   Operation 5199 'xor' 'xor_ln124_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%xor_ln124_2240 = xor i4 %xor_ln124_2222, i4 %trunc_ln124_299" [src/dec.c:124]   --->   Operation 5200 'xor' 'xor_ln124_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2245)   --->   "%xor_ln124_2241 = xor i4 %xor_ln124_2229, i4 %trunc_ln134_76" [src/dec.c:124]   --->   Operation 5201 'xor' 'xor_ln124_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%xor_ln124_2242 = xor i3 %xor_ln124_2221, i3 %trunc_ln124_298" [src/dec.c:124]   --->   Operation 5202 'xor' 'xor_ln124_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2244)   --->   "%xor_ln124_2243 = xor i3 %xor_ln124_2228, i3 %trunc_ln134_77" [src/dec.c:124]   --->   Operation 5203 'xor' 'xor_ln124_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5204 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2244 = xor i3 %xor_ln124_2243, i3 %xor_ln124_2242" [src/dec.c:124]   --->   Operation 5204 'xor' 'xor_ln124_2244' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5205 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2245 = xor i4 %xor_ln124_2241, i4 %xor_ln124_2240" [src/dec.c:124]   --->   Operation 5205 'xor' 'xor_ln124_2245' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5206 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2246 = xor i5 %xor_ln124_2239, i5 %xor_ln124_2238" [src/dec.c:124]   --->   Operation 5206 'xor' 'xor_ln124_2246' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5207 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2247 = xor i6 %xor_ln124_2237, i6 %xor_ln124_2236" [src/dec.c:124]   --->   Operation 5207 'xor' 'xor_ln124_2247' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5208 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2248 = xor i7 %xor_ln124_2235, i7 %xor_ln124_2234" [src/dec.c:124]   --->   Operation 5208 'xor' 'xor_ln124_2248' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5209 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i8 %xor_ln124_164" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5209 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_224)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_165, i32 1, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5210 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_224)   --->   "%t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln227, i7 %lshr_ln1" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5211 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5212 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i8 %xor_ln124_165" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5212 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5213 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_172, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5213 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_232)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5214 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_232)   --->   "%t_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp_481" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5215 'bitconcatenate' 't_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_224)   --->   "%xor_ln124_2357 = xor i8 %t, i8 81" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5216 'xor' 'xor_ln124_2357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5217 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_224 = xor i8 %xor_ln124_2357, i8 %skey_load" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5217 'xor' 'xor_ln124_224' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_232)   --->   "%xor_ln124_2365 = xor i8 %t_8, i8 16" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5218 'xor' 'xor_ln124_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5219 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_232 = xor i8 %xor_ln124_2365, i8 %skey_load_8" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5219 'xor' 'xor_ln124_232' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5220 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = trunc i8 %xor_ln124_165" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5220 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5221 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_164, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5221 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5222 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_165, i32 2, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5222 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5223 [1/1] (0.00ns)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2174, i32 6" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5223 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5224 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 6" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5224 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5225 [1/1] (0.00ns)   --->   "%trunc_ln238_1 = trunc i8 %xor_ln124_172" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5225 'trunc' 'trunc_ln238_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5226 [1/1] (0.00ns)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2248, i32 6" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5226 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5227 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2062, i32 6" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5227 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5228 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2173, i32 5" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5228 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_282)   --->   "%tmp_515 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 5" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5229 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_282)   --->   "%t_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_515, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5230 'bitconcatenate' 't_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5231 [1/1] (0.00ns)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2247, i32 5" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5231 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_282)   --->   "%xor_ln124_2383 = xor i8 %t_42, i8 10" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5232 'xor' 'xor_ln124_2383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5233 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_282 = xor i8 %xor_ln124_2383, i8 %skey_load_10" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5233 'xor' 'xor_ln124_282' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5234 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_165, i32 1" [src/dec.c:124]   --->   Operation 5234 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5235 [1/1] (0.00ns)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_165, i32 7" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5235 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5236 [1/1] (0.00ns)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2061, i32 5" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5236 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5237 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_165, i32 2, i32 6" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5237 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5238 [1/1] (0.00ns)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2172, i32 4" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5238 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5239 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 4" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5239 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5240 [1/1] (0.00ns)   --->   "%trunc_ln240_3 = trunc i8 %xor_ln124_172" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5240 'trunc' 'trunc_ln240_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5241 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2246, i32 4" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5241 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2095, i32 6" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5242 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5243 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2060, i32 4" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5243 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_331)   --->   "%tmp_550 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_165, i32 2, i32 5" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5244 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_331)   --->   "%t_75 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_550, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5245 'bitconcatenate' 't_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5246 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2171, i32 3" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5246 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_332)   --->   "%tmp_552 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 3" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5247 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_332)   --->   "%t_76 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_552, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5248 'bitconcatenate' 't_76' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5249 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2245, i32 3" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5249 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_331)   --->   "%xor_ln124_2400 = xor i8 %t_75, i8 150" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5250 'xor' 'xor_ln124_2400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5251 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_331 = xor i8 %xor_ln124_2400, i8 %skey_load_11" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5251 'xor' 'xor_ln124_331' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_332)   --->   "%xor_ln124_2401 = xor i8 %t_76, i8 18" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5252 'xor' 'xor_ln124_2401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5253 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_332 = xor i8 %xor_ln124_2401, i8 %skey_load_12" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5253 'xor' 'xor_ln124_332' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5254 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2094, i32 5" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5254 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5255 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2059, i32 3" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5255 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5256 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_165, i32 2, i32 4" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5256 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5257 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln124_2170, i32 2" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5257 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5258 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_164, i32 1, i32 2" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5258 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5259 [1/1] (0.00ns)   --->   "%trunc_ln242_5 = trunc i8 %xor_ln124_172" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5259 'trunc' 'trunc_ln242_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5260 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln124_2244, i32 2" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5260 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5261 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln124_2128, i32 2" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5261 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5262 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2117, i32 6" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5262 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5263 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2093, i32 4" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5263 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5264 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln124_2058, i32 2" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5264 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_381)   --->   "%tmp_589 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_165, i32 2, i32 3" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5265 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_381)   --->   "%t_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_589, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569, i1 %tmp_588" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5266 'bitconcatenate' 't_109' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5267 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln124_2169, i32 1" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5267 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_382)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_164, i32 1" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5268 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_382)   --->   "%t_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_591, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571, i1 %tmp_590" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5269 'bitconcatenate' 't_110' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_381)   --->   "%xor_ln124_2418 = xor i8 %t_109, i8 95" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5270 'xor' 'xor_ln124_2418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5271 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_381 = xor i8 %xor_ln124_2418, i8 %skey_load_13" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5271 'xor' 'xor_ln124_381' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_382)   --->   "%xor_ln124_2419 = xor i8 %t_110, i8 159" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5272 'xor' 'xor_ln124_2419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5273 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_382 = xor i8 %xor_ln124_2419, i8 %skey_load_14" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5273 'xor' 'xor_ln124_382' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln124_2057, i32 1" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5274 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_165, i32 2" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5275 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_398)   --->   "%t_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_607, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569, i1 %tmp_588, i1 %tmp_606" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5276 'bitconcatenate' 't_126' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_399)   --->   "%t_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571, i1 %tmp_590, i1 %xor_ln124_2168" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5277 'bitconcatenate' 't_127' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5278 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_398 = xor i8 %t_126, i8 179" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5278 'xor' 'xor_ln124_398' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5279 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_399 = xor i8 %t_127, i8 167" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5279 'xor' 'xor_ln124_399' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5280 [1/1] (0.00ns)   --->   "%rk_addr_155 = getelementptr i8 %rk, i64 0, i64 155" [src/dec.c:117]   --->   Operation 5280 'getelementptr' 'rk_addr_155' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5281 [1/1] (0.00ns)   --->   "%rk_addr_156 = getelementptr i8 %rk, i64 0, i64 156" [src/dec.c:117]   --->   Operation 5281 'getelementptr' 'rk_addr_156' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5282 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_19, i8 %rk_addr_155" [src/dec.c:117]   --->   Operation 5282 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_47 : Operation 5283 [1/2] (2.32ns)   --->   "%skey_load_20 = load i5 %skey_addr_12" [src/dec.c:117]   --->   Operation 5283 'load' 'skey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 5284 [1/1] (3.25ns)   --->   "%store_ln117 = store i8 %skey_load_20, i8 %rk_addr_156" [src/dec.c:117]   --->   Operation 5284 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_47 : Operation 5285 [1/2] (2.32ns)   --->   "%ct_load_7 = load i4 %ct_addr_7" [src/dec.c:117]   --->   Operation 5285 'load' 'ct_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_47 : Operation 5286 [1/1] (0.00ns)   --->   "%ct_addr_12 = getelementptr i8 %ct, i64 0, i64 12" [src/dec.c:117]   --->   Operation 5286 'getelementptr' 'ct_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5287 [2/2] (2.32ns)   --->   "%ct_load_12 = load i4 %ct_addr_12" [src/dec.c:117]   --->   Operation 5287 'load' 'ct_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 48 <SV = 47> <Delay = 4.24>
ST_48 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%trunc_ln134_776 = trunc i8 %select_ln131_201" [src/dec.c:134]   --->   Operation 5288 'trunc' 'trunc_ln134_776' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%trunc_ln134_63 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_776, i1 0" [src/dec.c:134]   --->   Operation 5289 'bitconcatenate' 'trunc_ln134_63' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%trunc_ln134_801 = trunc i8 %select_ln131_205" [src/dec.c:134]   --->   Operation 5290 'trunc' 'trunc_ln134_801' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%trunc_ln134_808 = trunc i8 %select_ln131_206" [src/dec.c:134]   --->   Operation 5291 'trunc' 'trunc_ln134_808' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%trunc_ln134_71 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_808, i1 0" [src/dec.c:134]   --->   Operation 5292 'bitconcatenate' 'trunc_ln134_71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5293 [1/1] (0.00ns)   --->   "%or_ln134_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_805, i1 %tmp_413" [src/dec.c:134]   --->   Operation 5293 'bitconcatenate' 'or_ln134_81' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%trunc_ln134_811 = trunc i8 %select_ln131_207" [src/dec.c:134]   --->   Operation 5294 'trunc' 'trunc_ln134_811' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5295 [1/1] (0.00ns)   --->   "%or_ln134_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_809, i1 %tmp_415" [src/dec.c:134]   --->   Operation 5295 'bitconcatenate' 'or_ln134_82' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%trunc_ln124_276 = trunc i8 %z_81" [src/dec.c:124]   --->   Operation 5296 'trunc' 'trunc_ln124_276' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%xor_ln124_2069 = xor i4 %xor_ln124_2067, i4 %or_ln124_545" [src/dec.c:124]   --->   Operation 5297 'xor' 'xor_ln124_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%or_ln124_566 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_801, i1 %tmp_411" [src/dec.c:124]   --->   Operation 5298 'bitconcatenate' 'or_ln124_566' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%xor_ln124_2076 = xor i4 %or_ln124_566, i4 %or_ln124_557" [src/dec.c:124]   --->   Operation 5299 'xor' 'xor_ln124_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%xor_ln124_2090 = xor i4 %xor_ln124_2069, i4 %trunc_ln124_276" [src/dec.c:124]   --->   Operation 5300 'xor' 'xor_ln124_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%xor_ln124_2091 = xor i4 %xor_ln124_2076, i4 %trunc_ln134_63" [src/dec.c:124]   --->   Operation 5301 'xor' 'xor_ln124_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%xor_ln124_2092 = xor i4 %xor_ln124_2091, i4 %xor_ln124_2090" [src/dec.c:124]   --->   Operation 5302 'xor' 'xor_ln124_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%or_ln124_568 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_811, i1 %tmp_415" [src/dec.c:124]   --->   Operation 5303 'bitconcatenate' 'or_ln124_568' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_166)   --->   "%xor_ln124_2097 = xor i8 %or_ln134_82, i8 %x_assign_122" [src/dec.c:124]   --->   Operation 5304 'xor' 'xor_ln124_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%trunc_ln124_281 = trunc i8 %z_82" [src/dec.c:124]   --->   Operation 5305 'trunc' 'trunc_ln124_281' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%xor_ln124_2098 = xor i6 %or_ln124_568, i6 %or_ln124_542" [src/dec.c:124]   --->   Operation 5306 'xor' 'xor_ln124_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_166)   --->   "%xor_ln124_2101 = xor i8 %xor_ln124_2097, i8 %z_82" [src/dec.c:124]   --->   Operation 5307 'xor' 'xor_ln124_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_166)   --->   "%xor_ln124_2105 = xor i8 %x_assign_120, i8 %xor_ln124_142" [src/dec.c:124]   --->   Operation 5308 'xor' 'xor_ln124_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%xor_ln124_2106 = xor i6 %or_ln124_554, i6 %xor_ln124_2104" [src/dec.c:124]   --->   Operation 5309 'xor' 'xor_ln124_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_166)   --->   "%xor_ln124_2109 = xor i8 %xor_ln124_2105, i8 %or_ln134_81" [src/dec.c:124]   --->   Operation 5310 'xor' 'xor_ln124_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%xor_ln124_2114 = xor i6 %xor_ln124_2098, i6 %trunc_ln124_281" [src/dec.c:124]   --->   Operation 5311 'xor' 'xor_ln124_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%xor_ln124_2115 = xor i6 %xor_ln124_2106, i6 %trunc_ln134_71" [src/dec.c:124]   --->   Operation 5312 'xor' 'xor_ln124_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5313 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_166 = xor i8 %xor_ln124_2109, i8 %xor_ln124_2101" [src/dec.c:124]   --->   Operation 5313 'xor' 'xor_ln124_166' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%xor_ln124_2116 = xor i6 %xor_ln124_2115, i6 %xor_ln124_2114" [src/dec.c:124]   --->   Operation 5314 'xor' 'xor_ln124_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_167)   --->   "%xor_ln124_2119 = xor i8 %x_assign_121, i8 %or_ln134_82" [src/dec.c:124]   --->   Operation 5315 'xor' 'xor_ln124_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_167)   --->   "%xor_ln124_2121 = xor i8 %xor_ln124_2119, i8 %z_83" [src/dec.c:124]   --->   Operation 5316 'xor' 'xor_ln124_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_167)   --->   "%xor_ln124_2123 = xor i8 %x_assign_123, i8 %xor_ln124_143" [src/dec.c:124]   --->   Operation 5317 'xor' 'xor_ln124_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_167)   --->   "%xor_ln124_2125 = xor i8 %xor_ln124_2123, i8 %or_ln134_81" [src/dec.c:124]   --->   Operation 5318 'xor' 'xor_ln124_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5319 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_167 = xor i8 %xor_ln124_2125, i8 %xor_ln124_2121" [src/dec.c:124]   --->   Operation 5319 'xor' 'xor_ln124_167' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%trunc_ln134_78 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_835, i1 0" [src/dec.c:134]   --->   Operation 5320 'bitconcatenate' 'trunc_ln134_78' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%trunc_ln134_81 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_836, i1 0" [src/dec.c:134]   --->   Operation 5321 'bitconcatenate' 'trunc_ln134_81' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%trunc_ln134_82 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_837, i1 0" [src/dec.c:134]   --->   Operation 5322 'bitconcatenate' 'trunc_ln134_82' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%trunc_ln134_83 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_838, i1 0" [src/dec.c:134]   --->   Operation 5323 'bitconcatenate' 'trunc_ln134_83' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%trunc_ln134_84 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_839, i1 0" [src/dec.c:134]   --->   Operation 5324 'bitconcatenate' 'trunc_ln134_84' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%trunc_ln134_85 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_840, i1 0" [src/dec.c:134]   --->   Operation 5325 'bitconcatenate' 'trunc_ln134_85' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%trunc_ln134_86 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_850, i1 0" [src/dec.c:134]   --->   Operation 5326 'bitconcatenate' 'trunc_ln134_86' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%trunc_ln134_89 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_851, i1 0" [src/dec.c:134]   --->   Operation 5327 'bitconcatenate' 'trunc_ln134_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%trunc_ln134_90 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_852, i1 0" [src/dec.c:134]   --->   Operation 5328 'bitconcatenate' 'trunc_ln134_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%trunc_ln134_91 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_853, i1 0" [src/dec.c:134]   --->   Operation 5329 'bitconcatenate' 'trunc_ln134_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%trunc_ln134_861 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5330 'trunc' 'trunc_ln134_861' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%trunc_ln134_862 = trunc i8 %select_ln131_217" [src/dec.c:134]   --->   Operation 5331 'trunc' 'trunc_ln134_862' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%trunc_ln134_869 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5332 'trunc' 'trunc_ln134_869' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%trunc_ln134_870 = trunc i8 %select_ln131_219" [src/dec.c:134]   --->   Operation 5333 'trunc' 'trunc_ln134_870' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5334 [1/1] (0.00ns)   --->   "%or_ln124_596 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_860, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5334 'bitconcatenate' 'or_ln124_596' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5335 [1/1] (0.00ns)   --->   "%or_ln124_597 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_859, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5335 'bitconcatenate' 'or_ln124_597' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5336 [1/1] (0.00ns)   --->   "%or_ln124_598 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_858, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5336 'bitconcatenate' 'or_ln124_598' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5337 [1/1] (0.00ns)   --->   "%or_ln124_599 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_857, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5337 'bitconcatenate' 'or_ln124_599' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%or_ln124_600 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_862, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5338 'bitconcatenate' 'or_ln124_600' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%or_ln124_601 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_861, i1 %tmp_435" [src/dec.c:124]   --->   Operation 5339 'bitconcatenate' 'or_ln124_601' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%trunc_ln124_292 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5340 'trunc' 'trunc_ln124_292' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%xor_ln124_2182 = xor i2 %xor_ln124_2180, i2 %or_ln124_601" [src/dec.c:124]   --->   Operation 5341 'xor' 'xor_ln124_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%trunc_ln124_293 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5342 'trunc' 'trunc_ln124_293' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%xor_ln124_2183 = xor i3 %xor_ln124_2179, i3 %or_ln124_600" [src/dec.c:124]   --->   Operation 5343 'xor' 'xor_ln124_2183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%trunc_ln124_294 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5344 'trunc' 'trunc_ln124_294' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%xor_ln124_2184 = xor i4 %xor_ln124_2178, i4 %or_ln124_599" [src/dec.c:124]   --->   Operation 5345 'xor' 'xor_ln124_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%trunc_ln124_295 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5346 'trunc' 'trunc_ln124_295' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%xor_ln124_2185 = xor i5 %xor_ln124_2177, i5 %or_ln124_598" [src/dec.c:124]   --->   Operation 5347 'xor' 'xor_ln124_2185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%trunc_ln124_296 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5348 'trunc' 'trunc_ln124_296' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%xor_ln124_2186 = xor i6 %xor_ln124_2176, i6 %or_ln124_597" [src/dec.c:124]   --->   Operation 5349 'xor' 'xor_ln124_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%trunc_ln124_297 = trunc i8 %z_85" [src/dec.c:124]   --->   Operation 5350 'trunc' 'trunc_ln124_297' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%xor_ln124_2187 = xor i7 %xor_ln124_2175, i7 %or_ln124_596" [src/dec.c:124]   --->   Operation 5351 'xor' 'xor_ln124_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5352 [1/1] (0.00ns)   --->   "%or_ln124_602 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_868, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5352 'bitconcatenate' 'or_ln124_602' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5353 [1/1] (0.00ns)   --->   "%or_ln124_603 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_867, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5353 'bitconcatenate' 'or_ln124_603' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5354 [1/1] (0.00ns)   --->   "%or_ln124_604 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_866, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5354 'bitconcatenate' 'or_ln124_604' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5355 [1/1] (0.00ns)   --->   "%or_ln124_605 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_865, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5355 'bitconcatenate' 'or_ln124_605' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%or_ln124_606 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln134_870, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5356 'bitconcatenate' 'or_ln124_606' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%or_ln124_607 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln134_869, i1 %tmp_439" [src/dec.c:124]   --->   Operation 5357 'bitconcatenate' 'or_ln124_607' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%xor_ln124_2190 = xor i2 %or_ln124_595, i2 %or_ln124_607" [src/dec.c:124]   --->   Operation 5358 'xor' 'xor_ln124_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%xor_ln124_2191 = xor i3 %or_ln124_593, i3 %or_ln124_606" [src/dec.c:124]   --->   Operation 5359 'xor' 'xor_ln124_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%xor_ln124_2192 = xor i4 %or_ln124_591, i4 %or_ln124_605" [src/dec.c:124]   --->   Operation 5360 'xor' 'xor_ln124_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%xor_ln124_2193 = xor i5 %or_ln124_589, i5 %or_ln124_604" [src/dec.c:124]   --->   Operation 5361 'xor' 'xor_ln124_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%xor_ln124_2194 = xor i6 %or_ln124_587, i6 %or_ln124_603" [src/dec.c:124]   --->   Operation 5362 'xor' 'xor_ln124_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%xor_ln124_2195 = xor i7 %or_ln124_585, i7 %or_ln124_602" [src/dec.c:124]   --->   Operation 5363 'xor' 'xor_ln124_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%xor_ln124_2197 = xor i7 %xor_ln124_2187, i7 %trunc_ln124_297" [src/dec.c:124]   --->   Operation 5364 'xor' 'xor_ln124_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2214)   --->   "%xor_ln124_2198 = xor i7 %xor_ln124_2195, i7 %trunc_ln134_78" [src/dec.c:124]   --->   Operation 5365 'xor' 'xor_ln124_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%xor_ln124_2199 = xor i6 %xor_ln124_2186, i6 %trunc_ln124_296" [src/dec.c:124]   --->   Operation 5366 'xor' 'xor_ln124_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2213)   --->   "%xor_ln124_2200 = xor i6 %xor_ln124_2194, i6 %trunc_ln134_81" [src/dec.c:124]   --->   Operation 5367 'xor' 'xor_ln124_2200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%xor_ln124_2201 = xor i5 %xor_ln124_2185, i5 %trunc_ln124_295" [src/dec.c:124]   --->   Operation 5368 'xor' 'xor_ln124_2201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2212)   --->   "%xor_ln124_2202 = xor i5 %xor_ln124_2193, i5 %trunc_ln134_82" [src/dec.c:124]   --->   Operation 5369 'xor' 'xor_ln124_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%xor_ln124_2203 = xor i4 %xor_ln124_2184, i4 %trunc_ln124_294" [src/dec.c:124]   --->   Operation 5370 'xor' 'xor_ln124_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2211)   --->   "%xor_ln124_2204 = xor i4 %xor_ln124_2192, i4 %trunc_ln134_83" [src/dec.c:124]   --->   Operation 5371 'xor' 'xor_ln124_2204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%xor_ln124_2205 = xor i3 %xor_ln124_2183, i3 %trunc_ln124_293" [src/dec.c:124]   --->   Operation 5372 'xor' 'xor_ln124_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2210)   --->   "%xor_ln124_2206 = xor i3 %xor_ln124_2191, i3 %trunc_ln134_84" [src/dec.c:124]   --->   Operation 5373 'xor' 'xor_ln124_2206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%xor_ln124_2207 = xor i2 %xor_ln124_2182, i2 %trunc_ln124_292" [src/dec.c:124]   --->   Operation 5374 'xor' 'xor_ln124_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2209)   --->   "%xor_ln124_2208 = xor i2 %xor_ln124_2190, i2 %trunc_ln134_85" [src/dec.c:124]   --->   Operation 5375 'xor' 'xor_ln124_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5376 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2209 = xor i2 %xor_ln124_2208, i2 %xor_ln124_2207" [src/dec.c:124]   --->   Operation 5376 'xor' 'xor_ln124_2209' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5377 [1/1] (0.96ns) (out node of the LUT)   --->   "%xor_ln124_2210 = xor i3 %xor_ln124_2206, i3 %xor_ln124_2205" [src/dec.c:124]   --->   Operation 5377 'xor' 'xor_ln124_2210' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5378 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2211 = xor i4 %xor_ln124_2204, i4 %xor_ln124_2203" [src/dec.c:124]   --->   Operation 5378 'xor' 'xor_ln124_2211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5379 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2212 = xor i5 %xor_ln124_2202, i5 %xor_ln124_2201" [src/dec.c:124]   --->   Operation 5379 'xor' 'xor_ln124_2212' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5380 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2213 = xor i6 %xor_ln124_2200, i6 %xor_ln124_2199" [src/dec.c:124]   --->   Operation 5380 'xor' 'xor_ln124_2213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5381 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2214 = xor i7 %xor_ln124_2198, i7 %xor_ln124_2197" [src/dec.c:124]   --->   Operation 5381 'xor' 'xor_ln124_2214' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%or_ln124_613 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_817, i1 %tmp_417" [src/dec.c:124]   --->   Operation 5382 'bitconcatenate' 'or_ln124_613' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%or_ln124_614 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_816, i1 %tmp_417" [src/dec.c:124]   --->   Operation 5383 'bitconcatenate' 'or_ln124_614' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%or_ln124_615 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_815, i1 %tmp_417" [src/dec.c:124]   --->   Operation 5384 'bitconcatenate' 'or_ln124_615' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%or_ln124_616 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_814, i1 %tmp_417" [src/dec.c:124]   --->   Operation 5385 'bitconcatenate' 'or_ln124_616' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%trunc_ln124_303 = trunc i8 %z_87" [src/dec.c:124]   --->   Operation 5386 'trunc' 'trunc_ln124_303' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%xor_ln124_2254 = xor i4 %or_ln124_599, i4 %xor_ln124_2252" [src/dec.c:124]   --->   Operation 5387 'xor' 'xor_ln124_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%trunc_ln124_304 = trunc i8 %z_87" [src/dec.c:124]   --->   Operation 5388 'trunc' 'trunc_ln124_304' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%xor_ln124_2255 = xor i5 %or_ln124_598, i5 %xor_ln124_2251" [src/dec.c:124]   --->   Operation 5389 'xor' 'xor_ln124_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%trunc_ln124_305 = trunc i8 %z_87" [src/dec.c:124]   --->   Operation 5390 'trunc' 'trunc_ln124_305' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%xor_ln124_2256 = xor i6 %or_ln124_597, i6 %xor_ln124_2250" [src/dec.c:124]   --->   Operation 5391 'xor' 'xor_ln124_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%trunc_ln124_306 = trunc i8 %z_87" [src/dec.c:124]   --->   Operation 5392 'trunc' 'trunc_ln124_306' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%xor_ln124_2257 = xor i7 %or_ln124_596, i7 %xor_ln124_2249" [src/dec.c:124]   --->   Operation 5393 'xor' 'xor_ln124_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%xor_ln124_2260 = xor i4 %or_ln124_613, i4 %or_ln124_605" [src/dec.c:124]   --->   Operation 5394 'xor' 'xor_ln124_2260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%xor_ln124_2261 = xor i5 %or_ln124_614, i5 %or_ln124_604" [src/dec.c:124]   --->   Operation 5395 'xor' 'xor_ln124_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%xor_ln124_2262 = xor i6 %or_ln124_615, i6 %or_ln124_603" [src/dec.c:124]   --->   Operation 5396 'xor' 'xor_ln124_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%xor_ln124_2263 = xor i7 %or_ln124_616, i7 %or_ln124_602" [src/dec.c:124]   --->   Operation 5397 'xor' 'xor_ln124_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%xor_ln124_2265 = xor i7 %xor_ln124_2257, i7 %trunc_ln124_306" [src/dec.c:124]   --->   Operation 5398 'xor' 'xor_ln124_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2276)   --->   "%xor_ln124_2266 = xor i7 %xor_ln124_2263, i7 %trunc_ln134_86" [src/dec.c:124]   --->   Operation 5399 'xor' 'xor_ln124_2266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%xor_ln124_2267 = xor i6 %xor_ln124_2256, i6 %trunc_ln124_305" [src/dec.c:124]   --->   Operation 5400 'xor' 'xor_ln124_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2275)   --->   "%xor_ln124_2268 = xor i6 %xor_ln124_2262, i6 %trunc_ln134_89" [src/dec.c:124]   --->   Operation 5401 'xor' 'xor_ln124_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%xor_ln124_2269 = xor i5 %xor_ln124_2255, i5 %trunc_ln124_304" [src/dec.c:124]   --->   Operation 5402 'xor' 'xor_ln124_2269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2274)   --->   "%xor_ln124_2270 = xor i5 %xor_ln124_2261, i5 %trunc_ln134_90" [src/dec.c:124]   --->   Operation 5403 'xor' 'xor_ln124_2270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%xor_ln124_2271 = xor i4 %xor_ln124_2254, i4 %trunc_ln124_303" [src/dec.c:124]   --->   Operation 5404 'xor' 'xor_ln124_2271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2273)   --->   "%xor_ln124_2272 = xor i4 %xor_ln124_2260, i4 %trunc_ln134_91" [src/dec.c:124]   --->   Operation 5405 'xor' 'xor_ln124_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5406 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2273 = xor i4 %xor_ln124_2272, i4 %xor_ln124_2271" [src/dec.c:124]   --->   Operation 5406 'xor' 'xor_ln124_2273' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5407 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2274 = xor i5 %xor_ln124_2270, i5 %xor_ln124_2269" [src/dec.c:124]   --->   Operation 5407 'xor' 'xor_ln124_2274' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5408 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2275 = xor i6 %xor_ln124_2268, i6 %xor_ln124_2267" [src/dec.c:124]   --->   Operation 5408 'xor' 'xor_ln124_2275' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5409 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2276 = xor i7 %xor_ln124_2266, i7 %xor_ln124_2265" [src/dec.c:124]   --->   Operation 5409 'xor' 'xor_ln124_2276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5410 [1/1] (0.00ns)   --->   "%rk_addr_8 = getelementptr i8 %rk, i64 0, i64 8" [src/dec.c:289->src/dec.c:330]   --->   Operation 5410 'getelementptr' 'rk_addr_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5411 [1/1] (0.99ns)   --->   "%xor_ln124_192 = xor i8 %xor_ln124_164, i8 124" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5411 'xor' 'xor_ln124_192' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5412 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_192, i8 %rk_addr_8" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5412 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_48 : Operation 5413 [1/1] (0.00ns)   --->   "%rk_addr_9 = getelementptr i8 %rk, i64 0, i64 9" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5413 'getelementptr' 'rk_addr_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5414 [1/1] (0.99ns)   --->   "%xor_ln124_193 = xor i8 %xor_ln124_165, i8 111" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5414 'xor' 'xor_ln124_193' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5415 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_193, i8 %rk_addr_9" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5415 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_48 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_225)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_166, i32 1, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5416 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_225)   --->   "%t_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln228, i7 %lshr_ln2" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5417 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5418 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i8 %xor_ln124_166" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 5418 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_226)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_167, i32 1, i32 7" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 5419 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5420 [1/1] (0.00ns)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_167, i32 1" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 5420 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_226)   --->   "%t_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln229, i7 %lshr_ln3" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 5421 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5422 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i8 %xor_ln124_167" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 5422 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_225)   --->   "%xor_ln124_2358 = xor i8 %t_1, i8 26" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5423 'xor' 'xor_ln124_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5424 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_225 = xor i8 %xor_ln124_2358, i8 %skey_load_1" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5424 'xor' 'xor_ln124_225' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_226)   --->   "%xor_ln124_2359 = xor i8 %t_2, i8 50" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5425 'xor' 'xor_ln124_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5426 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_226 = xor i8 %xor_ln124_2359, i8 %skey_load_2" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5426 'xor' 'xor_ln124_226' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5427 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_166, i32 2, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5427 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5428 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_167, i32 2, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5428 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5429 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i8 %xor_ln124_166" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5429 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5430 [1/1] (0.00ns)   --->   "%trunc_ln229_1 = trunc i8 %xor_ln124_167" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 5430 'trunc' 'trunc_ln229_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5431 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2214, i32 6" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5431 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5432 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2276, i32 6" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5432 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_272)   --->   "%tmp_506 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_167, i32 3, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5433 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5434 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = trunc i8 %xor_ln124_166" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5434 'trunc' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_272)   --->   "%t_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln227_2, i5 %tmp_506" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5435 'bitconcatenate' 't_32' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5436 [1/1] (0.00ns)   --->   "%trunc_ln228_2 = trunc i8 %xor_ln124_167" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 5436 'trunc' 'trunc_ln228_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5437 [1/1] (0.00ns)   --->   "%tmp_512 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_166, i32 3, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5437 'partselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5438 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2213, i32 5" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5438 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5439 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2275, i32 5" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5439 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_272)   --->   "%xor_ln124_2373 = xor i8 %t_32, i8 66" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5440 'xor' 'xor_ln124_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5441 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_272 = xor i8 %xor_ln124_2373, i8 %skey_load" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5441 'xor' 'xor_ln124_272' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5442 [1/1] (0.00ns)   --->   "%trunc_ln227_3 = trunc i8 %xor_ln124_167" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 5442 'trunc' 'trunc_ln227_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5443 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_167, i32 4, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 5443 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2212, i32 4" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5444 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5445 [1/1] (0.00ns)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2274, i32 4" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5445 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5446 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2211, i32 3" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5446 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5447 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2273, i32 3" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5447 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5448 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_167, i32 3" [src/dec.c:124]   --->   Operation 5448 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5449 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_166, i32 1, i32 2" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5449 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5450 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_166, i32 7" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5450 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5451 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_166, i32 3, i32 6" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5451 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5452 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln124_2210, i32 2" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5452 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_380)   --->   "%tmp_587 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_166, i32 3, i32 5" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5453 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_380)   --->   "%t_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_587, i1 %trunc_ln227, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567, i1 %tmp_586" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5454 'bitconcatenate' 't_108' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5455 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln124_2209, i32 1" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5455 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_380)   --->   "%xor_ln124_2417 = xor i8 %t_108, i8 189" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5456 'xor' 'xor_ln124_2417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5457 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_380 = xor i8 %xor_ln124_2417, i8 %skey_load_12" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5457 'xor' 'xor_ln124_380' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5458 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_167, i32 7" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5458 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2116, i32 5" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5459 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%tmp_603 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_167, i32 4, i32 6" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5460 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_396)   --->   "%t_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_603, i1 %tmp_528, i1 %xor_ln124_2096, i1 %tmp_566, i1 %tmp_585, i1 %tmp_602" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5461 'bitconcatenate' 't_124' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2092, i32 3" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5462 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%tmp_605 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_166, i32 3, i32 4" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5463 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_397)   --->   "%t_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_605, i1 %trunc_ln227, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567, i1 %tmp_586, i1 %tmp_604" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5464 'bitconcatenate' 't_125' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5465 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_396 = xor i8 %t_124, i8 124" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5465 'xor' 'xor_ln124_396' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5466 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_397 = xor i8 %t_125, i8 115" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5466 'xor' 'xor_ln124_397' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 5467 [1/2] (2.32ns)   --->   "%ct_load_12 = load i4 %ct_addr_12" [src/dec.c:117]   --->   Operation 5467 'load' 'ct_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_48 : Operation 5468 [1/1] (0.00ns)   --->   "%ct_addr_13 = getelementptr i8 %ct, i64 0, i64 13" [src/dec.c:117]   --->   Operation 5468 'getelementptr' 'ct_addr_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5469 [2/2] (2.32ns)   --->   "%ct_load_13 = load i4 %ct_addr_13" [src/dec.c:117]   --->   Operation 5469 'load' 'ct_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 49 <SV = 48> <Delay = 5.23>
ST_49 : Operation 5470 [1/1] (0.00ns)   --->   "%or_ln134_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_856, i1 %tmp_435" [src/dec.c:134]   --->   Operation 5470 'bitconcatenate' 'or_ln134_85' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5471 [1/1] (0.00ns)   --->   "%or_ln134_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_864, i1 %tmp_439" [src/dec.c:134]   --->   Operation 5471 'bitconcatenate' 'or_ln134_86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_173)   --->   "%xor_ln124_2181 = xor i8 %xor_ln124_133, i8 %or_ln134_85" [src/dec.c:124]   --->   Operation 5472 'xor' 'xor_ln124_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_173)   --->   "%xor_ln124_2188 = xor i8 %xor_ln124_2181, i8 %z_85" [src/dec.c:124]   --->   Operation 5473 'xor' 'xor_ln124_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_173)   --->   "%xor_ln124_2189 = xor i8 %x_assign_126, i8 %or_ln134_86" [src/dec.c:124]   --->   Operation 5474 'xor' 'xor_ln124_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_173)   --->   "%xor_ln124_2196 = xor i8 %xor_ln124_2189, i8 %x_assign_127" [src/dec.c:124]   --->   Operation 5475 'xor' 'xor_ln124_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5476 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_173 = xor i8 %xor_ln124_2196, i8 %xor_ln124_2188" [src/dec.c:124]   --->   Operation 5476 'xor' 'xor_ln124_173' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_174)   --->   "%xor_ln124_2220 = xor i8 %xor_ln124_134, i8 %or_ln134_83" [src/dec.c:124]   --->   Operation 5477 'xor' 'xor_ln124_2220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_174)   --->   "%xor_ln124_2226 = xor i8 %xor_ln124_2220, i8 %z_86" [src/dec.c:124]   --->   Operation 5478 'xor' 'xor_ln124_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_174)   --->   "%xor_ln124_2227 = xor i8 %x_assign_129, i8 %or_ln134_84" [src/dec.c:124]   --->   Operation 5479 'xor' 'xor_ln124_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_174)   --->   "%xor_ln124_2233 = xor i8 %xor_ln124_2227, i8 %x_assign_124" [src/dec.c:124]   --->   Operation 5480 'xor' 'xor_ln124_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5481 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_174 = xor i8 %xor_ln124_2233, i8 %xor_ln124_2226" [src/dec.c:124]   --->   Operation 5481 'xor' 'xor_ln124_174' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_175)   --->   "%xor_ln124_2253 = xor i8 %or_ln134_85, i8 %xor_ln124_135" [src/dec.c:124]   --->   Operation 5482 'xor' 'xor_ln124_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_175)   --->   "%xor_ln124_2258 = xor i8 %xor_ln124_2253, i8 %z_87" [src/dec.c:124]   --->   Operation 5483 'xor' 'xor_ln124_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_175)   --->   "%xor_ln124_2259 = xor i8 %x_assign_124, i8 %or_ln134_86" [src/dec.c:124]   --->   Operation 5484 'xor' 'xor_ln124_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_175)   --->   "%xor_ln124_2264 = xor i8 %xor_ln124_2259, i8 %x_assign_129" [src/dec.c:124]   --->   Operation 5485 'xor' 'xor_ln124_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5486 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_175 = xor i8 %xor_ln124_2264, i8 %xor_ln124_2258" [src/dec.c:124]   --->   Operation 5486 'xor' 'xor_ln124_175' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5487 [1/1] (0.99ns)   --->   "%xor_ln124_185 = xor i8 %xor_ln124_173, i8 237" [src/dec.c:124]   --->   Operation 5487 'xor' 'xor_ln124_185' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5488 [1/1] (0.99ns)   --->   "%xor_ln124_187 = xor i8 %xor_ln124_175, i8 63" [src/dec.c:124]   --->   Operation 5488 'xor' 'xor_ln124_187' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5489 [1/1] (0.00ns)   --->   "%zext_ln174_11 = zext i8 %xor_ln124_185" [src/dec.c:174->src/dec.c:195]   --->   Operation 5489 'zext' 'zext_ln174_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5490 [1/1] (0.00ns)   --->   "%clefia_s0_addr_46 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_11" [src/dec.c:174->src/dec.c:195]   --->   Operation 5490 'getelementptr' 'clefia_s0_addr_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5491 [2/2] (3.25ns)   --->   "%z_93 = load i8 %clefia_s0_addr_46" [src/dec.c:174->src/dec.c:195]   --->   Operation 5491 'load' 'z_93' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5492 [1/1] (0.00ns)   --->   "%zext_ln176_11 = zext i8 %xor_ln124_187" [src/dec.c:176->src/dec.c:195]   --->   Operation 5492 'zext' 'zext_ln176_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5493 [1/1] (0.00ns)   --->   "%clefia_s0_addr_47 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_11" [src/dec.c:176->src/dec.c:195]   --->   Operation 5493 'getelementptr' 'clefia_s0_addr_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5494 [2/2] (3.25ns)   --->   "%z_95 = load i8 %clefia_s0_addr_47" [src/dec.c:176->src/dec.c:195]   --->   Operation 5494 'load' 'z_95' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5495 [1/1] (0.00ns)   --->   "%rk_addr_10 = getelementptr i8 %rk, i64 0, i64 10" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5495 'getelementptr' 'rk_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5496 [1/1] (0.99ns)   --->   "%xor_ln124_194 = xor i8 %xor_ln124_166, i8 104" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5496 'xor' 'xor_ln124_194' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5497 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_194, i8 %rk_addr_10" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5497 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_49 : Operation 5498 [1/1] (0.00ns)   --->   "%rk_addr_11 = getelementptr i8 %rk, i64 0, i64 11" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5498 'getelementptr' 'rk_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5499 [1/1] (0.99ns)   --->   "%xor_ln124_195 = xor i8 %xor_ln124_167, i8 226" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5499 'xor' 'xor_ln124_195' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5500 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_195, i8 %rk_addr_11" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5500 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_49 : Operation 5501 [1/1] (0.00ns)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_173, i32 7" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 5501 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5502 [1/1] (0.00ns)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_174, i32 7" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5502 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_234)   --->   "%trunc_ln238 = trunc i8 %xor_ln124_173" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5503 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_234)   --->   "%t_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln238, i1 %tmp_483" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 5504 'bitconcatenate' 't_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5505 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_175, i32 7" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5505 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_235)   --->   "%trunc_ln239 = trunc i8 %xor_ln124_174" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5506 'trunc' 'trunc_ln239' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_235)   --->   "%t_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln239, i1 %tmp_484" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5507 'bitconcatenate' 't_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_234)   --->   "%xor_ln124_2367 = xor i8 %t_10, i8 177" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5508 'xor' 'xor_ln124_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5509 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_234 = xor i8 %xor_ln124_2367, i8 %skey_load_10" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5509 'xor' 'xor_ln124_234' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_235)   --->   "%xor_ln124_2368 = xor i8 %t_11, i8 52" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5510 'xor' 'xor_ln124_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5511 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_235 = xor i8 %xor_ln124_2368, i8 %skey_load_11" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5511 'xor' 'xor_ln124_235' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5512 [1/1] (0.00ns)   --->   "%trunc_ln239_1 = trunc i8 %xor_ln124_173" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 5512 'trunc' 'trunc_ln239_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5513 [1/1] (0.00ns)   --->   "%trunc_ln240_1 = trunc i8 %xor_ln124_174" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5513 'trunc' 'trunc_ln240_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5514 [1/1] (0.00ns)   --->   "%trunc_ln241_1 = trunc i8 %xor_ln124_175" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5514 'trunc' 'trunc_ln241_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_284)   --->   "%trunc_ln240_2 = trunc i8 %xor_ln124_173" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5515 'trunc' 'trunc_ln240_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_284)   --->   "%t_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln240_2, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5516 'bitconcatenate' 't_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%trunc_ln241_2 = trunc i8 %xor_ln124_174" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5517 'trunc' 'trunc_ln241_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%t_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln241_2, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5518 'bitconcatenate' 't_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_284)   --->   "%xor_ln124_2385 = xor i8 %t_44, i8 161" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5519 'xor' 'xor_ln124_2385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5520 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_284 = xor i8 %xor_ln124_2385, i8 %skey_load_12" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5520 'xor' 'xor_ln124_284' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%xor_ln124_2386 = xor i8 %t_45, i8 57" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5521 'xor' 'xor_ln124_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5522 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_285 = xor i8 %xor_ln124_2386, i8 %skey_load_13" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5522 'xor' 'xor_ln124_285' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5523 [1/1] (0.00ns)   --->   "%trunc_ln241_3 = trunc i8 %xor_ln124_173" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5523 'trunc' 'trunc_ln241_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5524 [1/1] (0.00ns)   --->   "%trunc_ln242_3 = trunc i8 %xor_ln124_174" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5524 'trunc' 'trunc_ln242_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5525 [1/1] (0.00ns)   --->   "%trunc_ln243_4 = trunc i8 %xor_ln124_175" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5525 'trunc' 'trunc_ln243_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5526 [1/1] (0.00ns)   --->   "%trunc_ln234_4 = trunc i8 %xor_ln124_175" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5526 'trunc' 'trunc_ln234_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_334)   --->   "%trunc_ln242_4 = trunc i8 %xor_ln124_173" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5527 'trunc' 'trunc_ln242_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_334)   --->   "%t_78 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln242_4, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5528 'bitconcatenate' 't_78' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_335)   --->   "%trunc_ln243_5 = trunc i8 %xor_ln124_174" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5529 'trunc' 'trunc_ln243_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_335)   --->   "%t_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln243_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537, i1 %tmp_555" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5530 'bitconcatenate' 't_79' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_334)   --->   "%xor_ln124_2403 = xor i8 %t_78, i8 52" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5531 'xor' 'xor_ln124_2403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5532 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_334 = xor i8 %xor_ln124_2403, i8 %skey_load_14" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5532 'xor' 'xor_ln124_334' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_335)   --->   "%xor_ln124_2404 = xor i8 %t_79, i8 201" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5533 'xor' 'xor_ln124_2404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5534 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_335 = xor i8 %xor_ln124_2404, i8 %skey_load_15" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5534 'xor' 'xor_ln124_335' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5535 [1/1] (0.00ns)   --->   "%trunc_ln234_5 = trunc i8 %xor_ln124_174" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5535 'trunc' 'trunc_ln234_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5536 [1/1] (0.00ns)   --->   "%trunc_ln243_6 = trunc i8 %xor_ln124_173" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5536 'trunc' 'trunc_ln243_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_375)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_175, i32 3" [src/dec.c:124]   --->   Operation 5537 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5538 [1/1] (0.00ns)   --->   "%trunc_ln234_6 = trunc i8 %xor_ln124_173" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5538 'trunc' 'trunc_ln234_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_375)   --->   "%t_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_581, i1 %trunc_ln234_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554, i1 %tmp_574" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5539 'bitconcatenate' 't_103' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_375)   --->   "%xor_ln124_2412 = xor i8 %t_103, i8 205" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5540 'xor' 'xor_ln124_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5541 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_375 = xor i8 %xor_ln124_2412, i8 %skey_load_7" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 5541 'xor' 'xor_ln124_375' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5542 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_175, i32 3, i32 4" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 5542 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5543 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_174, i32 2" [src/dec.c:124]   --->   Operation 5543 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5544 [1/2] (2.32ns)   --->   "%ct_load_13 = load i4 %ct_addr_13" [src/dec.c:117]   --->   Operation 5544 'load' 'ct_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 5545 [1/1] (0.00ns)   --->   "%ct_addr_14 = getelementptr i8 %ct, i64 0, i64 14" [src/dec.c:117]   --->   Operation 5545 'getelementptr' 'ct_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5546 [2/2] (2.32ns)   --->   "%ct_load_14 = load i4 %ct_addr_14" [src/dec.c:117]   --->   Operation 5546 'load' 'ct_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_49 : Operation 5547 [1/1] (0.99ns)   --->   "%xor_ln124_416 = xor i8 %ct_load_8, i8 %xor_ln124_396" [src/dec.c:124]   --->   Operation 5547 'xor' 'xor_ln124_416' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5548 [1/1] (0.99ns)   --->   "%xor_ln124_417 = xor i8 %ct_load_9, i8 %xor_ln124_397" [src/dec.c:124]   --->   Operation 5548 'xor' 'xor_ln124_417' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5549 [1/1] (0.99ns)   --->   "%xor_ln124_418 = xor i8 %ct_load_10, i8 %xor_ln124_398" [src/dec.c:124]   --->   Operation 5549 'xor' 'xor_ln124_418' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5550 [1/1] (0.99ns)   --->   "%xor_ln124_419 = xor i8 %ct_load_11, i8 %xor_ln124_399" [src/dec.c:124]   --->   Operation 5550 'xor' 'xor_ln124_419' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 5551 [1/1] (0.00ns)   --->   "%zext_ln173_12 = zext i8 %xor_ln124_416" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5551 'zext' 'zext_ln173_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5552 [1/1] (0.00ns)   --->   "%clefia_s1_addr_50 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_12" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5552 'getelementptr' 'clefia_s1_addr_50' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5553 [2/2] (3.25ns)   --->   "%z_100 = load i8 %clefia_s1_addr_50" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5553 'load' 'z_100' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5554 [1/1] (0.00ns)   --->   "%zext_ln174_12 = zext i8 %xor_ln124_417" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5554 'zext' 'zext_ln174_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5555 [1/1] (0.00ns)   --->   "%clefia_s0_addr_50 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_12" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5555 'getelementptr' 'clefia_s0_addr_50' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5556 [2/2] (3.25ns)   --->   "%z_101 = load i8 %clefia_s0_addr_50" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5556 'load' 'z_101' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5557 [1/1] (0.00ns)   --->   "%zext_ln175_12 = zext i8 %xor_ln124_418" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5557 'zext' 'zext_ln175_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5558 [1/1] (0.00ns)   --->   "%clefia_s1_addr_51 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_12" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5558 'getelementptr' 'clefia_s1_addr_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5559 [2/2] (3.25ns)   --->   "%z_102 = load i8 %clefia_s1_addr_51" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5559 'load' 'z_102' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 5560 [1/1] (0.00ns)   --->   "%zext_ln176_12 = zext i8 %xor_ln124_419" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5560 'zext' 'zext_ln176_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5561 [1/1] (0.00ns)   --->   "%clefia_s0_addr_51 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_12" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5561 'getelementptr' 'clefia_s0_addr_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5562 [2/2] (3.25ns)   --->   "%z_103 = load i8 %clefia_s0_addr_51" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5562 'load' 'z_103' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 50 <SV = 49> <Delay = 6.99>
ST_50 : Operation 5563 [1/1] (0.99ns)   --->   "%xor_ln124_176 = xor i8 %xor_ln124_164, i8 136" [src/dec.c:124]   --->   Operation 5563 'xor' 'xor_ln124_176' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5564 [1/1] (0.99ns)   --->   "%xor_ln124_177 = xor i8 %xor_ln124_165, i8 204" [src/dec.c:124]   --->   Operation 5564 'xor' 'xor_ln124_177' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5565 [1/1] (0.99ns)   --->   "%xor_ln124_178 = xor i8 %xor_ln124_166, i8 129" [src/dec.c:124]   --->   Operation 5565 'xor' 'xor_ln124_178' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5566 [1/1] (0.99ns)   --->   "%xor_ln124_179 = xor i8 %xor_ln124_167, i8 165" [src/dec.c:124]   --->   Operation 5566 'xor' 'xor_ln124_179' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5567 [1/1] (0.00ns)   --->   "%zext_ln150_11 = zext i8 %xor_ln124_176" [src/dec.c:150->src/dec.c:194]   --->   Operation 5567 'zext' 'zext_ln150_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5568 [1/1] (0.00ns)   --->   "%clefia_s0_addr_44 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_11" [src/dec.c:150->src/dec.c:194]   --->   Operation 5568 'getelementptr' 'clefia_s0_addr_44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5569 [2/2] (3.25ns)   --->   "%z_88 = load i8 %clefia_s0_addr_44" [src/dec.c:150->src/dec.c:194]   --->   Operation 5569 'load' 'z_88' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5570 [1/1] (0.00ns)   --->   "%zext_ln151_11 = zext i8 %xor_ln124_177" [src/dec.c:151->src/dec.c:194]   --->   Operation 5570 'zext' 'zext_ln151_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5571 [1/1] (0.00ns)   --->   "%clefia_s1_addr_44 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_11" [src/dec.c:151->src/dec.c:194]   --->   Operation 5571 'getelementptr' 'clefia_s1_addr_44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5572 [2/2] (3.25ns)   --->   "%z_89 = load i8 %clefia_s1_addr_44" [src/dec.c:151->src/dec.c:194]   --->   Operation 5572 'load' 'z_89' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5573 [1/1] (0.00ns)   --->   "%zext_ln152_11 = zext i8 %xor_ln124_178" [src/dec.c:152->src/dec.c:194]   --->   Operation 5573 'zext' 'zext_ln152_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5574 [1/1] (0.00ns)   --->   "%clefia_s0_addr_45 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_11" [src/dec.c:152->src/dec.c:194]   --->   Operation 5574 'getelementptr' 'clefia_s0_addr_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5575 [2/2] (3.25ns)   --->   "%z_90 = load i8 %clefia_s0_addr_45" [src/dec.c:152->src/dec.c:194]   --->   Operation 5575 'load' 'z_90' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5576 [1/1] (0.00ns)   --->   "%zext_ln153_11 = zext i8 %xor_ln124_179" [src/dec.c:153->src/dec.c:194]   --->   Operation 5576 'zext' 'zext_ln153_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5577 [1/1] (0.00ns)   --->   "%clefia_s1_addr_45 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_11" [src/dec.c:153->src/dec.c:194]   --->   Operation 5577 'getelementptr' 'clefia_s1_addr_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5578 [2/2] (3.25ns)   --->   "%z_91 = load i8 %clefia_s1_addr_45" [src/dec.c:153->src/dec.c:194]   --->   Operation 5578 'load' 'z_91' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5579 [1/1] (0.99ns)   --->   "%xor_ln124_184 = xor i8 %xor_ln124_172, i8 228" [src/dec.c:124]   --->   Operation 5579 'xor' 'xor_ln124_184' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5580 [1/1] (0.99ns)   --->   "%xor_ln124_186 = xor i8 %xor_ln124_174, i8 45" [src/dec.c:124]   --->   Operation 5580 'xor' 'xor_ln124_186' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5581 [1/1] (0.00ns)   --->   "%zext_ln173_11 = zext i8 %xor_ln124_184" [src/dec.c:173->src/dec.c:195]   --->   Operation 5581 'zext' 'zext_ln173_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5582 [1/1] (0.00ns)   --->   "%clefia_s1_addr_46 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_11" [src/dec.c:173->src/dec.c:195]   --->   Operation 5582 'getelementptr' 'clefia_s1_addr_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5583 [2/2] (3.25ns)   --->   "%z_92 = load i8 %clefia_s1_addr_46" [src/dec.c:173->src/dec.c:195]   --->   Operation 5583 'load' 'z_92' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5584 [1/2] (3.25ns)   --->   "%z_93 = load i8 %clefia_s0_addr_46" [src/dec.c:174->src/dec.c:195]   --->   Operation 5584 'load' 'z_93' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5585 [1/1] (0.00ns)   --->   "%zext_ln175_11 = zext i8 %xor_ln124_186" [src/dec.c:175->src/dec.c:195]   --->   Operation 5585 'zext' 'zext_ln175_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5586 [1/1] (0.00ns)   --->   "%clefia_s1_addr_47 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_11" [src/dec.c:175->src/dec.c:195]   --->   Operation 5586 'getelementptr' 'clefia_s1_addr_47' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5587 [2/2] (3.25ns)   --->   "%z_94 = load i8 %clefia_s1_addr_47" [src/dec.c:175->src/dec.c:195]   --->   Operation 5587 'load' 'z_94' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5588 [1/2] (3.25ns)   --->   "%z_95 = load i8 %clefia_s0_addr_47" [src/dec.c:176->src/dec.c:195]   --->   Operation 5588 'load' 'z_95' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5589 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_228)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_93, i32 7" [src/dec.c:131]   --->   Operation 5589 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5590 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_228)   --->   "%xor_ln132_228 = xor i8 %z_93, i8 14" [src/dec.c:132]   --->   Operation 5590 'xor' 'xor_ln132_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_228 = select i1 %tmp_456, i8 %xor_ln132_228, i8 %z_93" [src/dec.c:131]   --->   Operation 5591 'select' 'select_ln131_228' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5592 [1/1] (0.00ns)   --->   "%trunc_ln134_883 = trunc i8 %select_ln131_228" [src/dec.c:134]   --->   Operation 5592 'trunc' 'trunc_ln134_883' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5593 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_228, i32 7" [src/dec.c:134]   --->   Operation 5593 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5594 [1/1] (0.00ns)   --->   "%trunc_ln134_884 = trunc i8 %select_ln131_228" [src/dec.c:134]   --->   Operation 5594 'trunc' 'trunc_ln134_884' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5595 [1/1] (0.00ns)   --->   "%x_assign_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_883, i1 %tmp_457" [src/dec.c:134]   --->   Operation 5595 'bitconcatenate' 'x_assign_136' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_229)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_228, i32 6" [src/dec.c:131]   --->   Operation 5596 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_229)   --->   "%xor_ln132_229 = xor i8 %x_assign_136, i8 14" [src/dec.c:132]   --->   Operation 5597 'xor' 'xor_ln132_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5598 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_229 = select i1 %tmp_458, i8 %xor_ln132_229, i8 %x_assign_136" [src/dec.c:131]   --->   Operation 5598 'select' 'select_ln131_229' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5599 [1/1] (0.00ns)   --->   "%trunc_ln134_885 = trunc i8 %select_ln131_229" [src/dec.c:134]   --->   Operation 5599 'trunc' 'trunc_ln134_885' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5600 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_229, i32 7" [src/dec.c:134]   --->   Operation 5600 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5601 [1/1] (0.00ns)   --->   "%x_assign_137 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_885, i1 %tmp_459" [src/dec.c:134]   --->   Operation 5601 'bitconcatenate' 'x_assign_137' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_230)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_229, i32 6" [src/dec.c:131]   --->   Operation 5602 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_230)   --->   "%xor_ln132_230 = xor i8 %x_assign_137, i8 14" [src/dec.c:132]   --->   Operation 5603 'xor' 'xor_ln132_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5604 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_230 = select i1 %tmp_460, i8 %xor_ln132_230, i8 %x_assign_137" [src/dec.c:131]   --->   Operation 5604 'select' 'select_ln131_230' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5605 [1/1] (0.00ns)   --->   "%trunc_ln134_886 = trunc i8 %select_ln131_230" [src/dec.c:134]   --->   Operation 5605 'trunc' 'trunc_ln134_886' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5606 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_230, i32 7" [src/dec.c:134]   --->   Operation 5606 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5607 [1/1] (0.00ns)   --->   "%trunc_ln134_887 = trunc i8 %select_ln131_230" [src/dec.c:134]   --->   Operation 5607 'trunc' 'trunc_ln134_887' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_232)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_95, i32 7" [src/dec.c:131]   --->   Operation 5608 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_232)   --->   "%xor_ln132_232 = xor i8 %z_95, i8 14" [src/dec.c:132]   --->   Operation 5609 'xor' 'xor_ln132_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5610 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_232 = select i1 %tmp_464, i8 %xor_ln132_232, i8 %z_95" [src/dec.c:131]   --->   Operation 5610 'select' 'select_ln131_232' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5611 [1/1] (0.00ns)   --->   "%trunc_ln134_894 = trunc i8 %select_ln131_232" [src/dec.c:134]   --->   Operation 5611 'trunc' 'trunc_ln134_894' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5612 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_232, i32 7" [src/dec.c:134]   --->   Operation 5612 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5613 [1/1] (0.00ns)   --->   "%trunc_ln134_895 = trunc i8 %select_ln131_232" [src/dec.c:134]   --->   Operation 5613 'trunc' 'trunc_ln134_895' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5614 [1/1] (0.00ns)   --->   "%trunc_ln134_896 = trunc i8 %select_ln131_232" [src/dec.c:134]   --->   Operation 5614 'trunc' 'trunc_ln134_896' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5615 [1/1] (0.00ns)   --->   "%x_assign_139 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_894, i1 %tmp_465" [src/dec.c:134]   --->   Operation 5615 'bitconcatenate' 'x_assign_139' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_233)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_232, i32 6" [src/dec.c:131]   --->   Operation 5616 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_233)   --->   "%xor_ln132_233 = xor i8 %x_assign_139, i8 14" [src/dec.c:132]   --->   Operation 5617 'xor' 'xor_ln132_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5618 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_233 = select i1 %tmp_466, i8 %xor_ln132_233, i8 %x_assign_139" [src/dec.c:131]   --->   Operation 5618 'select' 'select_ln131_233' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5619 [1/1] (0.00ns)   --->   "%trunc_ln134_898 = trunc i8 %select_ln131_233" [src/dec.c:134]   --->   Operation 5619 'trunc' 'trunc_ln134_898' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5620 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_233, i32 7" [src/dec.c:134]   --->   Operation 5620 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5621 [1/1] (0.00ns)   --->   "%x_assign_140 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_898, i1 %tmp_467" [src/dec.c:134]   --->   Operation 5621 'bitconcatenate' 'x_assign_140' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_234)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_233, i32 6" [src/dec.c:131]   --->   Operation 5622 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_234)   --->   "%xor_ln132_234 = xor i8 %x_assign_140, i8 14" [src/dec.c:132]   --->   Operation 5623 'xor' 'xor_ln132_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5624 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_234 = select i1 %tmp_468, i8 %xor_ln132_234, i8 %x_assign_140" [src/dec.c:131]   --->   Operation 5624 'select' 'select_ln131_234' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5625 [1/1] (0.00ns)   --->   "%trunc_ln134_899 = trunc i8 %select_ln131_234" [src/dec.c:134]   --->   Operation 5625 'trunc' 'trunc_ln134_899' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5626 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_234, i32 7" [src/dec.c:134]   --->   Operation 5626 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5627 [1/1] (0.00ns)   --->   "%trunc_ln134_900 = trunc i8 %select_ln131_234" [src/dec.c:134]   --->   Operation 5627 'trunc' 'trunc_ln134_900' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5628 [1/1] (0.00ns)   --->   "%rk_addr_16 = getelementptr i8 %rk, i64 0, i64 16" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5628 'getelementptr' 'rk_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5629 [1/1] (0.99ns)   --->   "%xor_ln124_200 = xor i8 %xor_ln124_172, i8 210" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5629 'xor' 'xor_ln124_200' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5630 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_200, i8 %rk_addr_16" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5630 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_50 : Operation 5631 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i8 %rk, i64 0, i64 17" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5631 'getelementptr' 'rk_addr_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5632 [1/1] (0.99ns)   --->   "%xor_ln124_201 = xor i8 %xor_ln124_173, i8 38" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5632 'xor' 'xor_ln124_201' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5633 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_201, i8 %rk_addr_17" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5633 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_50 : Operation 5634 [1/2] (2.32ns)   --->   "%ct_load_14 = load i4 %ct_addr_14" [src/dec.c:117]   --->   Operation 5634 'load' 'ct_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 5635 [1/1] (0.00ns)   --->   "%ct_addr_15 = getelementptr i8 %ct, i64 0, i64 15" [src/dec.c:117]   --->   Operation 5635 'getelementptr' 'ct_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5636 [2/2] (2.32ns)   --->   "%ct_load_15 = load i4 %ct_addr_15" [src/dec.c:117]   --->   Operation 5636 'load' 'ct_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_50 : Operation 5637 [1/2] (3.25ns)   --->   "%z_100 = load i8 %clefia_s1_addr_50" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5637 'load' 'z_100' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5638 [1/2] (3.25ns)   --->   "%z_101 = load i8 %clefia_s0_addr_50" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5638 'load' 'z_101' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5639 [1/2] (3.25ns)   --->   "%z_102 = load i8 %clefia_s1_addr_51" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5639 'load' 'z_102' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5640 [1/2] (3.25ns)   --->   "%z_103 = load i8 %clefia_s0_addr_51" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 5640 'load' 'z_103' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_248)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_101, i32 7" [src/dec.c:131]   --->   Operation 5641 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_248)   --->   "%xor_ln132_248 = xor i8 %z_101, i8 14" [src/dec.c:132]   --->   Operation 5642 'xor' 'xor_ln132_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5643 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_248 = select i1 %tmp_624, i8 %xor_ln132_248, i8 %z_101" [src/dec.c:131]   --->   Operation 5643 'select' 'select_ln131_248' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5644 [1/1] (0.00ns)   --->   "%trunc_ln134_921 = trunc i8 %select_ln131_248" [src/dec.c:134]   --->   Operation 5644 'trunc' 'trunc_ln134_921' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_248, i32 7" [src/dec.c:134]   --->   Operation 5645 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5646 [1/1] (0.00ns)   --->   "%x_assign_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_921, i1 %tmp_625" [src/dec.c:134]   --->   Operation 5646 'bitconcatenate' 'x_assign_148' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_249)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_248, i32 6" [src/dec.c:131]   --->   Operation 5647 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_249)   --->   "%xor_ln132_249 = xor i8 %x_assign_148, i8 14" [src/dec.c:132]   --->   Operation 5648 'xor' 'xor_ln132_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5649 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_249 = select i1 %tmp_626, i8 %xor_ln132_249, i8 %x_assign_148" [src/dec.c:131]   --->   Operation 5649 'select' 'select_ln131_249' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5650 [1/1] (0.00ns)   --->   "%trunc_ln134_922 = trunc i8 %select_ln131_249" [src/dec.c:134]   --->   Operation 5650 'trunc' 'trunc_ln134_922' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5651 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_249, i32 7" [src/dec.c:134]   --->   Operation 5651 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5652 [1/1] (0.00ns)   --->   "%x_assign_149 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_922, i1 %tmp_627" [src/dec.c:134]   --->   Operation 5652 'bitconcatenate' 'x_assign_149' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5653 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_250)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_249, i32 6" [src/dec.c:131]   --->   Operation 5653 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_250)   --->   "%xor_ln132_250 = xor i8 %x_assign_149, i8 14" [src/dec.c:132]   --->   Operation 5654 'xor' 'xor_ln132_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5655 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_250 = select i1 %tmp_628, i8 %xor_ln132_250, i8 %x_assign_149" [src/dec.c:131]   --->   Operation 5655 'select' 'select_ln131_250' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5656 [1/1] (0.00ns)   --->   "%trunc_ln134_923 = trunc i8 %select_ln131_250" [src/dec.c:134]   --->   Operation 5656 'trunc' 'trunc_ln134_923' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5657 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_250, i32 7" [src/dec.c:134]   --->   Operation 5657 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_251)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_102, i32 7" [src/dec.c:131]   --->   Operation 5658 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_251)   --->   "%xor_ln132_251 = xor i8 %z_102, i8 14" [src/dec.c:132]   --->   Operation 5659 'xor' 'xor_ln132_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5660 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_251 = select i1 %tmp_630, i8 %xor_ln132_251, i8 %z_102" [src/dec.c:131]   --->   Operation 5660 'select' 'select_ln131_251' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5661 [1/1] (0.00ns)   --->   "%trunc_ln134_924 = trunc i8 %select_ln131_251" [src/dec.c:134]   --->   Operation 5661 'trunc' 'trunc_ln134_924' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5662 [1/1] (0.00ns)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_251, i32 7" [src/dec.c:134]   --->   Operation 5662 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5663 [1/1] (0.00ns)   --->   "%x_assign_150 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_924, i1 %tmp_631" [src/dec.c:134]   --->   Operation 5663 'bitconcatenate' 'x_assign_150' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_252)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_103, i32 7" [src/dec.c:131]   --->   Operation 5664 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_252)   --->   "%xor_ln132_252 = xor i8 %z_103, i8 14" [src/dec.c:132]   --->   Operation 5665 'xor' 'xor_ln132_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5666 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_252 = select i1 %tmp_632, i8 %xor_ln132_252, i8 %z_103" [src/dec.c:131]   --->   Operation 5666 'select' 'select_ln131_252' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5667 [1/1] (0.00ns)   --->   "%trunc_ln134_925 = trunc i8 %select_ln131_252" [src/dec.c:134]   --->   Operation 5667 'trunc' 'trunc_ln134_925' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5668 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_252, i32 7" [src/dec.c:134]   --->   Operation 5668 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5669 [1/1] (0.00ns)   --->   "%x_assign_151 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_925, i1 %tmp_633" [src/dec.c:134]   --->   Operation 5669 'bitconcatenate' 'x_assign_151' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_253)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_252, i32 6" [src/dec.c:131]   --->   Operation 5670 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_253)   --->   "%xor_ln132_253 = xor i8 %x_assign_151, i8 14" [src/dec.c:132]   --->   Operation 5671 'xor' 'xor_ln132_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5672 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_253 = select i1 %tmp_634, i8 %xor_ln132_253, i8 %x_assign_151" [src/dec.c:131]   --->   Operation 5672 'select' 'select_ln131_253' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5673 [1/1] (0.00ns)   --->   "%trunc_ln134_926 = trunc i8 %select_ln131_253" [src/dec.c:134]   --->   Operation 5673 'trunc' 'trunc_ln134_926' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5674 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_253, i32 7" [src/dec.c:134]   --->   Operation 5674 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5675 [1/1] (0.00ns)   --->   "%x_assign_152 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_926, i1 %tmp_635" [src/dec.c:134]   --->   Operation 5675 'bitconcatenate' 'x_assign_152' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_254)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_253, i32 6" [src/dec.c:131]   --->   Operation 5676 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_254)   --->   "%xor_ln132_254 = xor i8 %x_assign_152, i8 14" [src/dec.c:132]   --->   Operation 5677 'xor' 'xor_ln132_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5678 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_254 = select i1 %tmp_636, i8 %xor_ln132_254, i8 %x_assign_152" [src/dec.c:131]   --->   Operation 5678 'select' 'select_ln131_254' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5679 [1/1] (0.00ns)   --->   "%trunc_ln134_927 = trunc i8 %select_ln131_254" [src/dec.c:134]   --->   Operation 5679 'trunc' 'trunc_ln134_927' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5680 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_254, i32 7" [src/dec.c:134]   --->   Operation 5680 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_255)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_100, i32 7" [src/dec.c:131]   --->   Operation 5681 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_255)   --->   "%xor_ln132_255 = xor i8 %z_100, i8 14" [src/dec.c:132]   --->   Operation 5682 'xor' 'xor_ln132_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5683 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_255 = select i1 %tmp_638, i8 %xor_ln132_255, i8 %z_100" [src/dec.c:131]   --->   Operation 5683 'select' 'select_ln131_255' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5684 [1/1] (0.00ns)   --->   "%trunc_ln134_928 = trunc i8 %select_ln131_255" [src/dec.c:134]   --->   Operation 5684 'trunc' 'trunc_ln134_928' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5685 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_255, i32 7" [src/dec.c:134]   --->   Operation 5685 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5686 [1/1] (0.00ns)   --->   "%x_assign_153 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_928, i1 %tmp_639" [src/dec.c:134]   --->   Operation 5686 'bitconcatenate' 'x_assign_153' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_256)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_255, i32 6" [src/dec.c:131]   --->   Operation 5687 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_256)   --->   "%xor_ln132_256 = xor i8 %x_assign_153, i8 14" [src/dec.c:132]   --->   Operation 5688 'xor' 'xor_ln132_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5689 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_256 = select i1 %tmp_640, i8 %xor_ln132_256, i8 %x_assign_153" [src/dec.c:131]   --->   Operation 5689 'select' 'select_ln131_256' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5690 [1/1] (0.00ns)   --->   "%trunc_ln134_929 = trunc i8 %select_ln131_256" [src/dec.c:134]   --->   Operation 5690 'trunc' 'trunc_ln134_929' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5691 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_256, i32 7" [src/dec.c:134]   --->   Operation 5691 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5692 [1/1] (0.00ns)   --->   "%x_assign_154 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_929, i1 %tmp_641" [src/dec.c:134]   --->   Operation 5692 'bitconcatenate' 'x_assign_154' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_257)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_256, i32 6" [src/dec.c:131]   --->   Operation 5693 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_257)   --->   "%xor_ln132_257 = xor i8 %x_assign_154, i8 14" [src/dec.c:132]   --->   Operation 5694 'xor' 'xor_ln132_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5695 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_257 = select i1 %tmp_642, i8 %xor_ln132_257, i8 %x_assign_154" [src/dec.c:131]   --->   Operation 5695 'select' 'select_ln131_257' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5696 [1/1] (0.00ns)   --->   "%trunc_ln134_930 = trunc i8 %select_ln131_257" [src/dec.c:134]   --->   Operation 5696 'trunc' 'trunc_ln134_930' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5697 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_257, i32 7" [src/dec.c:134]   --->   Operation 5697 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_258)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_251, i32 6" [src/dec.c:131]   --->   Operation 5698 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_258)   --->   "%xor_ln132_258 = xor i8 %x_assign_150, i8 14" [src/dec.c:132]   --->   Operation 5699 'xor' 'xor_ln132_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5700 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_258 = select i1 %tmp_644, i8 %xor_ln132_258, i8 %x_assign_150" [src/dec.c:131]   --->   Operation 5700 'select' 'select_ln131_258' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5701 [1/1] (0.00ns)   --->   "%trunc_ln134_931 = trunc i8 %select_ln131_258" [src/dec.c:134]   --->   Operation 5701 'trunc' 'trunc_ln134_931' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5702 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_258, i32 7" [src/dec.c:134]   --->   Operation 5702 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5703 [1/1] (0.00ns)   --->   "%x_assign_155 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_931, i1 %tmp_645" [src/dec.c:134]   --->   Operation 5703 'bitconcatenate' 'x_assign_155' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_259)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_258, i32 6" [src/dec.c:131]   --->   Operation 5704 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_259)   --->   "%xor_ln132_259 = xor i8 %x_assign_155, i8 14" [src/dec.c:132]   --->   Operation 5705 'xor' 'xor_ln132_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5706 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_259 = select i1 %tmp_646, i8 %xor_ln132_259, i8 %x_assign_155" [src/dec.c:131]   --->   Operation 5706 'select' 'select_ln131_259' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 5707 [1/1] (0.00ns)   --->   "%trunc_ln134_932 = trunc i8 %select_ln131_259" [src/dec.c:134]   --->   Operation 5707 'trunc' 'trunc_ln134_932' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5708 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_259, i32 7" [src/dec.c:134]   --->   Operation 5708 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2442)   --->   "%xor_ln124_2441 = xor i8 %ct_load_12, i8 %skey_load_20" [src/dec.c:124]   --->   Operation 5709 'xor' 'xor_ln124_2441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5710 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2442 = xor i8 %xor_ln124_2441, i8 %z_100" [src/dec.c:124]   --->   Operation 5710 'xor' 'xor_ln124_2442' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2447)   --->   "%xor_ln124_2446 = xor i8 %ct_load_13, i8 %skey_load_13" [src/dec.c:124]   --->   Operation 5711 'xor' 'xor_ln124_2446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5712 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2447 = xor i8 %xor_ln124_2446, i8 %z_101" [src/dec.c:124]   --->   Operation 5712 'xor' 'xor_ln124_2447' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2452)   --->   "%xor_ln124_2451 = xor i8 %ct_load_14, i8 %skey_load_14" [src/dec.c:124]   --->   Operation 5713 'xor' 'xor_ln124_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 5714 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2452 = xor i8 %xor_ln124_2451, i8 %z_102" [src/dec.c:124]   --->   Operation 5714 'xor' 'xor_ln124_2452' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.99>
ST_51 : Operation 5715 [1/2] (3.25ns)   --->   "%z_88 = load i8 %clefia_s0_addr_44" [src/dec.c:150->src/dec.c:194]   --->   Operation 5715 'load' 'z_88' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5716 [1/2] (3.25ns)   --->   "%z_89 = load i8 %clefia_s1_addr_44" [src/dec.c:151->src/dec.c:194]   --->   Operation 5716 'load' 'z_89' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5717 [1/2] (3.25ns)   --->   "%z_90 = load i8 %clefia_s0_addr_45" [src/dec.c:152->src/dec.c:194]   --->   Operation 5717 'load' 'z_90' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5718 [1/2] (3.25ns)   --->   "%z_91 = load i8 %clefia_s1_addr_45" [src/dec.c:153->src/dec.c:194]   --->   Operation 5718 'load' 'z_91' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_220)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_89, i32 7" [src/dec.c:131]   --->   Operation 5719 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_220)   --->   "%xor_ln132_220 = xor i8 %z_89, i8 14" [src/dec.c:132]   --->   Operation 5720 'xor' 'xor_ln132_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5721 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_220 = select i1 %tmp_440, i8 %xor_ln132_220, i8 %z_89" [src/dec.c:131]   --->   Operation 5721 'select' 'select_ln131_220' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5722 [1/1] (0.00ns)   --->   "%trunc_ln134_871 = trunc i8 %select_ln131_220" [src/dec.c:134]   --->   Operation 5722 'trunc' 'trunc_ln134_871' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5723 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_220, i32 7" [src/dec.c:134]   --->   Operation 5723 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5724 [1/1] (0.00ns)   --->   "%x_assign_132 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_871, i1 %tmp_441" [src/dec.c:134]   --->   Operation 5724 'bitconcatenate' 'x_assign_132' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_221)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_90, i32 7" [src/dec.c:131]   --->   Operation 5725 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_221)   --->   "%xor_ln132_221 = xor i8 %z_90, i8 14" [src/dec.c:132]   --->   Operation 5726 'xor' 'xor_ln132_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5727 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_221 = select i1 %tmp_442, i8 %xor_ln132_221, i8 %z_90" [src/dec.c:131]   --->   Operation 5727 'select' 'select_ln131_221' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5728 [1/1] (0.00ns)   --->   "%trunc_ln134_873 = trunc i8 %select_ln131_221" [src/dec.c:134]   --->   Operation 5728 'trunc' 'trunc_ln134_873' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5729 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_221, i32 7" [src/dec.c:134]   --->   Operation 5729 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5730 [1/1] (0.00ns)   --->   "%x_assign_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_873, i1 %tmp_443" [src/dec.c:134]   --->   Operation 5730 'bitconcatenate' 'x_assign_133' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_222)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_221, i32 6" [src/dec.c:131]   --->   Operation 5731 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_222)   --->   "%xor_ln132_222 = xor i8 %x_assign_133, i8 14" [src/dec.c:132]   --->   Operation 5732 'xor' 'xor_ln132_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5733 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_222 = select i1 %tmp_444, i8 %xor_ln132_222, i8 %x_assign_133" [src/dec.c:131]   --->   Operation 5733 'select' 'select_ln131_222' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5734 [1/1] (0.00ns)   --->   "%trunc_ln134_874 = trunc i8 %select_ln131_222" [src/dec.c:134]   --->   Operation 5734 'trunc' 'trunc_ln134_874' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5735 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_222, i32 7" [src/dec.c:134]   --->   Operation 5735 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_223)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_91, i32 7" [src/dec.c:131]   --->   Operation 5736 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_223)   --->   "%xor_ln132_223 = xor i8 %z_91, i8 14" [src/dec.c:132]   --->   Operation 5737 'xor' 'xor_ln132_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5738 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_223 = select i1 %tmp_446, i8 %xor_ln132_223, i8 %z_91" [src/dec.c:131]   --->   Operation 5738 'select' 'select_ln131_223' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5739 [1/1] (0.00ns)   --->   "%trunc_ln134_876 = trunc i8 %select_ln131_223" [src/dec.c:134]   --->   Operation 5739 'trunc' 'trunc_ln134_876' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5740 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_223, i32 7" [src/dec.c:134]   --->   Operation 5740 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5741 [1/1] (0.00ns)   --->   "%x_assign_134 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_876, i1 %tmp_447" [src/dec.c:134]   --->   Operation 5741 'bitconcatenate' 'x_assign_134' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_224)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_223, i32 6" [src/dec.c:131]   --->   Operation 5742 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_224)   --->   "%xor_ln132_224 = xor i8 %x_assign_134, i8 14" [src/dec.c:132]   --->   Operation 5743 'xor' 'xor_ln132_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5744 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_224 = select i1 %tmp_448, i8 %xor_ln132_224, i8 %x_assign_134" [src/dec.c:131]   --->   Operation 5744 'select' 'select_ln131_224' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5745 [1/1] (0.00ns)   --->   "%trunc_ln134_878 = trunc i8 %select_ln131_224" [src/dec.c:134]   --->   Operation 5745 'trunc' 'trunc_ln134_878' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5746 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_224, i32 7" [src/dec.c:134]   --->   Operation 5746 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_225)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_88, i32 7" [src/dec.c:131]   --->   Operation 5747 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_225)   --->   "%xor_ln132_225 = xor i8 %z_88, i8 14" [src/dec.c:132]   --->   Operation 5748 'xor' 'xor_ln132_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5749 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_225 = select i1 %tmp_450, i8 %xor_ln132_225, i8 %z_88" [src/dec.c:131]   --->   Operation 5749 'select' 'select_ln131_225' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5750 [1/1] (0.00ns)   --->   "%trunc_ln134_880 = trunc i8 %select_ln131_225" [src/dec.c:134]   --->   Operation 5750 'trunc' 'trunc_ln134_880' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5751 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_225, i32 7" [src/dec.c:134]   --->   Operation 5751 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5752 [1/1] (0.00ns)   --->   "%x_assign_135 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_880, i1 %tmp_451" [src/dec.c:134]   --->   Operation 5752 'bitconcatenate' 'x_assign_135' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_226)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_225, i32 6" [src/dec.c:131]   --->   Operation 5753 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_226)   --->   "%xor_ln132_226 = xor i8 %x_assign_135, i8 14" [src/dec.c:132]   --->   Operation 5754 'xor' 'xor_ln132_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5755 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_226 = select i1 %tmp_452, i8 %xor_ln132_226, i8 %x_assign_135" [src/dec.c:131]   --->   Operation 5755 'select' 'select_ln131_226' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5756 [1/1] (0.00ns)   --->   "%trunc_ln134_881 = trunc i8 %select_ln131_226" [src/dec.c:134]   --->   Operation 5756 'trunc' 'trunc_ln134_881' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5757 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_226, i32 7" [src/dec.c:134]   --->   Operation 5757 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_227)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_220, i32 6" [src/dec.c:131]   --->   Operation 5758 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_227)   --->   "%xor_ln132_227 = xor i8 %x_assign_132, i8 14" [src/dec.c:132]   --->   Operation 5759 'xor' 'xor_ln132_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5760 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_227 = select i1 %tmp_454, i8 %xor_ln132_227, i8 %x_assign_132" [src/dec.c:131]   --->   Operation 5760 'select' 'select_ln131_227' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5761 [1/1] (0.00ns)   --->   "%trunc_ln134_882 = trunc i8 %select_ln131_227" [src/dec.c:134]   --->   Operation 5761 'trunc' 'trunc_ln134_882' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5762 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_227, i32 7" [src/dec.c:134]   --->   Operation 5762 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5763 [1/2] (3.25ns)   --->   "%z_92 = load i8 %clefia_s1_addr_46" [src/dec.c:173->src/dec.c:195]   --->   Operation 5763 'load' 'z_92' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5764 [1/2] (3.25ns)   --->   "%z_94 = load i8 %clefia_s1_addr_47" [src/dec.c:175->src/dec.c:195]   --->   Operation 5764 'load' 'z_94' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%trunc_ln134_92 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_884, i1 0" [src/dec.c:134]   --->   Operation 5765 'bitconcatenate' 'trunc_ln134_92' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%trunc_ln134_888 = trunc i8 %select_ln131_230" [src/dec.c:134]   --->   Operation 5766 'trunc' 'trunc_ln134_888' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%trunc_ln134_889 = trunc i8 %select_ln131_230" [src/dec.c:134]   --->   Operation 5767 'trunc' 'trunc_ln134_889' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_231)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_94, i32 7" [src/dec.c:131]   --->   Operation 5768 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_231)   --->   "%xor_ln132_231 = xor i8 %z_94, i8 14" [src/dec.c:132]   --->   Operation 5769 'xor' 'xor_ln132_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5770 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_231 = select i1 %tmp_462, i8 %xor_ln132_231, i8 %z_94" [src/dec.c:131]   --->   Operation 5770 'select' 'select_ln131_231' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5771 [1/1] (0.00ns)   --->   "%trunc_ln134_890 = trunc i8 %select_ln131_231" [src/dec.c:134]   --->   Operation 5771 'trunc' 'trunc_ln134_890' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5772 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_231, i32 7" [src/dec.c:134]   --->   Operation 5772 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5773 [1/1] (0.00ns)   --->   "%trunc_ln134_891 = trunc i8 %select_ln131_231" [src/dec.c:134]   --->   Operation 5773 'trunc' 'trunc_ln134_891' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5774 [1/1] (0.00ns)   --->   "%trunc_ln134_892 = trunc i8 %select_ln131_231" [src/dec.c:134]   --->   Operation 5774 'trunc' 'trunc_ln134_892' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%trunc_ln134_893 = trunc i8 %select_ln131_231" [src/dec.c:134]   --->   Operation 5775 'trunc' 'trunc_ln134_893' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5776 [1/1] (0.00ns)   --->   "%x_assign_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_890, i1 %tmp_463" [src/dec.c:134]   --->   Operation 5776 'bitconcatenate' 'x_assign_138' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%trunc_ln134_897 = trunc i8 %select_ln131_232" [src/dec.c:134]   --->   Operation 5777 'trunc' 'trunc_ln134_897' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%trunc_ln134_901 = trunc i8 %select_ln131_234" [src/dec.c:134]   --->   Operation 5778 'trunc' 'trunc_ln134_901' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%trunc_ln134_902 = trunc i8 %select_ln131_234" [src/dec.c:134]   --->   Operation 5779 'trunc' 'trunc_ln134_902' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_235)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_92, i32 7" [src/dec.c:131]   --->   Operation 5780 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_235)   --->   "%xor_ln132_235 = xor i8 %z_92, i8 14" [src/dec.c:132]   --->   Operation 5781 'xor' 'xor_ln132_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5782 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_235 = select i1 %tmp_470, i8 %xor_ln132_235, i8 %z_92" [src/dec.c:131]   --->   Operation 5782 'select' 'select_ln131_235' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5783 [1/1] (0.00ns)   --->   "%trunc_ln134_903 = trunc i8 %select_ln131_235" [src/dec.c:134]   --->   Operation 5783 'trunc' 'trunc_ln134_903' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5784 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_235, i32 7" [src/dec.c:134]   --->   Operation 5784 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5785 [1/1] (0.00ns)   --->   "%trunc_ln134_904 = trunc i8 %select_ln131_235" [src/dec.c:134]   --->   Operation 5785 'trunc' 'trunc_ln134_904' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5786 [1/1] (0.00ns)   --->   "%x_assign_141 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_903, i1 %tmp_471" [src/dec.c:134]   --->   Operation 5786 'bitconcatenate' 'x_assign_141' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_236)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_235, i32 6" [src/dec.c:131]   --->   Operation 5787 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_236)   --->   "%xor_ln132_236 = xor i8 %x_assign_141, i8 14" [src/dec.c:132]   --->   Operation 5788 'xor' 'xor_ln132_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5789 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_236 = select i1 %tmp_472, i8 %xor_ln132_236, i8 %x_assign_141" [src/dec.c:131]   --->   Operation 5789 'select' 'select_ln131_236' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5790 [1/1] (0.00ns)   --->   "%trunc_ln134_905 = trunc i8 %select_ln131_236" [src/dec.c:134]   --->   Operation 5790 'trunc' 'trunc_ln134_905' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5791 [1/1] (0.00ns)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_236, i32 7" [src/dec.c:134]   --->   Operation 5791 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5792 [1/1] (0.00ns)   --->   "%x_assign_142 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_905, i1 %tmp_473" [src/dec.c:134]   --->   Operation 5792 'bitconcatenate' 'x_assign_142' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_237)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_236, i32 6" [src/dec.c:131]   --->   Operation 5793 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_237)   --->   "%xor_ln132_237 = xor i8 %x_assign_142, i8 14" [src/dec.c:132]   --->   Operation 5794 'xor' 'xor_ln132_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5795 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_237 = select i1 %tmp_474, i8 %xor_ln132_237, i8 %x_assign_142" [src/dec.c:131]   --->   Operation 5795 'select' 'select_ln131_237' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5796 [1/1] (0.00ns)   --->   "%trunc_ln134_906 = trunc i8 %select_ln131_237" [src/dec.c:134]   --->   Operation 5796 'trunc' 'trunc_ln134_906' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5797 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_237, i32 7" [src/dec.c:134]   --->   Operation 5797 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5798 [1/1] (0.00ns)   --->   "%trunc_ln134_907 = trunc i8 %select_ln131_237" [src/dec.c:134]   --->   Operation 5798 'trunc' 'trunc_ln134_907' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_238)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_231, i32 6" [src/dec.c:131]   --->   Operation 5799 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_238)   --->   "%xor_ln132_238 = xor i8 %x_assign_138, i8 14" [src/dec.c:132]   --->   Operation 5800 'xor' 'xor_ln132_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5801 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_238 = select i1 %tmp_476, i8 %xor_ln132_238, i8 %x_assign_138" [src/dec.c:131]   --->   Operation 5801 'select' 'select_ln131_238' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5802 [1/1] (0.00ns)   --->   "%trunc_ln134_909 = trunc i8 %select_ln131_238" [src/dec.c:134]   --->   Operation 5802 'trunc' 'trunc_ln134_909' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5803 [1/1] (0.00ns)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_238, i32 7" [src/dec.c:134]   --->   Operation 5803 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5804 [1/1] (0.00ns)   --->   "%x_assign_143 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_909, i1 %tmp_477" [src/dec.c:134]   --->   Operation 5804 'bitconcatenate' 'x_assign_143' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_239)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_238, i32 6" [src/dec.c:131]   --->   Operation 5805 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_239)   --->   "%xor_ln132_239 = xor i8 %x_assign_143, i8 14" [src/dec.c:132]   --->   Operation 5806 'xor' 'xor_ln132_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5807 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_239 = select i1 %tmp_478, i8 %xor_ln132_239, i8 %x_assign_143" [src/dec.c:131]   --->   Operation 5807 'select' 'select_ln131_239' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 5808 [1/1] (0.00ns)   --->   "%trunc_ln134_910 = trunc i8 %select_ln131_239" [src/dec.c:134]   --->   Operation 5808 'trunc' 'trunc_ln134_910' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5809 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_239, i32 7" [src/dec.c:134]   --->   Operation 5809 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5810 [1/1] (0.00ns)   --->   "%trunc_ln134_911 = trunc i8 %select_ln131_239" [src/dec.c:134]   --->   Operation 5810 'trunc' 'trunc_ln134_911' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5811 [1/1] (0.00ns)   --->   "%or_ln124_621 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_887, i1 %tmp_461" [src/dec.c:124]   --->   Operation 5811 'bitconcatenate' 'or_ln124_621' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%or_ln124_622 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_895, i1 %tmp_465" [src/dec.c:124]   --->   Operation 5812 'bitconcatenate' 'or_ln124_622' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%or_ln124_623 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_889, i1 %tmp_461" [src/dec.c:124]   --->   Operation 5813 'bitconcatenate' 'or_ln124_623' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%or_ln124_624 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_896, i1 %tmp_465" [src/dec.c:124]   --->   Operation 5814 'bitconcatenate' 'or_ln124_624' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%or_ln124_625 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_888, i1 %tmp_461" [src/dec.c:124]   --->   Operation 5815 'bitconcatenate' 'or_ln124_625' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%or_ln124_626 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_897, i1 %tmp_465" [src/dec.c:124]   --->   Operation 5816 'bitconcatenate' 'or_ln124_626' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%trunc_ln124_308 = trunc i8 %z_92" [src/dec.c:124]   --->   Operation 5817 'trunc' 'trunc_ln124_308' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%xor_ln124_2301 = xor i5 %or_ln124_626, i5 %or_ln124_625" [src/dec.c:124]   --->   Operation 5818 'xor' 'xor_ln124_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%trunc_ln124_309 = trunc i8 %z_92" [src/dec.c:124]   --->   Operation 5819 'trunc' 'trunc_ln124_309' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%xor_ln124_2302 = xor i6 %or_ln124_624, i6 %or_ln124_623" [src/dec.c:124]   --->   Operation 5820 'xor' 'xor_ln124_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%trunc_ln124_310 = trunc i8 %z_92" [src/dec.c:124]   --->   Operation 5821 'trunc' 'trunc_ln124_310' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%xor_ln124_2303 = xor i7 %or_ln124_622, i7 %or_ln124_621" [src/dec.c:124]   --->   Operation 5822 'xor' 'xor_ln124_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5823 [1/1] (0.00ns)   --->   "%or_ln124_627 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_900, i1 %tmp_469" [src/dec.c:124]   --->   Operation 5823 'bitconcatenate' 'or_ln124_627' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5824 [1/1] (0.00ns)   --->   "%or_ln124_628 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_892, i1 %tmp_463" [src/dec.c:124]   --->   Operation 5824 'bitconcatenate' 'or_ln124_628' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%or_ln124_629 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_902, i1 %tmp_469" [src/dec.c:124]   --->   Operation 5825 'bitconcatenate' 'or_ln124_629' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5826 [1/1] (0.00ns)   --->   "%or_ln124_630 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_891, i1 %tmp_463" [src/dec.c:124]   --->   Operation 5826 'bitconcatenate' 'or_ln124_630' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%or_ln124_631 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_901, i1 %tmp_469" [src/dec.c:124]   --->   Operation 5827 'bitconcatenate' 'or_ln124_631' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%or_ln124_632 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln134_893, i1 %tmp_463" [src/dec.c:124]   --->   Operation 5828 'bitconcatenate' 'or_ln124_632' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%xor_ln124_2307 = xor i5 %or_ln124_632, i5 %or_ln124_631" [src/dec.c:124]   --->   Operation 5829 'xor' 'xor_ln124_2307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%xor_ln124_2309 = xor i6 %or_ln124_630, i6 %or_ln124_629" [src/dec.c:124]   --->   Operation 5830 'xor' 'xor_ln124_2309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%xor_ln124_2311 = xor i7 %or_ln124_628, i7 %or_ln124_627" [src/dec.c:124]   --->   Operation 5831 'xor' 'xor_ln124_2311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%xor_ln124_2313 = xor i7 %xor_ln124_2303, i7 %trunc_ln124_310" [src/dec.c:124]   --->   Operation 5832 'xor' 'xor_ln124_2313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2321)   --->   "%xor_ln124_2314 = xor i7 %xor_ln124_2311, i7 %xor_ln124_2310" [src/dec.c:124]   --->   Operation 5833 'xor' 'xor_ln124_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%xor_ln124_2315 = xor i6 %xor_ln124_2302, i6 %trunc_ln124_309" [src/dec.c:124]   --->   Operation 5834 'xor' 'xor_ln124_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2320)   --->   "%xor_ln124_2316 = xor i6 %xor_ln124_2309, i6 %xor_ln124_2308" [src/dec.c:124]   --->   Operation 5835 'xor' 'xor_ln124_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%xor_ln124_2317 = xor i5 %xor_ln124_2301, i5 %trunc_ln124_308" [src/dec.c:124]   --->   Operation 5836 'xor' 'xor_ln124_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2319)   --->   "%xor_ln124_2318 = xor i5 %xor_ln124_2307, i5 %xor_ln124_2306" [src/dec.c:124]   --->   Operation 5837 'xor' 'xor_ln124_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5838 [1/1] (0.78ns) (out node of the LUT)   --->   "%xor_ln124_2319 = xor i5 %xor_ln124_2318, i5 %xor_ln124_2317" [src/dec.c:124]   --->   Operation 5838 'xor' 'xor_ln124_2319' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5839 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2320 = xor i6 %xor_ln124_2316, i6 %xor_ln124_2315" [src/dec.c:124]   --->   Operation 5839 'xor' 'xor_ln124_2320' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5840 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2321 = xor i7 %xor_ln124_2314, i7 %xor_ln124_2313" [src/dec.c:124]   --->   Operation 5840 'xor' 'xor_ln124_2321' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%trunc_ln124_313 = trunc i8 %z_94" [src/dec.c:124]   --->   Operation 5841 'trunc' 'trunc_ln124_313' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%xor_ln124_2340 = xor i7 %xor_ln124_2338, i7 %or_ln124_621" [src/dec.c:124]   --->   Operation 5842 'xor' 'xor_ln124_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5843 [1/1] (0.00ns)   --->   "%or_ln124_637 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_904, i1 %tmp_471" [src/dec.c:124]   --->   Operation 5843 'bitconcatenate' 'or_ln124_637' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%xor_ln124_2343 = xor i7 %or_ln124_637, i7 %or_ln124_627" [src/dec.c:124]   --->   Operation 5844 'xor' 'xor_ln124_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%xor_ln124_2345 = xor i7 %xor_ln124_2340, i7 %trunc_ln124_313" [src/dec.c:124]   --->   Operation 5845 'xor' 'xor_ln124_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2347)   --->   "%xor_ln124_2346 = xor i7 %xor_ln124_2343, i7 %trunc_ln134_92" [src/dec.c:124]   --->   Operation 5846 'xor' 'xor_ln124_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5847 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2347 = xor i7 %xor_ln124_2346, i7 %xor_ln124_2345" [src/dec.c:124]   --->   Operation 5847 'xor' 'xor_ln124_2347' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5848 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i8 %rk, i64 0, i64 18" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5848 'getelementptr' 'rk_addr_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5849 [1/1] (0.99ns)   --->   "%xor_ln124_202 = xor i8 %xor_ln124_174, i8 52" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5849 'xor' 'xor_ln124_202' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5850 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_202, i8 %rk_addr_18" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5850 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_51 : Operation 5851 [1/1] (0.00ns)   --->   "%rk_addr_19 = getelementptr i8 %rk, i64 0, i64 19" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5851 'getelementptr' 'rk_addr_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5852 [1/1] (0.99ns)   --->   "%xor_ln124_203 = xor i8 %xor_ln124_175, i8 113" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5852 'xor' 'xor_ln124_203' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5853 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_203, i8 %rk_addr_19" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5853 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_51 : Operation 5854 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2321, i32 6" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5854 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5855 [1/1] (0.00ns)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2347, i32 6" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5855 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5856 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2320, i32 5" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5856 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5857 [1/1] (0.00ns)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln124_2319, i32 4" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5857 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5858 [1/2] (2.32ns)   --->   "%ct_load_15 = load i4 %ct_addr_15" [src/dec.c:117]   --->   Operation 5858 'load' 'ct_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_51 : Operation 5859 [1/1] (0.00ns)   --->   "%or_ln134_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_923, i1 %tmp_629" [src/dec.c:134]   --->   Operation 5859 'bitconcatenate' 'or_ln134_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5860 [1/1] (0.00ns)   --->   "%or_ln134_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_927, i1 %tmp_637" [src/dec.c:134]   --->   Operation 5860 'bitconcatenate' 'or_ln134_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5861 [1/1] (0.00ns)   --->   "%or_ln134_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_930, i1 %tmp_643" [src/dec.c:134]   --->   Operation 5861 'bitconcatenate' 'or_ln134_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5862 [1/1] (0.00ns)   --->   "%or_ln134_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_932, i1 %tmp_647" [src/dec.c:134]   --->   Operation 5862 'bitconcatenate' 'or_ln134_102' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_420)   --->   "%xor_ln124_2443 = xor i8 %x_assign_151, i8 %or_ln134_99" [src/dec.c:124]   --->   Operation 5863 'xor' 'xor_ln124_2443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_420)   --->   "%xor_ln124_2444 = xor i8 %x_assign_150, i8 %or_ln134_100" [src/dec.c:124]   --->   Operation 5864 'xor' 'xor_ln124_2444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_420)   --->   "%xor_ln124_2445 = xor i8 %xor_ln124_2444, i8 %xor_ln124_2443" [src/dec.c:124]   --->   Operation 5865 'xor' 'xor_ln124_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5866 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_420 = xor i8 %xor_ln124_2445, i8 %xor_ln124_2442" [src/dec.c:124]   --->   Operation 5866 'xor' 'xor_ln124_420' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_421)   --->   "%xor_ln124_2448 = xor i8 %x_assign_151, i8 %or_ln134_101" [src/dec.c:124]   --->   Operation 5867 'xor' 'xor_ln124_2448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_421)   --->   "%xor_ln124_2449 = xor i8 %x_assign_150, i8 %or_ln134_102" [src/dec.c:124]   --->   Operation 5868 'xor' 'xor_ln124_2449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_421)   --->   "%xor_ln124_2450 = xor i8 %xor_ln124_2449, i8 %xor_ln124_2448" [src/dec.c:124]   --->   Operation 5869 'xor' 'xor_ln124_2450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5870 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_421 = xor i8 %xor_ln124_2450, i8 %xor_ln124_2447" [src/dec.c:124]   --->   Operation 5870 'xor' 'xor_ln124_421' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_422)   --->   "%xor_ln124_2453 = xor i8 %x_assign_148, i8 %or_ln134_99" [src/dec.c:124]   --->   Operation 5871 'xor' 'xor_ln124_2453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_422)   --->   "%xor_ln124_2454 = xor i8 %x_assign_153, i8 %or_ln134_100" [src/dec.c:124]   --->   Operation 5872 'xor' 'xor_ln124_2454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_422)   --->   "%xor_ln124_2455 = xor i8 %xor_ln124_2454, i8 %xor_ln124_2453" [src/dec.c:124]   --->   Operation 5873 'xor' 'xor_ln124_2455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5874 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_422 = xor i8 %xor_ln124_2455, i8 %xor_ln124_2452" [src/dec.c:124]   --->   Operation 5874 'xor' 'xor_ln124_422' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2457)   --->   "%xor_ln124_2456 = xor i8 %ct_load_15, i8 %skey_load_15" [src/dec.c:124]   --->   Operation 5875 'xor' 'xor_ln124_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5876 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2457 = xor i8 %xor_ln124_2456, i8 %z_103" [src/dec.c:124]   --->   Operation 5876 'xor' 'xor_ln124_2457' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_423)   --->   "%xor_ln124_2458 = xor i8 %x_assign_153, i8 %or_ln134_101" [src/dec.c:124]   --->   Operation 5877 'xor' 'xor_ln124_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_423)   --->   "%xor_ln124_2459 = xor i8 %x_assign_148, i8 %or_ln134_102" [src/dec.c:124]   --->   Operation 5878 'xor' 'xor_ln124_2459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_423)   --->   "%xor_ln124_2460 = xor i8 %xor_ln124_2459, i8 %xor_ln124_2458" [src/dec.c:124]   --->   Operation 5879 'xor' 'xor_ln124_2460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 5880 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_423 = xor i8 %xor_ln124_2460, i8 %xor_ln124_2457" [src/dec.c:124]   --->   Operation 5880 'xor' 'xor_ln124_423' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.22>
ST_52 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%trunc_ln134_872 = trunc i8 %select_ln131_220" [src/dec.c:134]   --->   Operation 5881 'trunc' 'trunc_ln134_872' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%trunc_ln134_875 = trunc i8 %select_ln131_222" [src/dec.c:134]   --->   Operation 5882 'trunc' 'trunc_ln134_875' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5883 [1/1] (0.00ns)   --->   "%or_ln134_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_874, i1 %tmp_445" [src/dec.c:134]   --->   Operation 5883 'bitconcatenate' 'or_ln134_87' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%trunc_ln134_877 = trunc i8 %select_ln131_223" [src/dec.c:134]   --->   Operation 5884 'trunc' 'trunc_ln134_877' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%trunc_ln134_879 = trunc i8 %select_ln131_224" [src/dec.c:134]   --->   Operation 5885 'trunc' 'trunc_ln134_879' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5886 [1/1] (0.00ns)   --->   "%or_ln134_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_878, i1 %tmp_449" [src/dec.c:134]   --->   Operation 5886 'bitconcatenate' 'or_ln134_88' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5887 [1/1] (0.00ns)   --->   "%or_ln134_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_881, i1 %tmp_453" [src/dec.c:134]   --->   Operation 5887 'bitconcatenate' 'or_ln134_89' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5888 [1/1] (0.00ns)   --->   "%or_ln134_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_882, i1 %tmp_455" [src/dec.c:134]   --->   Operation 5888 'bitconcatenate' 'or_ln134_90' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%or_ln124_617 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_875, i1 %tmp_445" [src/dec.c:124]   --->   Operation 5889 'bitconcatenate' 'or_ln124_617' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%or_ln124_618 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_877, i1 %tmp_447" [src/dec.c:124]   --->   Operation 5890 'bitconcatenate' 'or_ln124_618' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_180)   --->   "%xor_ln124_2277 = xor i8 %x_assign_134, i8 %or_ln134_87" [src/dec.c:124]   --->   Operation 5891 'xor' 'xor_ln124_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%trunc_ln124_307 = trunc i8 %z_88" [src/dec.c:124]   --->   Operation 5892 'trunc' 'trunc_ln124_307' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%xor_ln124_2278 = xor i4 %or_ln124_618, i4 %or_ln124_617" [src/dec.c:124]   --->   Operation 5893 'xor' 'xor_ln124_2278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_180)   --->   "%xor_ln124_2279 = xor i8 %xor_ln124_2277, i8 %z_88" [src/dec.c:124]   --->   Operation 5894 'xor' 'xor_ln124_2279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%or_ln124_619 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_879, i1 %tmp_449" [src/dec.c:124]   --->   Operation 5895 'bitconcatenate' 'or_ln124_619' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%or_ln124_620 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln134_872, i1 %tmp_441" [src/dec.c:124]   --->   Operation 5896 'bitconcatenate' 'or_ln124_620' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_180)   --->   "%xor_ln124_2280 = xor i8 %x_assign_132, i8 %or_ln134_88" [src/dec.c:124]   --->   Operation 5897 'xor' 'xor_ln124_2280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%xor_ln124_2282 = xor i4 %or_ln124_620, i4 %or_ln124_619" [src/dec.c:124]   --->   Operation 5898 'xor' 'xor_ln124_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_180)   --->   "%xor_ln124_2283 = xor i8 %xor_ln124_2280, i8 %xor_ln124_156" [src/dec.c:124]   --->   Operation 5899 'xor' 'xor_ln124_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%xor_ln124_2284 = xor i4 %xor_ln124_2278, i4 %trunc_ln124_307" [src/dec.c:124]   --->   Operation 5900 'xor' 'xor_ln124_2284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%xor_ln124_2285 = xor i4 %xor_ln124_2282, i4 %xor_ln124_2281" [src/dec.c:124]   --->   Operation 5901 'xor' 'xor_ln124_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5902 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_180 = xor i8 %xor_ln124_2283, i8 %xor_ln124_2279" [src/dec.c:124]   --->   Operation 5902 'xor' 'xor_ln124_180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%xor_ln124_2286 = xor i4 %xor_ln124_2285, i4 %xor_ln124_2284" [src/dec.c:124]   --->   Operation 5903 'xor' 'xor_ln124_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_181)   --->   "%xor_ln124_2287 = xor i8 %xor_ln124_157, i8 %or_ln134_87" [src/dec.c:124]   --->   Operation 5904 'xor' 'xor_ln124_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_181)   --->   "%xor_ln124_2288 = xor i8 %xor_ln124_2287, i8 %z_89" [src/dec.c:124]   --->   Operation 5905 'xor' 'xor_ln124_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_181)   --->   "%xor_ln124_2289 = xor i8 %x_assign_135, i8 %or_ln134_88" [src/dec.c:124]   --->   Operation 5906 'xor' 'xor_ln124_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_181)   --->   "%xor_ln124_2290 = xor i8 %xor_ln124_2289, i8 %x_assign_133" [src/dec.c:124]   --->   Operation 5907 'xor' 'xor_ln124_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5908 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_181 = xor i8 %xor_ln124_2290, i8 %xor_ln124_2288" [src/dec.c:124]   --->   Operation 5908 'xor' 'xor_ln124_181' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_182)   --->   "%xor_ln124_2291 = xor i8 %or_ln134_90, i8 %x_assign_134" [src/dec.c:124]   --->   Operation 5909 'xor' 'xor_ln124_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_182)   --->   "%xor_ln124_2292 = xor i8 %xor_ln124_2291, i8 %z_90" [src/dec.c:124]   --->   Operation 5910 'xor' 'xor_ln124_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_182)   --->   "%xor_ln124_2293 = xor i8 %x_assign_132, i8 %xor_ln124_158" [src/dec.c:124]   --->   Operation 5911 'xor' 'xor_ln124_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_182)   --->   "%xor_ln124_2294 = xor i8 %xor_ln124_2293, i8 %or_ln134_89" [src/dec.c:124]   --->   Operation 5912 'xor' 'xor_ln124_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5913 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_182 = xor i8 %xor_ln124_2294, i8 %xor_ln124_2292" [src/dec.c:124]   --->   Operation 5913 'xor' 'xor_ln124_182' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln124_2295 = xor i8 %x_assign_133, i8 %or_ln134_90" [src/dec.c:124]   --->   Operation 5914 'xor' 'xor_ln124_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln124_2296 = xor i8 %xor_ln124_2295, i8 %z_91" [src/dec.c:124]   --->   Operation 5915 'xor' 'xor_ln124_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln124_2297 = xor i8 %x_assign_135, i8 %xor_ln124_159" [src/dec.c:124]   --->   Operation 5916 'xor' 'xor_ln124_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node t_112)   --->   "%xor_ln124_2298 = xor i8 %xor_ln124_2297, i8 %or_ln134_89" [src/dec.c:124]   --->   Operation 5917 'xor' 'xor_ln124_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5918 [1/1] (0.99ns) (out node of the LUT)   --->   "%t_112 = xor i8 %xor_ln124_2298, i8 %xor_ln124_2296" [src/dec.c:124]   --->   Operation 5918 'xor' 't_112' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5919 [1/1] (0.00ns)   --->   "%or_ln134_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_886, i1 %tmp_461" [src/dec.c:134]   --->   Operation 5919 'bitconcatenate' 'or_ln134_91' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%trunc_ln134_93 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_895, i1 0" [src/dec.c:134]   --->   Operation 5920 'bitconcatenate' 'trunc_ln134_93' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%trunc_ln134_94 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_896, i1 0" [src/dec.c:134]   --->   Operation 5921 'bitconcatenate' 'trunc_ln134_94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5922 [1/1] (0.00ns)   --->   "%or_ln134_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_899, i1 %tmp_469" [src/dec.c:134]   --->   Operation 5922 'bitconcatenate' 'or_ln134_92' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%trunc_ln134_908 = trunc i8 %select_ln131_237" [src/dec.c:134]   --->   Operation 5923 'trunc' 'trunc_ln134_908' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5924 [1/1] (0.00ns)   --->   "%or_ln134_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_906, i1 %tmp_475" [src/dec.c:134]   --->   Operation 5924 'bitconcatenate' 'or_ln134_93' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%trunc_ln134_912 = trunc i8 %select_ln131_239" [src/dec.c:134]   --->   Operation 5925 'trunc' 'trunc_ln134_912' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5926 [1/1] (0.00ns)   --->   "%or_ln134_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_910, i1 %tmp_479" [src/dec.c:134]   --->   Operation 5926 'bitconcatenate' 'or_ln134_94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_188)   --->   "%xor_ln124_2300 = xor i8 %x_assign_139, i8 %or_ln134_91" [src/dec.c:124]   --->   Operation 5927 'xor' 'xor_ln124_2300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_188)   --->   "%xor_ln124_2304 = xor i8 %xor_ln124_2300, i8 %z_92" [src/dec.c:124]   --->   Operation 5928 'xor' 'xor_ln124_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_188)   --->   "%xor_ln124_2305 = xor i8 %x_assign_138, i8 %or_ln134_92" [src/dec.c:124]   --->   Operation 5929 'xor' 'xor_ln124_2305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_188)   --->   "%xor_ln124_2312 = xor i8 %xor_ln124_2305, i8 %xor_ln124_148" [src/dec.c:124]   --->   Operation 5930 'xor' 'xor_ln124_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5931 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_188 = xor i8 %xor_ln124_2312, i8 %xor_ln124_2304" [src/dec.c:124]   --->   Operation 5931 'xor' 'xor_ln124_188' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5932 [1/1] (0.00ns)   --->   "%or_ln124_633 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_907, i1 %tmp_475" [src/dec.c:124]   --->   Operation 5932 'bitconcatenate' 'or_ln124_633' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%or_ln124_634 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_908, i1 %tmp_475" [src/dec.c:124]   --->   Operation 5933 'bitconcatenate' 'or_ln124_634' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_189)   --->   "%xor_ln124_2324 = xor i8 %xor_ln124_149, i8 %or_ln134_93" [src/dec.c:124]   --->   Operation 5934 'xor' 'xor_ln124_2324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%trunc_ln124_311 = trunc i8 %z_93" [src/dec.c:124]   --->   Operation 5935 'trunc' 'trunc_ln124_311' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%xor_ln124_2325 = xor i6 %xor_ln124_2323, i6 %or_ln124_634" [src/dec.c:124]   --->   Operation 5936 'xor' 'xor_ln124_2325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%trunc_ln124_312 = trunc i8 %z_93" [src/dec.c:124]   --->   Operation 5937 'trunc' 'trunc_ln124_312' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%xor_ln124_2326 = xor i7 %xor_ln124_2322, i7 %or_ln124_633" [src/dec.c:124]   --->   Operation 5938 'xor' 'xor_ln124_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_189)   --->   "%xor_ln124_2327 = xor i8 %xor_ln124_2324, i8 %z_93" [src/dec.c:124]   --->   Operation 5939 'xor' 'xor_ln124_2327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5940 [1/1] (0.00ns)   --->   "%or_ln124_635 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_911, i1 %tmp_479" [src/dec.c:124]   --->   Operation 5940 'bitconcatenate' 'or_ln124_635' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%or_ln124_636 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln134_912, i1 %tmp_479" [src/dec.c:124]   --->   Operation 5941 'bitconcatenate' 'or_ln124_636' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_189)   --->   "%xor_ln124_2328 = xor i8 %x_assign_138, i8 %or_ln134_94" [src/dec.c:124]   --->   Operation 5942 'xor' 'xor_ln124_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%xor_ln124_2329 = xor i6 %or_ln124_630, i6 %or_ln124_636" [src/dec.c:124]   --->   Operation 5943 'xor' 'xor_ln124_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%xor_ln124_2330 = xor i7 %or_ln124_628, i7 %or_ln124_635" [src/dec.c:124]   --->   Operation 5944 'xor' 'xor_ln124_2330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_189)   --->   "%xor_ln124_2331 = xor i8 %xor_ln124_2328, i8 %x_assign_139" [src/dec.c:124]   --->   Operation 5945 'xor' 'xor_ln124_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%xor_ln124_2332 = xor i7 %xor_ln124_2326, i7 %trunc_ln124_312" [src/dec.c:124]   --->   Operation 5946 'xor' 'xor_ln124_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2337)   --->   "%xor_ln124_2333 = xor i7 %xor_ln124_2330, i7 %trunc_ln134_93" [src/dec.c:124]   --->   Operation 5947 'xor' 'xor_ln124_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%xor_ln124_2334 = xor i6 %xor_ln124_2325, i6 %trunc_ln124_311" [src/dec.c:124]   --->   Operation 5948 'xor' 'xor_ln124_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2336)   --->   "%xor_ln124_2335 = xor i6 %xor_ln124_2329, i6 %trunc_ln134_94" [src/dec.c:124]   --->   Operation 5949 'xor' 'xor_ln124_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5950 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_189 = xor i8 %xor_ln124_2331, i8 %xor_ln124_2327" [src/dec.c:124]   --->   Operation 5950 'xor' 'xor_ln124_189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5951 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln124_2336 = xor i6 %xor_ln124_2335, i6 %xor_ln124_2334" [src/dec.c:124]   --->   Operation 5951 'xor' 'xor_ln124_2336' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5952 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2337 = xor i7 %xor_ln124_2333, i7 %xor_ln124_2332" [src/dec.c:124]   --->   Operation 5952 'xor' 'xor_ln124_2337' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_190)   --->   "%xor_ln124_2339 = xor i8 %xor_ln124_150, i8 %or_ln134_91" [src/dec.c:124]   --->   Operation 5953 'xor' 'xor_ln124_2339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_190)   --->   "%xor_ln124_2341 = xor i8 %xor_ln124_2339, i8 %z_94" [src/dec.c:124]   --->   Operation 5954 'xor' 'xor_ln124_2341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_190)   --->   "%xor_ln124_2342 = xor i8 %x_assign_141, i8 %or_ln134_92" [src/dec.c:124]   --->   Operation 5955 'xor' 'xor_ln124_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%or_ln124_638 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln134_884, i1 %tmp_457" [src/dec.c:124]   --->   Operation 5956 'bitconcatenate' 'or_ln124_638' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_190)   --->   "%xor_ln124_2344 = xor i8 %xor_ln124_2342, i8 %x_assign_136" [src/dec.c:124]   --->   Operation 5957 'xor' 'xor_ln124_2344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5958 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_190 = xor i8 %xor_ln124_2344, i8 %xor_ln124_2341" [src/dec.c:124]   --->   Operation 5958 'xor' 'xor_ln124_190' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_191)   --->   "%xor_ln124_2349 = xor i8 %or_ln134_93, i8 %xor_ln124_151" [src/dec.c:124]   --->   Operation 5959 'xor' 'xor_ln124_2349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%trunc_ln124_314 = trunc i8 %z_95" [src/dec.c:124]   --->   Operation 5960 'trunc' 'trunc_ln124_314' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%xor_ln124_2350 = xor i7 %or_ln124_633, i7 %xor_ln124_2348" [src/dec.c:124]   --->   Operation 5961 'xor' 'xor_ln124_2350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_191)   --->   "%xor_ln124_2351 = xor i8 %xor_ln124_2349, i8 %z_95" [src/dec.c:124]   --->   Operation 5962 'xor' 'xor_ln124_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_191)   --->   "%xor_ln124_2352 = xor i8 %x_assign_136, i8 %or_ln134_94" [src/dec.c:124]   --->   Operation 5963 'xor' 'xor_ln124_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%xor_ln124_2353 = xor i7 %or_ln124_638, i7 %or_ln124_635" [src/dec.c:124]   --->   Operation 5964 'xor' 'xor_ln124_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_191)   --->   "%xor_ln124_2354 = xor i8 %xor_ln124_2352, i8 %x_assign_141" [src/dec.c:124]   --->   Operation 5965 'xor' 'xor_ln124_2354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%xor_ln124_2355 = xor i7 %xor_ln124_2350, i7 %trunc_ln124_314" [src/dec.c:124]   --->   Operation 5966 'xor' 'xor_ln124_2355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln117)   --->   "%xor_ln124_2356 = xor i7 %xor_ln124_2353, i7 %or_ln124_637" [src/dec.c:124]   --->   Operation 5967 'xor' 'xor_ln124_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5968 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_191 = xor i8 %xor_ln124_2354, i8 %xor_ln124_2351" [src/dec.c:124]   --->   Operation 5968 'xor' 'xor_ln124_191' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5969 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln117 = xor i7 %xor_ln124_2356, i7 %xor_ln124_2355" [src/dec.c:117]   --->   Operation 5969 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5970 [1/1] (0.00ns)   --->   "%rk_addr_20 = getelementptr i8 %rk, i64 0, i64 20" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5970 'getelementptr' 'rk_addr_20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5971 [1/1] (0.99ns)   --->   "%xor_ln124_204 = xor i8 %xor_ln124_188, i8 190" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5971 'xor' 'xor_ln124_204' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5972 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_204, i8 %rk_addr_20" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5972 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_52 : Operation 5973 [1/1] (0.00ns)   --->   "%rk_addr_21 = getelementptr i8 %rk, i64 0, i64 21" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 5973 'getelementptr' 'rk_addr_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5974 [1/1] (0.99ns)   --->   "%xor_ln124_205 = xor i8 %xor_ln124_189, i8 7" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5974 'xor' 'xor_ln124_205' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 5975 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_205, i8 %rk_addr_21" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 5975 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_52 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_227)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_180, i32 1, i32 7" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 5976 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5977 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_227)   --->   "%t_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln230, i7 %lshr_ln4" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 5977 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_228)   --->   "%trunc_ln231 = trunc i8 %xor_ln124_180" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 5978 'trunc' 'trunc_ln231' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_228)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_181, i32 1, i32 7" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 5979 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_228)   --->   "%t_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln231, i7 %lshr_ln5" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 5980 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_229)   --->   "%trunc_ln232 = trunc i8 %xor_ln124_181" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 5981 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_229)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %xor_ln124_182, i32 1, i32 7" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 5982 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_229)   --->   "%t_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln232, i7 %lshr_ln6" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 5983 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_230)   --->   "%trunc_ln233 = trunc i8 %xor_ln124_182" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 5984 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_230)   --->   "%lshr_ln7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %t_112, i32 1, i32 7" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 5985 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_230)   --->   "%t_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln233, i7 %lshr_ln7" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 5986 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_231)   --->   "%trunc_ln234 = trunc i8 %t_112" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5987 'trunc' 'trunc_ln234' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_231)   --->   "%t_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln234, i7 %xor_ln117" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 5988 'bitconcatenate' 't_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5989 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_188, i32 7" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5989 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_236)   --->   "%trunc_ln240 = trunc i8 %xor_ln124_175" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5990 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_236)   --->   "%t_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln240, i1 %tmp_485" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 5991 'bitconcatenate' 't_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5992 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_189, i32 7" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5992 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_237)   --->   "%trunc_ln241 = trunc i8 %xor_ln124_188" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5993 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_237)   --->   "%t_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln241, i1 %tmp_486" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 5994 'bitconcatenate' 't_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5995 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_190, i32 7" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5995 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_238)   --->   "%trunc_ln242 = trunc i8 %xor_ln124_189" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5996 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_238)   --->   "%t_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln242, i1 %tmp_487" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 5997 'bitconcatenate' 't_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5998 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_191, i32 7" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5998 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_239)   --->   "%trunc_ln243 = trunc i8 %xor_ln124_190" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 5999 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6000 [1/1] (0.00ns)   --->   "%trunc_ln243_1 = trunc i8 %xor_ln124_190" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6000 'trunc' 'trunc_ln243_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_239)   --->   "%t_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln243, i1 %tmp_488" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6001 'bitconcatenate' 't_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_227)   --->   "%xor_ln124_2360 = xor i8 %t_3, i8 8" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6002 'xor' 'xor_ln124_2360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6003 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_227 = xor i8 %xor_ln124_2360, i8 %skey_load_3" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6003 'xor' 'xor_ln124_227' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_228)   --->   "%xor_ln124_2361 = xor i8 %t_4, i8 61" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6004 'xor' 'xor_ln124_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6005 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_228 = xor i8 %xor_ln124_2361, i8 %skey_load_4" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6005 'xor' 'xor_ln124_228' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_229)   --->   "%xor_ln124_2362 = xor i8 %t_5, i8 59" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6006 'xor' 'xor_ln124_2362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6007 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_229 = xor i8 %xor_ln124_2362, i8 %skey_load_5" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6007 'xor' 'xor_ln124_229' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_230)   --->   "%xor_ln124_2363 = xor i8 %t_6, i8 251" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6008 'xor' 'xor_ln124_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6009 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_230 = xor i8 %xor_ln124_2363, i8 %skey_load_6" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6009 'xor' 'xor_ln124_230' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_231)   --->   "%xor_ln124_2364 = xor i8 %t_7, i8 230" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6010 'xor' 'xor_ln124_2364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6011 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_231 = xor i8 %xor_ln124_2364, i8 %skey_load_7" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6011 'xor' 'xor_ln124_231' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_236)   --->   "%xor_ln124_2369 = xor i8 %t_12, i8 124" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6012 'xor' 'xor_ln124_2369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6013 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_236 = xor i8 %xor_ln124_2369, i8 %skey_load_12" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6013 'xor' 'xor_ln124_236' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_237)   --->   "%xor_ln124_2370 = xor i8 %t_13, i8 165" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6014 'xor' 'xor_ln124_2370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6015 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_237 = xor i8 %xor_ln124_2370, i8 %skey_load_13" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6015 'xor' 'xor_ln124_237' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_238)   --->   "%xor_ln124_2371 = xor i8 %t_14, i8 101" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6016 'xor' 'xor_ln124_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6017 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_238 = xor i8 %xor_ln124_2371, i8 %skey_load_14" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6017 'xor' 'xor_ln124_238' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_239)   --->   "%xor_ln124_2372 = xor i8 %t_15, i8 167" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6018 'xor' 'xor_ln124_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6019 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_239 = xor i8 %xor_ln124_2372, i8 %skey_load_15" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6019 'xor' 'xor_ln124_239' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6020 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_180, i32 2, i32 7" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6020 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6021 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_181, i32 2, i32 7" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6021 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6022 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = trunc i8 %xor_ln124_180" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6022 'trunc' 'trunc_ln230_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6023 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %xor_ln124_182, i32 2, i32 7" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6023 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6024 [1/1] (0.00ns)   --->   "%trunc_ln231_1 = trunc i8 %xor_ln124_181" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6024 'trunc' 'trunc_ln231_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6025 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %t_112, i32 2, i32 7" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6025 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6026 [1/1] (0.00ns)   --->   "%trunc_ln232_1 = trunc i8 %xor_ln124_182" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6026 'trunc' 'trunc_ln232_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6027 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %xor_ln117, i32 1, i32 6" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6027 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6028 [1/1] (0.00ns)   --->   "%trunc_ln233_1 = trunc i8 %t_112" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6028 'trunc' 'trunc_ln233_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6029 [1/1] (0.00ns)   --->   "%t_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln233_1, i6 %tmp_495" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6029 'bitconcatenate' 't_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6030 [1/1] (0.00ns)   --->   "%trunc_ln234_1 = trunc i8 %xor_ln124_191" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6030 'trunc' 'trunc_ln234_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6031 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln124_2337, i32 6" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 6031 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6032 [1/1] (0.00ns)   --->   "%trunc_ln242_1 = trunc i8 %xor_ln124_188" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 6032 'trunc' 'trunc_ln242_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6033 [1/1] (0.00ns)   --->   "%trunc_ln243_2 = trunc i8 %xor_ln124_189" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6033 'trunc' 'trunc_ln243_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6034 [1/1] (0.99ns)   --->   "%xor_ln124_246 = xor i8 %t_22, i8 170" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6034 'xor' 'xor_ln124_246' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_273)   --->   "%tmp_507 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_180, i32 3, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6035 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_273)   --->   "%t_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln228_2, i5 %tmp_507" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6036 'bitconcatenate' 't_33' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_274)   --->   "%tmp_508 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_181, i32 3, i32 7" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6037 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6038 [1/1] (0.00ns)   --->   "%trunc_ln229_2 = trunc i8 %xor_ln124_180" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6038 'trunc' 'trunc_ln229_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_274)   --->   "%t_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln229_2, i5 %tmp_508" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6039 'bitconcatenate' 't_34' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_275)   --->   "%tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_182, i32 3, i32 7" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6040 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_275)   --->   "%trunc_ln230_2 = trunc i8 %xor_ln124_181" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6041 'trunc' 'trunc_ln230_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_275)   --->   "%t_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln230_2, i5 %tmp_509" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6042 'bitconcatenate' 't_35' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_276)   --->   "%tmp_510 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %t_112, i32 3, i32 7" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6043 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_276)   --->   "%trunc_ln231_2 = trunc i8 %xor_ln124_182" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6044 'trunc' 'trunc_ln231_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6045 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_276)   --->   "%t_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln231_2, i5 %tmp_510" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6045 'bitconcatenate' 't_36' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_277)   --->   "%tmp_511 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %xor_ln117, i32 2, i32 6" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6046 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_277)   --->   "%trunc_ln232_2 = trunc i8 %t_112" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6047 'trunc' 'trunc_ln232_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_277)   --->   "%t_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln232_2, i5 %tmp_511" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6048 'bitconcatenate' 't_37' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_278)   --->   "%trunc_ln233_2 = trunc i8 %xor_ln124_191" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6049 'trunc' 'trunc_ln233_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_278)   --->   "%t_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln233_2, i6 %trunc_ln243_1" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6050 'bitconcatenate' 't_38' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6051 [1/1] (0.00ns)   --->   "%trunc_ln234_2 = trunc i8 %xor_ln124_189" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6051 'trunc' 'trunc_ln234_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_279)   --->   "%t_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1, i1 %tmp_488, i5 %trunc_ln234_2, i1 %tmp_487, i1 %tmp_505" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6052 'bitconcatenate' 't_39' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%trunc_ln242_2 = trunc i8 %xor_ln124_175" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 6053 'trunc' 'trunc_ln242_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%t_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln242_2, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 6054 'bitconcatenate' 't_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6055 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln124_2336, i32 5" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6055 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%trunc_ln243_3 = trunc i8 %xor_ln124_188" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6056 'trunc' 'trunc_ln243_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%t_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln243_3, i1 %tmp_486, i1 %tmp_504, i1 %tmp_520" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6057 'bitconcatenate' 't_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_273)   --->   "%xor_ln124_2374 = xor i8 %t_33, i8 19" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6058 'xor' 'xor_ln124_2374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6059 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_273 = xor i8 %xor_ln124_2374, i8 %skey_load_1" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6059 'xor' 'xor_ln124_273' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_274)   --->   "%xor_ln124_2375 = xor i8 %t_34, i8 20" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6060 'xor' 'xor_ln124_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6061 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_274 = xor i8 %xor_ln124_2375, i8 %skey_load_2" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6061 'xor' 'xor_ln124_274' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_275)   --->   "%xor_ln124_2376 = xor i8 %t_35, i8 26" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6062 'xor' 'xor_ln124_2376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6063 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_275 = xor i8 %xor_ln124_2376, i8 %skey_load_3" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6063 'xor' 'xor_ln124_275' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_276)   --->   "%xor_ln124_2377 = xor i8 %t_36, i8 46" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6064 'xor' 'xor_ln124_2377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6065 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_276 = xor i8 %xor_ln124_2377, i8 %skey_load_4" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6065 'xor' 'xor_ln124_276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_277)   --->   "%xor_ln124_2378 = xor i8 %t_37, i8 50" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6066 'xor' 'xor_ln124_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6067 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_277 = xor i8 %xor_ln124_2378, i8 %skey_load_5" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6067 'xor' 'xor_ln124_277' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_278)   --->   "%xor_ln124_2379 = xor i8 %t_38, i8 242" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6068 'xor' 'xor_ln124_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6069 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_278 = xor i8 %xor_ln124_2379, i8 %skey_load_6" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6069 'xor' 'xor_ln124_278' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_279)   --->   "%xor_ln124_2380 = xor i8 %t_39, i8 245" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6070 'xor' 'xor_ln124_2380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6071 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_279 = xor i8 %xor_ln124_2380, i8 %skey_load_7" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6071 'xor' 'xor_ln124_279' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%xor_ln124_2387 = xor i8 %t_46, i8 249" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6072 'xor' 'xor_ln124_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6073 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_286 = xor i8 %xor_ln124_2387, i8 %skey_load_14" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6073 'xor' 'xor_ln124_286' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%xor_ln124_2388 = xor i8 %t_47, i8 122" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6074 'xor' 'xor_ln124_2388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6075 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_287 = xor i8 %xor_ln124_2388, i8 %skey_load_15" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6075 'xor' 'xor_ln124_287' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6076 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_180, i32 4, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6076 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6077 [1/1] (0.00ns)   --->   "%t_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln227_3, i4 %tmp_521" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6077 'bitconcatenate' 't_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6078 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_181, i32 4, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6078 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6079 [1/1] (0.00ns)   --->   "%trunc_ln228_3 = trunc i8 %xor_ln124_180" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6079 'trunc' 'trunc_ln228_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6080 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_182, i32 4, i32 7" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6080 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6081 [1/1] (0.00ns)   --->   "%trunc_ln229_3 = trunc i8 %xor_ln124_181" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6081 'trunc' 'trunc_ln229_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6082 [1/1] (0.00ns)   --->   "%tmp_524 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %t_112, i32 4, i32 7" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6082 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6083 [1/1] (0.00ns)   --->   "%trunc_ln230_3 = trunc i8 %xor_ln124_182" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6083 'trunc' 'trunc_ln230_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6084 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %xor_ln117, i32 3, i32 6" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6084 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6085 [1/1] (0.00ns)   --->   "%trunc_ln231_3 = trunc i8 %t_112" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6085 'trunc' 'trunc_ln231_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6086 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %xor_ln124_190, i32 1, i32 5" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6086 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6087 [1/1] (0.00ns)   --->   "%trunc_ln232_3 = trunc i8 %xor_ln124_191" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6087 'trunc' 'trunc_ln232_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6088 [1/1] (0.00ns)   --->   "%trunc_ln233_3 = trunc i8 %xor_ln124_190" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6088 'trunc' 'trunc_ln233_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6089 [1/1] (0.00ns)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_190, i32 6" [src/dec.c:124]   --->   Operation 6089 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6090 [1/1] (0.00ns)   --->   "%trunc_ln234_3 = trunc i8 %xor_ln124_188" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6090 'trunc' 'trunc_ln234_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6091 [1/1] (0.99ns)   --->   "%xor_ln124_288 = xor i8 %t_48, i8 94" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6091 'xor' 'xor_ln124_288' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_320)   --->   "%tmp_539 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_181, i32 5, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6092 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6093 [1/1] (0.00ns)   --->   "%trunc_ln227_4 = trunc i8 %xor_ln124_180" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6093 'trunc' 'trunc_ln227_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_320)   --->   "%t_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln227_4, i3 %tmp_539" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6094 'bitconcatenate' 't_64' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_321)   --->   "%tmp_540 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_182, i32 5, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6095 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6096 [1/1] (0.00ns)   --->   "%trunc_ln228_4 = trunc i8 %xor_ln124_181" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6096 'trunc' 'trunc_ln228_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_321)   --->   "%t_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln228_4, i3 %tmp_540" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6097 'bitconcatenate' 't_65' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_322)   --->   "%tmp_541 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %t_112, i32 5, i32 7" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6098 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_322)   --->   "%trunc_ln229_4 = trunc i8 %xor_ln124_182" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6099 'trunc' 'trunc_ln229_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_322)   --->   "%t_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln229_4, i3 %tmp_541" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6100 'bitconcatenate' 't_66' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_323)   --->   "%tmp_542 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %xor_ln117, i32 4, i32 6" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6101 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_323)   --->   "%trunc_ln230_4 = trunc i8 %t_112" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6102 'trunc' 'trunc_ln230_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_323)   --->   "%t_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln230_4, i3 %tmp_542" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6103 'bitconcatenate' 't_67' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_324)   --->   "%tmp_543 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_190, i32 2, i32 5" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6104 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_324)   --->   "%trunc_ln231_4 = trunc i8 %xor_ln124_191" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6105 'trunc' 'trunc_ln231_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_324)   --->   "%t_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln231_4, i4 %tmp_543" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6106 'bitconcatenate' 't_68' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_325)   --->   "%trunc_ln232_4 = trunc i8 %xor_ln124_190" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6107 'trunc' 'trunc_ln232_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_325)   --->   "%t_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i5, i2 %trunc_ln232_4, i1 %tmp_488, i5 %trunc_ln234_2" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6108 'bitconcatenate' 't_69' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6109 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_190, i32 6, i32 7" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6109 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_326)   --->   "%t_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i1.i1, i2 %tmp_544, i4 %trunc_ln234_3, i1 %tmp_486, i1 %tmp_504" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6110 'bitconcatenate' 't_70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_327)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_189, i32 5" [src/dec.c:124]   --->   Operation 6111 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_327)   --->   "%t_71 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i1.i1.i1.i1, i1 %tmp_545, i3 %trunc_ln234_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519, i1 %tmp_538" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6112 'bitconcatenate' 't_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_328)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_166, i32 2" [src/dec.c:124]   --->   Operation 6113 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6114 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_180, i32 5, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6114 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_328)   --->   "%t_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln227_3, i3 %tmp_547, i1 %tmp_546" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6115 'bitconcatenate' 't_72' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_320)   --->   "%xor_ln124_2389 = xor i8 %t_64, i8 141" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6116 'xor' 'xor_ln124_2389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6117 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_320 = xor i8 %xor_ln124_2389, i8 %skey_load" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6117 'xor' 'xor_ln124_320' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_321)   --->   "%xor_ln124_2390 = xor i8 %t_65, i8 184" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6118 'xor' 'xor_ln124_2390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_321 = xor i8 %xor_ln124_2390, i8 %skey_load_1" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6119 'xor' 'xor_ln124_321' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_322)   --->   "%xor_ln124_2391 = xor i8 %t_66, i8 139" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6120 'xor' 'xor_ln124_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6121 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_322 = xor i8 %xor_ln124_2391, i8 %skey_load_2" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6121 'xor' 'xor_ln124_322' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_323)   --->   "%xor_ln124_2392 = xor i8 %t_67, i8 77" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6122 'xor' 'xor_ln124_2392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6123 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_323 = xor i8 %xor_ln124_2392, i8 %skey_load_3" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6123 'xor' 'xor_ln124_323' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_324)   --->   "%xor_ln124_2393 = xor i8 %t_68, i8 225" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6124 'xor' 'xor_ln124_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_324 = xor i8 %xor_ln124_2393, i8 %skey_load_4" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6125 'xor' 'xor_ln124_324' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_325)   --->   "%xor_ln124_2394 = xor i8 %t_69, i8 153" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6126 'xor' 'xor_ln124_2394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_325 = xor i8 %xor_ln124_2394, i8 %skey_load_5" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6127 'xor' 'xor_ln124_325' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_326)   --->   "%xor_ln124_2395 = xor i8 %t_70, i8 89" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6128 'xor' 'xor_ln124_2395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6129 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_326 = xor i8 %xor_ln124_2395, i8 %skey_load_6" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6129 'xor' 'xor_ln124_326' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_327)   --->   "%xor_ln124_2396 = xor i8 %t_71, i8 58" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6130 'xor' 'xor_ln124_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_327 = xor i8 %xor_ln124_2396, i8 %skey_load_7" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6131 'xor' 'xor_ln124_327' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_328)   --->   "%xor_ln124_2397 = xor i8 %t_72, i8 126" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6132 'xor' 'xor_ln124_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6133 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_328 = xor i8 %xor_ln124_2397, i8 %skey_load_8" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6133 'xor' 'xor_ln124_328' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6134 [1/1] (0.00ns)   --->   "%tmp_556 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_182, i32 6, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6134 'partselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6135 [1/1] (0.00ns)   --->   "%trunc_ln227_5 = trunc i8 %xor_ln124_181" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6135 'trunc' 'trunc_ln227_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6136 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %t_112, i32 6, i32 7" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6136 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6137 [1/1] (0.00ns)   --->   "%trunc_ln228_5 = trunc i8 %xor_ln124_182" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6137 'trunc' 'trunc_ln228_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6138 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %xor_ln117, i32 5, i32 6" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6138 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6139 [1/1] (0.00ns)   --->   "%trunc_ln229_5 = trunc i8 %t_112" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6139 'trunc' 'trunc_ln229_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6140 [1/1] (0.00ns)   --->   "%tmp_559 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_190, i32 3, i32 5" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6140 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6141 [1/1] (0.00ns)   --->   "%trunc_ln230_5 = trunc i8 %xor_ln124_191" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6141 'trunc' 'trunc_ln230_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6142 [1/1] (0.00ns)   --->   "%t_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln230_5, i3 %tmp_559" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6142 'bitconcatenate' 't_83' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6143 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %xor_ln124_189, i32 1, i32 4" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6143 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6144 [1/1] (0.00ns)   --->   "%trunc_ln231_5 = trunc i8 %xor_ln124_190" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6144 'trunc' 'trunc_ln231_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6145 [1/1] (0.00ns)   --->   "%trunc_ln232_5 = trunc i8 %xor_ln124_189" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6145 'trunc' 'trunc_ln232_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6146 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_189, i32 5, i32 6" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6146 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6147 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_188, i32 4" [src/dec.c:124]   --->   Operation 6147 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6148 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_181, i32 6, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6148 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6149 [1/1] (0.99ns)   --->   "%xor_ln124_339 = xor i8 %t_83, i8 203" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6149 'xor' 'xor_ln124_339' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_368)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %t_112, i32 7" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6150 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6151 [1/1] (0.00ns)   --->   "%trunc_ln227_6 = trunc i8 %xor_ln124_182" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6151 'trunc' 'trunc_ln227_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_368)   --->   "%t_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln227_6, i1 %tmp_575" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6152 'bitconcatenate' 't_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_369)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln117, i32 6" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6153 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_369)   --->   "%trunc_ln228_6 = trunc i8 %t_112" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6154 'trunc' 'trunc_ln228_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_369)   --->   "%t_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln228_6, i1 %tmp_576" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6155 'bitconcatenate' 't_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_370)   --->   "%tmp_577 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_190, i32 4, i32 5" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6156 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_370)   --->   "%trunc_ln229_6 = trunc i8 %xor_ln124_191" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6157 'trunc' 'trunc_ln229_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_370)   --->   "%t_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln229_6, i2 %tmp_577" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6158 'bitconcatenate' 't_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_371)   --->   "%tmp_578 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_189, i32 2, i32 4" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6159 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_371)   --->   "%trunc_ln230_6 = trunc i8 %xor_ln124_190" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6160 'trunc' 'trunc_ln230_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_371)   --->   "%t_99 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %trunc_ln230_6, i1 %tmp_488, i3 %tmp_578" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6161 'bitconcatenate' 't_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_372)   --->   "%trunc_ln231_6 = trunc i8 %xor_ln124_189" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6162 'trunc' 'trunc_ln231_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_372)   --->   "%t_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %trunc_ln231_6, i2 %tmp_544, i4 %trunc_ln234_3" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6163 'bitconcatenate' 't_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6164 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_189, i32 5, i32 7" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6164 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_374)   --->   "%tmp_580 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_188, i32 4, i32 5" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6165 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_374)   --->   "%t_102 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i1.i1.i1.i1, i2 %tmp_580, i2 %trunc_ln234_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6166 'bitconcatenate' 't_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6167 [1/1] (0.00ns)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_180, i32 4" [src/dec.c:124]   --->   Operation 6167 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6168 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_182, i32 7" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6168 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_383)   --->   "%trunc_ln243_7 = trunc i8 %xor_ln124_172" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6169 'trunc' 'trunc_ln243_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_383)   --->   "%t_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %trunc_ln243_7, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573, i1 %tmp_592" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6170 'bitconcatenate' 't_111' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_368)   --->   "%xor_ln124_2405 = xor i8 %t_96, i8 122" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6171 'xor' 'xor_ln124_2405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_368 = xor i8 %xor_ln124_2405, i8 %skey_load" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6172 'xor' 'xor_ln124_368' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_369)   --->   "%xor_ln124_2406 = xor i8 %t_97, i8 223" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6173 'xor' 'xor_ln124_2406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6174 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_369 = xor i8 %xor_ln124_2406, i8 %skey_load_1" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6174 'xor' 'xor_ln124_369' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_370)   --->   "%xor_ln124_2407 = xor i8 %t_98, i8 101" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6175 'xor' 'xor_ln124_2407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_370 = xor i8 %xor_ln124_2407, i8 %skey_load_2" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6176 'xor' 'xor_ln124_370' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_371)   --->   "%xor_ln124_2408 = xor i8 %t_99, i8 130" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6177 'xor' 'xor_ln124_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_371 = xor i8 %xor_ln124_2408, i8 %skey_load_3" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6178 'xor' 'xor_ln124_371' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_372)   --->   "%xor_ln124_2409 = xor i8 %t_100, i8 22" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6179 'xor' 'xor_ln124_2409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6180 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_372 = xor i8 %xor_ln124_2409, i8 %skey_load_4" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6180 'xor' 'xor_ln124_372' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_374)   --->   "%xor_ln124_2411 = xor i8 %t_102, i8 62" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6181 'xor' 'xor_ln124_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6182 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_374 = xor i8 %xor_ln124_2411, i8 %skey_load_6" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6182 'xor' 'xor_ln124_374' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_383)   --->   "%xor_ln124_2420 = xor i8 %t_111, i8 102" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6183 'xor' 'xor_ln124_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6184 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_383 = xor i8 %xor_ln124_2420, i8 %skey_load_15" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6184 'xor' 'xor_ln124_383' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6185 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_190, i32 5" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6185 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6186 [1/1] (0.00ns)   --->   "%trunc_ln228_7 = trunc i8 %xor_ln124_191" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6186 'trunc' 'trunc_ln228_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6187 [1/1] (0.00ns)   --->   "%t_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln228_7, i1 %tmp_593" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 6187 'bitconcatenate' 't_113' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6188 [1/1] (0.00ns)   --->   "%tmp_594 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %xor_ln124_189, i32 3, i32 4" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6188 'partselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6189 [1/1] (0.00ns)   --->   "%trunc_ln229_7 = trunc i8 %xor_ln124_190" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6189 'trunc' 'trunc_ln229_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6190 [1/1] (0.00ns)   --->   "%t_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i2, i5 %trunc_ln229_7, i1 %tmp_488, i2 %tmp_594" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 6190 'bitconcatenate' 't_114' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6191 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_188, i32 1, i32 3" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6191 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6192 [1/1] (0.00ns)   --->   "%trunc_ln230_7 = trunc i8 %xor_ln124_189" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6192 'trunc' 'trunc_ln230_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6193 [1/1] (0.00ns)   --->   "%t_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i3, i3 %trunc_ln230_7, i2 %tmp_544, i3 %tmp_595" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 6193 'bitconcatenate' 't_115' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6194 [1/1] (0.00ns)   --->   "%trunc_ln231_7 = trunc i8 %xor_ln124_188" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6194 'trunc' 'trunc_ln231_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6195 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %xor_ln124_188, i32 4, i32 6" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6195 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6196 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_181, i32 5" [src/dec.c:124]   --->   Operation 6196 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6197 [1/1] (0.00ns)   --->   "%t_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln227_6, i1 %tmp_599" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6197 'bitconcatenate' 't_120' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln124_2286, i32 3" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 6198 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_393)   --->   "%t_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln228_4, i1 %tmp_583, i1 %tmp_582, i1 %tmp_600" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 6199 'bitconcatenate' 't_121' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6200 [1/1] (0.00ns)   --->   "%t_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i1.i1.i1, i3 %trunc_ln229_2, i2 %tmp_564, i1 %tmp_563, i1 %tmp_584, i1 %tmp_480" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 6200 'bitconcatenate' 't_122' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6201 [1/1] (0.00ns)   --->   "%t_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i2.i1.i1, i1 %trunc_ln230, i3 %tmp_547, i2 %tmp_565, i1 %xor_ln124_2118, i1 %tmp_601" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 6201 'bitconcatenate' 't_123' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6202 [1/1] (0.99ns)   --->   "%xor_ln124_384 = xor i8 %t_112, i8 80" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6202 'xor' 'xor_ln124_384' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6203 [1/1] (0.99ns)   --->   "%xor_ln124_385 = xor i8 %t_113, i8 182" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6203 'xor' 'xor_ln124_385' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6204 [1/1] (0.99ns)   --->   "%xor_ln124_386 = xor i8 %t_114, i8 49" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6204 'xor' 'xor_ln124_386' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6205 [1/1] (0.99ns)   --->   "%xor_ln124_387 = xor i8 %t_115, i8 80" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6205 'xor' 'xor_ln124_387' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6206 [1/1] (0.99ns)   --->   "%xor_ln124_392 = xor i8 %t_120, i8 16" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6206 'xor' 'xor_ln124_392' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6207 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_393 = xor i8 %t_121, i8 82" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6207 'xor' 'xor_ln124_393' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6208 [1/1] (0.99ns)   --->   "%xor_ln124_394 = xor i8 %t_122, i8 176" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6208 'xor' 'xor_ln124_394' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6209 [1/1] (0.99ns)   --->   "%xor_ln124_395 = xor i8 %t_123, i8 152" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6209 'xor' 'xor_ln124_395' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6210 [1/1] (0.99ns)   --->   "%xor_ln124_408 = xor i8 %ct_load, i8 %xor_ln124_392" [src/dec.c:124]   --->   Operation 6210 'xor' 'xor_ln124_408' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6211 [1/1] (0.99ns)   --->   "%xor_ln124_409 = xor i8 %ct_load_1, i8 %xor_ln124_393" [src/dec.c:124]   --->   Operation 6211 'xor' 'xor_ln124_409' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6212 [1/1] (0.99ns)   --->   "%xor_ln124_410 = xor i8 %ct_load_2, i8 %xor_ln124_394" [src/dec.c:124]   --->   Operation 6212 'xor' 'xor_ln124_410' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6213 [1/1] (0.99ns)   --->   "%xor_ln124_411 = xor i8 %ct_load_3, i8 %xor_ln124_395" [src/dec.c:124]   --->   Operation 6213 'xor' 'xor_ln124_411' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6214 [1/1] (0.00ns)   --->   "%zext_ln150_12 = zext i8 %xor_ln124_408" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6214 'zext' 'zext_ln150_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6215 [1/1] (0.00ns)   --->   "%clefia_s0_addr_48 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_12" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6215 'getelementptr' 'clefia_s0_addr_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6216 [2/2] (3.25ns)   --->   "%z_96 = load i8 %clefia_s0_addr_48" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6216 'load' 'z_96' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6217 [1/1] (0.00ns)   --->   "%zext_ln151_12 = zext i8 %xor_ln124_409" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6217 'zext' 'zext_ln151_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6218 [1/1] (0.00ns)   --->   "%clefia_s1_addr_48 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_12" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6218 'getelementptr' 'clefia_s1_addr_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6219 [2/2] (3.25ns)   --->   "%z_97 = load i8 %clefia_s1_addr_48" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6219 'load' 'z_97' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6220 [1/1] (0.00ns)   --->   "%zext_ln152_12 = zext i8 %xor_ln124_410" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6220 'zext' 'zext_ln152_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6221 [1/1] (0.00ns)   --->   "%clefia_s0_addr_49 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_12" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6221 'getelementptr' 'clefia_s0_addr_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6222 [2/2] (3.25ns)   --->   "%z_98 = load i8 %clefia_s0_addr_49" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6222 'load' 'z_98' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6223 [1/1] (0.00ns)   --->   "%zext_ln153_12 = zext i8 %xor_ln124_411" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6223 'zext' 'zext_ln153_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6224 [1/1] (0.00ns)   --->   "%clefia_s1_addr_49 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_12" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6224 'getelementptr' 'clefia_s1_addr_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6225 [2/2] (3.25ns)   --->   "%z_99 = load i8 %clefia_s1_addr_49" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6225 'load' 'z_99' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6226 [1/1] (0.99ns)   --->   "%xor_ln124_424 = xor i8 %xor_ln124_420, i8 %xor_ln124_384" [src/dec.c:124]   --->   Operation 6226 'xor' 'xor_ln124_424' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6227 [1/1] (0.99ns)   --->   "%xor_ln124_425 = xor i8 %xor_ln124_421, i8 %xor_ln124_385" [src/dec.c:124]   --->   Operation 6227 'xor' 'xor_ln124_425' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6228 [1/1] (0.99ns)   --->   "%xor_ln124_426 = xor i8 %xor_ln124_422, i8 %xor_ln124_386" [src/dec.c:124]   --->   Operation 6228 'xor' 'xor_ln124_426' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6229 [1/1] (0.99ns)   --->   "%xor_ln124_427 = xor i8 %xor_ln124_423, i8 %xor_ln124_387" [src/dec.c:124]   --->   Operation 6229 'xor' 'xor_ln124_427' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 6230 [1/1] (0.00ns)   --->   "%zext_ln150_13 = zext i8 %xor_ln124_424" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6230 'zext' 'zext_ln150_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6231 [1/1] (0.00ns)   --->   "%clefia_s0_addr_52 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_13" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6231 'getelementptr' 'clefia_s0_addr_52' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6232 [2/2] (3.25ns)   --->   "%z_104 = load i8 %clefia_s0_addr_52" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6232 'load' 'z_104' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6233 [1/1] (0.00ns)   --->   "%zext_ln151_13 = zext i8 %xor_ln124_425" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6233 'zext' 'zext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6234 [1/1] (0.00ns)   --->   "%clefia_s1_addr_52 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_13" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6234 'getelementptr' 'clefia_s1_addr_52' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6235 [2/2] (3.25ns)   --->   "%z_105 = load i8 %clefia_s1_addr_52" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6235 'load' 'z_105' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6236 [1/1] (0.00ns)   --->   "%zext_ln152_13 = zext i8 %xor_ln124_426" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6236 'zext' 'zext_ln152_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6237 [1/1] (0.00ns)   --->   "%clefia_s0_addr_53 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_13" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6237 'getelementptr' 'clefia_s0_addr_53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6238 [2/2] (3.25ns)   --->   "%z_106 = load i8 %clefia_s0_addr_53" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6238 'load' 'z_106' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 6239 [1/1] (0.00ns)   --->   "%zext_ln153_13 = zext i8 %xor_ln124_427" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6239 'zext' 'zext_ln153_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6240 [1/1] (0.00ns)   --->   "%clefia_s1_addr_53 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_13" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6240 'getelementptr' 'clefia_s1_addr_53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 6241 [2/2] (3.25ns)   --->   "%z_107 = load i8 %clefia_s1_addr_53" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6241 'load' 'z_107' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 53 <SV = 52> <Delay = 6.74>
ST_53 : Operation 6242 [1/1] (0.00ns)   --->   "%rk_addr_22 = getelementptr i8 %rk, i64 0, i64 22" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6242 'getelementptr' 'rk_addr_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6243 [1/1] (0.99ns)   --->   "%xor_ln124_206 = xor i8 %xor_ln124_190, i8 199" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6243 'xor' 'xor_ln124_206' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6244 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_206, i8 %rk_addr_22" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6244 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_53 : Operation 6245 [1/1] (0.00ns)   --->   "%rk_addr_23 = getelementptr i8 %rk, i64 0, i64 23" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6245 'getelementptr' 'rk_addr_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6246 [1/1] (0.99ns)   --->   "%xor_ln124_207 = xor i8 %xor_ln124_191, i8 101" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6246 'xor' 'xor_ln124_207' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6247 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_207, i8 %rk_addr_23" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6247 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_53 : Operation 6248 [1/2] (3.25ns)   --->   "%z_96 = load i8 %clefia_s0_addr_48" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6248 'load' 'z_96' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6249 [1/2] (3.25ns)   --->   "%z_97 = load i8 %clefia_s1_addr_48" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6249 'load' 'z_97' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6250 [1/2] (3.25ns)   --->   "%z_98 = load i8 %clefia_s0_addr_49" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6250 'load' 'z_98' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6251 [1/2] (3.25ns)   --->   "%z_99 = load i8 %clefia_s1_addr_49" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6251 'load' 'z_99' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_240)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_97, i32 7" [src/dec.c:131]   --->   Operation 6252 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_240)   --->   "%xor_ln132_240 = xor i8 %z_97, i8 14" [src/dec.c:132]   --->   Operation 6253 'xor' 'xor_ln132_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6254 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_240 = select i1 %tmp_608, i8 %xor_ln132_240, i8 %z_97" [src/dec.c:131]   --->   Operation 6254 'select' 'select_ln131_240' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6255 [1/1] (0.00ns)   --->   "%trunc_ln134_913 = trunc i8 %select_ln131_240" [src/dec.c:134]   --->   Operation 6255 'trunc' 'trunc_ln134_913' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6256 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_240, i32 7" [src/dec.c:134]   --->   Operation 6256 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6257 [1/1] (0.00ns)   --->   "%x_assign_144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_913, i1 %tmp_609" [src/dec.c:134]   --->   Operation 6257 'bitconcatenate' 'x_assign_144' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_241)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_98, i32 7" [src/dec.c:131]   --->   Operation 6258 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_241)   --->   "%xor_ln132_241 = xor i8 %z_98, i8 14" [src/dec.c:132]   --->   Operation 6259 'xor' 'xor_ln132_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6260 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_241 = select i1 %tmp_610, i8 %xor_ln132_241, i8 %z_98" [src/dec.c:131]   --->   Operation 6260 'select' 'select_ln131_241' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6261 [1/1] (0.00ns)   --->   "%trunc_ln134_914 = trunc i8 %select_ln131_241" [src/dec.c:134]   --->   Operation 6261 'trunc' 'trunc_ln134_914' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6262 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_241, i32 7" [src/dec.c:134]   --->   Operation 6262 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6263 [1/1] (0.00ns)   --->   "%x_assign_145 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_914, i1 %tmp_611" [src/dec.c:134]   --->   Operation 6263 'bitconcatenate' 'x_assign_145' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_242)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_241, i32 6" [src/dec.c:131]   --->   Operation 6264 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_242)   --->   "%xor_ln132_242 = xor i8 %x_assign_145, i8 14" [src/dec.c:132]   --->   Operation 6265 'xor' 'xor_ln132_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6266 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_242 = select i1 %tmp_612, i8 %xor_ln132_242, i8 %x_assign_145" [src/dec.c:131]   --->   Operation 6266 'select' 'select_ln131_242' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6267 [1/1] (0.00ns)   --->   "%trunc_ln134_915 = trunc i8 %select_ln131_242" [src/dec.c:134]   --->   Operation 6267 'trunc' 'trunc_ln134_915' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6268 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_242, i32 7" [src/dec.c:134]   --->   Operation 6268 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6269 [1/1] (0.00ns)   --->   "%or_ln134_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_915, i1 %tmp_613" [src/dec.c:134]   --->   Operation 6269 'bitconcatenate' 'or_ln134_95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_243)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_99, i32 7" [src/dec.c:131]   --->   Operation 6270 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6271 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_243)   --->   "%xor_ln132_243 = xor i8 %z_99, i8 14" [src/dec.c:132]   --->   Operation 6271 'xor' 'xor_ln132_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6272 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_243 = select i1 %tmp_614, i8 %xor_ln132_243, i8 %z_99" [src/dec.c:131]   --->   Operation 6272 'select' 'select_ln131_243' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6273 [1/1] (0.00ns)   --->   "%trunc_ln134_916 = trunc i8 %select_ln131_243" [src/dec.c:134]   --->   Operation 6273 'trunc' 'trunc_ln134_916' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6274 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_243, i32 7" [src/dec.c:134]   --->   Operation 6274 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6275 [1/1] (0.00ns)   --->   "%x_assign_146 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_916, i1 %tmp_615" [src/dec.c:134]   --->   Operation 6275 'bitconcatenate' 'x_assign_146' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_244)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_243, i32 6" [src/dec.c:131]   --->   Operation 6276 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_244)   --->   "%xor_ln132_244 = xor i8 %x_assign_146, i8 14" [src/dec.c:132]   --->   Operation 6277 'xor' 'xor_ln132_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6278 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_244 = select i1 %tmp_616, i8 %xor_ln132_244, i8 %x_assign_146" [src/dec.c:131]   --->   Operation 6278 'select' 'select_ln131_244' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6279 [1/1] (0.00ns)   --->   "%trunc_ln134_917 = trunc i8 %select_ln131_244" [src/dec.c:134]   --->   Operation 6279 'trunc' 'trunc_ln134_917' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6280 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_244, i32 7" [src/dec.c:134]   --->   Operation 6280 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6281 [1/1] (0.00ns)   --->   "%or_ln134_96 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_917, i1 %tmp_617" [src/dec.c:134]   --->   Operation 6281 'bitconcatenate' 'or_ln134_96' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_245)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_96, i32 7" [src/dec.c:131]   --->   Operation 6282 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_245)   --->   "%xor_ln132_245 = xor i8 %z_96, i8 14" [src/dec.c:132]   --->   Operation 6283 'xor' 'xor_ln132_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6284 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_245 = select i1 %tmp_618, i8 %xor_ln132_245, i8 %z_96" [src/dec.c:131]   --->   Operation 6284 'select' 'select_ln131_245' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6285 [1/1] (0.00ns)   --->   "%trunc_ln134_918 = trunc i8 %select_ln131_245" [src/dec.c:134]   --->   Operation 6285 'trunc' 'trunc_ln134_918' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6286 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_245, i32 7" [src/dec.c:134]   --->   Operation 6286 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6287 [1/1] (0.00ns)   --->   "%x_assign_147 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_918, i1 %tmp_619" [src/dec.c:134]   --->   Operation 6287 'bitconcatenate' 'x_assign_147' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_246)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_245, i32 6" [src/dec.c:131]   --->   Operation 6288 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_246)   --->   "%xor_ln132_246 = xor i8 %x_assign_147, i8 14" [src/dec.c:132]   --->   Operation 6289 'xor' 'xor_ln132_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6290 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_246 = select i1 %tmp_620, i8 %xor_ln132_246, i8 %x_assign_147" [src/dec.c:131]   --->   Operation 6290 'select' 'select_ln131_246' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6291 [1/1] (0.00ns)   --->   "%trunc_ln134_919 = trunc i8 %select_ln131_246" [src/dec.c:134]   --->   Operation 6291 'trunc' 'trunc_ln134_919' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6292 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_246, i32 7" [src/dec.c:134]   --->   Operation 6292 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6293 [1/1] (0.00ns)   --->   "%or_ln134_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_919, i1 %tmp_621" [src/dec.c:134]   --->   Operation 6293 'bitconcatenate' 'or_ln134_97' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6294 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_247)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_240, i32 6" [src/dec.c:131]   --->   Operation 6294 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_247)   --->   "%xor_ln132_247 = xor i8 %x_assign_144, i8 14" [src/dec.c:132]   --->   Operation 6295 'xor' 'xor_ln132_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6296 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_247 = select i1 %tmp_622, i8 %xor_ln132_247, i8 %x_assign_144" [src/dec.c:131]   --->   Operation 6296 'select' 'select_ln131_247' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6297 [1/1] (0.00ns)   --->   "%trunc_ln134_920 = trunc i8 %select_ln131_247" [src/dec.c:134]   --->   Operation 6297 'trunc' 'trunc_ln134_920' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6298 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_247, i32 7" [src/dec.c:134]   --->   Operation 6298 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6299 [1/1] (0.00ns)   --->   "%or_ln134_98 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_920, i1 %tmp_623" [src/dec.c:134]   --->   Operation 6299 'bitconcatenate' 'or_ln134_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2422)   --->   "%xor_ln124_2421 = xor i8 %ct_load_4, i8 %skey_load_16" [src/dec.c:124]   --->   Operation 6300 'xor' 'xor_ln124_2421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6301 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2422 = xor i8 %xor_ln124_2421, i8 %z_96" [src/dec.c:124]   --->   Operation 6301 'xor' 'xor_ln124_2422' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_412)   --->   "%xor_ln124_2423 = xor i8 %x_assign_146, i8 %or_ln134_95" [src/dec.c:124]   --->   Operation 6302 'xor' 'xor_ln124_2423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_412)   --->   "%xor_ln124_2424 = xor i8 %x_assign_144, i8 %or_ln134_96" [src/dec.c:124]   --->   Operation 6303 'xor' 'xor_ln124_2424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_412)   --->   "%xor_ln124_2425 = xor i8 %xor_ln124_2424, i8 %xor_ln124_2423" [src/dec.c:124]   --->   Operation 6304 'xor' 'xor_ln124_2425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6305 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_412 = xor i8 %xor_ln124_2425, i8 %xor_ln124_2422" [src/dec.c:124]   --->   Operation 6305 'xor' 'xor_ln124_412' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2427)   --->   "%xor_ln124_2426 = xor i8 %ct_load_5, i8 %skey_load_17" [src/dec.c:124]   --->   Operation 6306 'xor' 'xor_ln124_2426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6307 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2427 = xor i8 %xor_ln124_2426, i8 %z_97" [src/dec.c:124]   --->   Operation 6307 'xor' 'xor_ln124_2427' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_413)   --->   "%xor_ln124_2428 = xor i8 %x_assign_145, i8 %or_ln134_95" [src/dec.c:124]   --->   Operation 6308 'xor' 'xor_ln124_2428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_413)   --->   "%xor_ln124_2429 = xor i8 %x_assign_147, i8 %or_ln134_96" [src/dec.c:124]   --->   Operation 6309 'xor' 'xor_ln124_2429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_413)   --->   "%xor_ln124_2430 = xor i8 %xor_ln124_2429, i8 %xor_ln124_2428" [src/dec.c:124]   --->   Operation 6310 'xor' 'xor_ln124_2430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6311 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_413 = xor i8 %xor_ln124_2430, i8 %xor_ln124_2427" [src/dec.c:124]   --->   Operation 6311 'xor' 'xor_ln124_413' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2432)   --->   "%xor_ln124_2431 = xor i8 %skey_load_18, i8 %ct_load_6" [src/dec.c:124]   --->   Operation 6312 'xor' 'xor_ln124_2431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6313 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2432 = xor i8 %xor_ln124_2431, i8 %z_98" [src/dec.c:124]   --->   Operation 6313 'xor' 'xor_ln124_2432' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_414)   --->   "%xor_ln124_2433 = xor i8 %or_ln134_98, i8 %x_assign_146" [src/dec.c:124]   --->   Operation 6314 'xor' 'xor_ln124_2433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_414)   --->   "%xor_ln124_2434 = xor i8 %or_ln134_97, i8 %x_assign_144" [src/dec.c:124]   --->   Operation 6315 'xor' 'xor_ln124_2434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_414)   --->   "%xor_ln124_2435 = xor i8 %xor_ln124_2434, i8 %xor_ln124_2433" [src/dec.c:124]   --->   Operation 6316 'xor' 'xor_ln124_2435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6317 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_414 = xor i8 %xor_ln124_2435, i8 %xor_ln124_2432" [src/dec.c:124]   --->   Operation 6317 'xor' 'xor_ln124_414' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2437)   --->   "%xor_ln124_2436 = xor i8 %skey_load_19, i8 %ct_load_7" [src/dec.c:124]   --->   Operation 6318 'xor' 'xor_ln124_2436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6319 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2437 = xor i8 %xor_ln124_2436, i8 %z_99" [src/dec.c:124]   --->   Operation 6319 'xor' 'xor_ln124_2437' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_415)   --->   "%xor_ln124_2438 = xor i8 %x_assign_145, i8 %or_ln134_98" [src/dec.c:124]   --->   Operation 6320 'xor' 'xor_ln124_2438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_415)   --->   "%xor_ln124_2439 = xor i8 %or_ln134_97, i8 %x_assign_147" [src/dec.c:124]   --->   Operation 6321 'xor' 'xor_ln124_2439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_415)   --->   "%xor_ln124_2440 = xor i8 %xor_ln124_2439, i8 %xor_ln124_2438" [src/dec.c:124]   --->   Operation 6322 'xor' 'xor_ln124_2440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6323 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_415 = xor i8 %xor_ln124_2440, i8 %xor_ln124_2437" [src/dec.c:124]   --->   Operation 6323 'xor' 'xor_ln124_415' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6324 [1/2] (3.25ns)   --->   "%z_104 = load i8 %clefia_s0_addr_52" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6324 'load' 'z_104' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6325 [1/2] (3.25ns)   --->   "%z_105 = load i8 %clefia_s1_addr_52" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6325 'load' 'z_105' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6326 [1/2] (3.25ns)   --->   "%z_106 = load i8 %clefia_s0_addr_53" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6326 'load' 'z_106' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6327 [1/2] (3.25ns)   --->   "%z_107 = load i8 %clefia_s1_addr_53" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6327 'load' 'z_107' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_53 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_260)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_105, i32 7" [src/dec.c:131]   --->   Operation 6328 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_260)   --->   "%xor_ln132_260 = xor i8 %z_105, i8 14" [src/dec.c:132]   --->   Operation 6329 'xor' 'xor_ln132_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6330 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_260 = select i1 %tmp_648, i8 %xor_ln132_260, i8 %z_105" [src/dec.c:131]   --->   Operation 6330 'select' 'select_ln131_260' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6331 [1/1] (0.00ns)   --->   "%trunc_ln134_933 = trunc i8 %select_ln131_260" [src/dec.c:134]   --->   Operation 6331 'trunc' 'trunc_ln134_933' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6332 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_260, i32 7" [src/dec.c:134]   --->   Operation 6332 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6333 [1/1] (0.00ns)   --->   "%x_assign_156 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_933, i1 %tmp_649" [src/dec.c:134]   --->   Operation 6333 'bitconcatenate' 'x_assign_156' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_261)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_106, i32 7" [src/dec.c:131]   --->   Operation 6334 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6335 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_261)   --->   "%xor_ln132_261 = xor i8 %z_106, i8 14" [src/dec.c:132]   --->   Operation 6335 'xor' 'xor_ln132_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6336 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_261 = select i1 %tmp_650, i8 %xor_ln132_261, i8 %z_106" [src/dec.c:131]   --->   Operation 6336 'select' 'select_ln131_261' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6337 [1/1] (0.00ns)   --->   "%trunc_ln134_934 = trunc i8 %select_ln131_261" [src/dec.c:134]   --->   Operation 6337 'trunc' 'trunc_ln134_934' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6338 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_261, i32 7" [src/dec.c:134]   --->   Operation 6338 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6339 [1/1] (0.00ns)   --->   "%x_assign_157 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_934, i1 %tmp_651" [src/dec.c:134]   --->   Operation 6339 'bitconcatenate' 'x_assign_157' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_262)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_261, i32 6" [src/dec.c:131]   --->   Operation 6340 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_262)   --->   "%xor_ln132_262 = xor i8 %x_assign_157, i8 14" [src/dec.c:132]   --->   Operation 6341 'xor' 'xor_ln132_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6342 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_262 = select i1 %tmp_652, i8 %xor_ln132_262, i8 %x_assign_157" [src/dec.c:131]   --->   Operation 6342 'select' 'select_ln131_262' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6343 [1/1] (0.00ns)   --->   "%trunc_ln134_935 = trunc i8 %select_ln131_262" [src/dec.c:134]   --->   Operation 6343 'trunc' 'trunc_ln134_935' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6344 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_262, i32 7" [src/dec.c:134]   --->   Operation 6344 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6345 [1/1] (0.00ns)   --->   "%or_ln134_103 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_935, i1 %tmp_653" [src/dec.c:134]   --->   Operation 6345 'bitconcatenate' 'or_ln134_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_263)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_107, i32 7" [src/dec.c:131]   --->   Operation 6346 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_263)   --->   "%xor_ln132_263 = xor i8 %z_107, i8 14" [src/dec.c:132]   --->   Operation 6347 'xor' 'xor_ln132_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6348 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_263 = select i1 %tmp_654, i8 %xor_ln132_263, i8 %z_107" [src/dec.c:131]   --->   Operation 6348 'select' 'select_ln131_263' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6349 [1/1] (0.00ns)   --->   "%trunc_ln134_936 = trunc i8 %select_ln131_263" [src/dec.c:134]   --->   Operation 6349 'trunc' 'trunc_ln134_936' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6350 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_263, i32 7" [src/dec.c:134]   --->   Operation 6350 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6351 [1/1] (0.00ns)   --->   "%x_assign_158 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_936, i1 %tmp_655" [src/dec.c:134]   --->   Operation 6351 'bitconcatenate' 'x_assign_158' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_264)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_263, i32 6" [src/dec.c:131]   --->   Operation 6352 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_264)   --->   "%xor_ln132_264 = xor i8 %x_assign_158, i8 14" [src/dec.c:132]   --->   Operation 6353 'xor' 'xor_ln132_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6354 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_264 = select i1 %tmp_656, i8 %xor_ln132_264, i8 %x_assign_158" [src/dec.c:131]   --->   Operation 6354 'select' 'select_ln131_264' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6355 [1/1] (0.00ns)   --->   "%trunc_ln134_937 = trunc i8 %select_ln131_264" [src/dec.c:134]   --->   Operation 6355 'trunc' 'trunc_ln134_937' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6356 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_264, i32 7" [src/dec.c:134]   --->   Operation 6356 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6357 [1/1] (0.00ns)   --->   "%or_ln134_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_937, i1 %tmp_657" [src/dec.c:134]   --->   Operation 6357 'bitconcatenate' 'or_ln134_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_265)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_104, i32 7" [src/dec.c:131]   --->   Operation 6358 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_265)   --->   "%xor_ln132_265 = xor i8 %z_104, i8 14" [src/dec.c:132]   --->   Operation 6359 'xor' 'xor_ln132_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6360 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_265 = select i1 %tmp_658, i8 %xor_ln132_265, i8 %z_104" [src/dec.c:131]   --->   Operation 6360 'select' 'select_ln131_265' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6361 [1/1] (0.00ns)   --->   "%trunc_ln134_938 = trunc i8 %select_ln131_265" [src/dec.c:134]   --->   Operation 6361 'trunc' 'trunc_ln134_938' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6362 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_265, i32 7" [src/dec.c:134]   --->   Operation 6362 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6363 [1/1] (0.00ns)   --->   "%x_assign_159 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_938, i1 %tmp_659" [src/dec.c:134]   --->   Operation 6363 'bitconcatenate' 'x_assign_159' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_266)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_265, i32 6" [src/dec.c:131]   --->   Operation 6364 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_266)   --->   "%xor_ln132_266 = xor i8 %x_assign_159, i8 14" [src/dec.c:132]   --->   Operation 6365 'xor' 'xor_ln132_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6366 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_266 = select i1 %tmp_660, i8 %xor_ln132_266, i8 %x_assign_159" [src/dec.c:131]   --->   Operation 6366 'select' 'select_ln131_266' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6367 [1/1] (0.00ns)   --->   "%trunc_ln134_939 = trunc i8 %select_ln131_266" [src/dec.c:134]   --->   Operation 6367 'trunc' 'trunc_ln134_939' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6368 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_266, i32 7" [src/dec.c:134]   --->   Operation 6368 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6369 [1/1] (0.00ns)   --->   "%or_ln134_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_939, i1 %tmp_661" [src/dec.c:134]   --->   Operation 6369 'bitconcatenate' 'or_ln134_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_267)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_260, i32 6" [src/dec.c:131]   --->   Operation 6370 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_267)   --->   "%xor_ln132_267 = xor i8 %x_assign_156, i8 14" [src/dec.c:132]   --->   Operation 6371 'xor' 'xor_ln132_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6372 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_267 = select i1 %tmp_662, i8 %xor_ln132_267, i8 %x_assign_156" [src/dec.c:131]   --->   Operation 6372 'select' 'select_ln131_267' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 6373 [1/1] (0.00ns)   --->   "%trunc_ln134_940 = trunc i8 %select_ln131_267" [src/dec.c:134]   --->   Operation 6373 'trunc' 'trunc_ln134_940' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6374 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_267, i32 7" [src/dec.c:134]   --->   Operation 6374 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6375 [1/1] (0.00ns)   --->   "%or_ln134_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_940, i1 %tmp_663" [src/dec.c:134]   --->   Operation 6375 'bitconcatenate' 'or_ln134_106' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_428)   --->   "%xor_ln124_2461 = xor i8 %z_104, i8 %x_assign_158" [src/dec.c:124]   --->   Operation 6376 'xor' 'xor_ln124_2461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_428)   --->   "%xor_ln124_2462 = xor i8 %xor_ln124_2461, i8 %ct_load" [src/dec.c:124]   --->   Operation 6377 'xor' 'xor_ln124_2462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_428)   --->   "%xor_ln124_2463 = xor i8 %x_assign_156, i8 %or_ln134_104" [src/dec.c:124]   --->   Operation 6378 'xor' 'xor_ln124_2463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_428)   --->   "%xor_ln124_2464 = xor i8 %xor_ln124_2463, i8 %or_ln134_103" [src/dec.c:124]   --->   Operation 6379 'xor' 'xor_ln124_2464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6380 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_428 = xor i8 %xor_ln124_2464, i8 %xor_ln124_2462" [src/dec.c:124]   --->   Operation 6380 'xor' 'xor_ln124_428' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_429)   --->   "%xor_ln124_2465 = xor i8 %z_105, i8 %x_assign_157" [src/dec.c:124]   --->   Operation 6381 'xor' 'xor_ln124_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_429)   --->   "%xor_ln124_2466 = xor i8 %xor_ln124_2465, i8 %ct_load_1" [src/dec.c:124]   --->   Operation 6382 'xor' 'xor_ln124_2466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_429)   --->   "%xor_ln124_2467 = xor i8 %x_assign_159, i8 %or_ln134_104" [src/dec.c:124]   --->   Operation 6383 'xor' 'xor_ln124_2467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_429)   --->   "%xor_ln124_2468 = xor i8 %xor_ln124_2467, i8 %or_ln134_103" [src/dec.c:124]   --->   Operation 6384 'xor' 'xor_ln124_2468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6385 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_429 = xor i8 %xor_ln124_2468, i8 %xor_ln124_2466" [src/dec.c:124]   --->   Operation 6385 'xor' 'xor_ln124_429' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_430)   --->   "%xor_ln124_2469 = xor i8 %ct_load_2, i8 %or_ln134_106" [src/dec.c:124]   --->   Operation 6386 'xor' 'xor_ln124_2469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_430)   --->   "%xor_ln124_2470 = xor i8 %xor_ln124_2469, i8 %z_106" [src/dec.c:124]   --->   Operation 6387 'xor' 'xor_ln124_2470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_430)   --->   "%xor_ln124_2471 = xor i8 %or_ln134_105, i8 %x_assign_156" [src/dec.c:124]   --->   Operation 6388 'xor' 'xor_ln124_2471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_430)   --->   "%xor_ln124_2472 = xor i8 %xor_ln124_2471, i8 %x_assign_158" [src/dec.c:124]   --->   Operation 6389 'xor' 'xor_ln124_2472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6390 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_430 = xor i8 %xor_ln124_2472, i8 %xor_ln124_2470" [src/dec.c:124]   --->   Operation 6390 'xor' 'xor_ln124_430' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_431)   --->   "%xor_ln124_2473 = xor i8 %ct_load_3, i8 %x_assign_157" [src/dec.c:124]   --->   Operation 6391 'xor' 'xor_ln124_2473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_431)   --->   "%xor_ln124_2474 = xor i8 %xor_ln124_2473, i8 %z_107" [src/dec.c:124]   --->   Operation 6392 'xor' 'xor_ln124_2474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_431)   --->   "%xor_ln124_2475 = xor i8 %or_ln134_105, i8 %x_assign_159" [src/dec.c:124]   --->   Operation 6393 'xor' 'xor_ln124_2475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_431)   --->   "%xor_ln124_2476 = xor i8 %xor_ln124_2475, i8 %or_ln134_106" [src/dec.c:124]   --->   Operation 6394 'xor' 'xor_ln124_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 6395 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_431 = xor i8 %xor_ln124_2476, i8 %xor_ln124_2474" [src/dec.c:124]   --->   Operation 6395 'xor' 'xor_ln124_431' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.23>
ST_54 : Operation 6396 [1/1] (0.00ns)   --->   "%rk_addr_12 = getelementptr i8 %rk, i64 0, i64 12" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6396 'getelementptr' 'rk_addr_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6397 [1/1] (0.99ns)   --->   "%xor_ln124_196 = xor i8 %xor_ln124_180, i8 16" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6397 'xor' 'xor_ln124_196' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6398 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_196, i8 %rk_addr_12" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6398 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_54 : Operation 6399 [1/1] (0.00ns)   --->   "%rk_addr_13 = getelementptr i8 %rk, i64 0, i64 13" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6399 'getelementptr' 'rk_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6400 [1/1] (0.99ns)   --->   "%xor_ln124_197 = xor i8 %xor_ln124_181, i8 78" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6400 'xor' 'xor_ln124_197' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6401 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_197, i8 %rk_addr_13" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6401 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_54 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_373)   --->   "%t_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i1.i1, i3 %tmp_579, i3 %trunc_ln234_4, i1 %tmp_485, i1 %tmp_503" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6402 'bitconcatenate' 't_101' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_373)   --->   "%xor_ln124_2410 = xor i8 %t_101, i8 254" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6403 'xor' 'xor_ln124_2410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6404 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_373 = xor i8 %xor_ln124_2410, i8 %skey_load_5" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6404 'xor' 'xor_ln124_373' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6405 [1/1] (0.00ns)   --->   "%t_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i3.i3.i1, i1 %trunc_ln231_7, i3 %tmp_579, i3 %trunc_ln234_4, i1 %tmp_485" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 6405 'bitconcatenate' 't_116' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6406 [1/1] (0.00ns)   --->   "%t_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i2.i1.i1.i1, i3 %tmp_596, i2 %trunc_ln234_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 6406 'bitconcatenate' 't_117' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6407 [1/1] (0.00ns)   --->   "%t_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_597, i1 %trunc_ln234_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 6407 'bitconcatenate' 't_118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6408 [1/1] (0.00ns)   --->   "%t_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_598, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573, i1 %tmp_592" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 6408 'bitconcatenate' 't_119' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6409 [1/1] (0.99ns)   --->   "%xor_ln124_388 = xor i8 %t_116, i8 60" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6409 'xor' 'xor_ln124_388' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6410 [1/1] (0.99ns)   --->   "%xor_ln124_389 = xor i8 %t_117, i8 151" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6410 'xor' 'xor_ln124_389' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6411 [1/1] (0.99ns)   --->   "%xor_ln124_390 = xor i8 %t_118, i8 87" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6411 'xor' 'xor_ln124_390' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6412 [1/1] (0.99ns)   --->   "%xor_ln124_391 = xor i8 %t_119, i8 231" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6412 'xor' 'xor_ln124_391' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6413 [1/1] (0.99ns)   --->   "%xor_ln124_432 = xor i8 %xor_ln124_412, i8 %xor_ln124_388" [src/dec.c:124]   --->   Operation 6413 'xor' 'xor_ln124_432' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6414 [1/1] (0.99ns)   --->   "%xor_ln124_433 = xor i8 %xor_ln124_413, i8 %xor_ln124_389" [src/dec.c:124]   --->   Operation 6414 'xor' 'xor_ln124_433' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6415 [1/1] (0.99ns)   --->   "%xor_ln124_434 = xor i8 %xor_ln124_414, i8 %xor_ln124_390" [src/dec.c:124]   --->   Operation 6415 'xor' 'xor_ln124_434' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6416 [1/1] (0.99ns)   --->   "%xor_ln124_435 = xor i8 %xor_ln124_415, i8 %xor_ln124_391" [src/dec.c:124]   --->   Operation 6416 'xor' 'xor_ln124_435' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6417 [1/1] (0.00ns)   --->   "%zext_ln173_13 = zext i8 %xor_ln124_432" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6417 'zext' 'zext_ln173_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6418 [1/1] (0.00ns)   --->   "%clefia_s1_addr_54 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_13" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6418 'getelementptr' 'clefia_s1_addr_54' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6419 [2/2] (3.25ns)   --->   "%z_108 = load i8 %clefia_s1_addr_54" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6419 'load' 'z_108' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6420 [1/1] (0.00ns)   --->   "%zext_ln174_13 = zext i8 %xor_ln124_433" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6420 'zext' 'zext_ln174_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6421 [1/1] (0.00ns)   --->   "%clefia_s0_addr_54 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_13" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6421 'getelementptr' 'clefia_s0_addr_54' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6422 [2/2] (3.25ns)   --->   "%z_109 = load i8 %clefia_s0_addr_54" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6422 'load' 'z_109' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6423 [1/1] (0.00ns)   --->   "%zext_ln175_13 = zext i8 %xor_ln124_434" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6423 'zext' 'zext_ln175_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6424 [1/1] (0.00ns)   --->   "%clefia_s1_addr_55 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_13" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6424 'getelementptr' 'clefia_s1_addr_55' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6425 [2/2] (3.25ns)   --->   "%z_110 = load i8 %clefia_s1_addr_55" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6425 'load' 'z_110' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6426 [1/1] (0.00ns)   --->   "%zext_ln176_13 = zext i8 %xor_ln124_435" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6426 'zext' 'zext_ln176_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6427 [1/1] (0.00ns)   --->   "%clefia_s0_addr_55 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_13" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6427 'getelementptr' 'clefia_s0_addr_55' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6428 [2/2] (3.25ns)   --->   "%z_111 = load i8 %clefia_s0_addr_55" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6428 'load' 'z_111' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6429 [1/1] (0.99ns)   --->   "%xor_ln124_448 = xor i8 %xor_ln124_428, i8 %xor_ln124_380" [src/dec.c:124]   --->   Operation 6429 'xor' 'xor_ln124_448' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6430 [1/1] (0.99ns)   --->   "%xor_ln124_449 = xor i8 %xor_ln124_429, i8 %xor_ln124_381" [src/dec.c:124]   --->   Operation 6430 'xor' 'xor_ln124_449' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6431 [1/1] (0.99ns)   --->   "%xor_ln124_450 = xor i8 %xor_ln124_430, i8 %xor_ln124_382" [src/dec.c:124]   --->   Operation 6431 'xor' 'xor_ln124_450' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6432 [1/1] (0.99ns)   --->   "%xor_ln124_451 = xor i8 %xor_ln124_431, i8 %xor_ln124_383" [src/dec.c:124]   --->   Operation 6432 'xor' 'xor_ln124_451' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 6433 [1/1] (0.00ns)   --->   "%zext_ln173_14 = zext i8 %xor_ln124_448" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6433 'zext' 'zext_ln173_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6434 [1/1] (0.00ns)   --->   "%clefia_s1_addr_58 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_14" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6434 'getelementptr' 'clefia_s1_addr_58' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6435 [2/2] (3.25ns)   --->   "%z_116 = load i8 %clefia_s1_addr_58" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6435 'load' 'z_116' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6436 [1/1] (0.00ns)   --->   "%zext_ln174_14 = zext i8 %xor_ln124_449" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6436 'zext' 'zext_ln174_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6437 [1/1] (0.00ns)   --->   "%clefia_s0_addr_58 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_14" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6437 'getelementptr' 'clefia_s0_addr_58' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6438 [2/2] (3.25ns)   --->   "%z_117 = load i8 %clefia_s0_addr_58" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6438 'load' 'z_117' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6439 [1/1] (0.00ns)   --->   "%zext_ln175_14 = zext i8 %xor_ln124_450" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6439 'zext' 'zext_ln175_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6440 [1/1] (0.00ns)   --->   "%clefia_s1_addr_59 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_14" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6440 'getelementptr' 'clefia_s1_addr_59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6441 [2/2] (3.25ns)   --->   "%z_118 = load i8 %clefia_s1_addr_59" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6441 'load' 'z_118' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_54 : Operation 6442 [1/1] (0.00ns)   --->   "%zext_ln176_14 = zext i8 %xor_ln124_451" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6442 'zext' 'zext_ln176_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6443 [1/1] (0.00ns)   --->   "%clefia_s0_addr_59 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_14" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6443 'getelementptr' 'clefia_s0_addr_59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 6444 [2/2] (3.25ns)   --->   "%z_119 = load i8 %clefia_s0_addr_59" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6444 'load' 'z_119' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 55 <SV = 54> <Delay = 6.99>
ST_55 : Operation 6445 [1/1] (0.00ns)   --->   "%rk_addr_14 = getelementptr i8 %rk, i64 0, i64 14" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6445 'getelementptr' 'rk_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6446 [1/1] (0.99ns)   --->   "%xor_ln124_198 = xor i8 %xor_ln124_182, i8 142" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6446 'xor' 'xor_ln124_198' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6447 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_198, i8 %rk_addr_14" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6447 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_55 : Operation 6448 [1/1] (0.00ns)   --->   "%rk_addr_15 = getelementptr i8 %rk, i64 0, i64 15" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 6448 'getelementptr' 'rk_addr_15' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6449 [1/1] (0.99ns)   --->   "%xor_ln124_199 = xor i8 %t_112, i8 203" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6449 'xor' 'xor_ln124_199' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6450 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_199, i8 %rk_addr_15" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6450 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_55 : Operation 6451 [1/2] (3.25ns)   --->   "%z_108 = load i8 %clefia_s1_addr_54" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6451 'load' 'z_108' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6452 [1/2] (3.25ns)   --->   "%z_109 = load i8 %clefia_s0_addr_54" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6452 'load' 'z_109' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6453 [1/2] (3.25ns)   --->   "%z_110 = load i8 %clefia_s1_addr_55" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6453 'load' 'z_110' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6454 [1/2] (3.25ns)   --->   "%z_111 = load i8 %clefia_s0_addr_55" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6454 'load' 'z_111' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6455 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_268)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_109, i32 7" [src/dec.c:131]   --->   Operation 6455 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_268)   --->   "%xor_ln132_268 = xor i8 %z_109, i8 14" [src/dec.c:132]   --->   Operation 6456 'xor' 'xor_ln132_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6457 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_268 = select i1 %tmp_664, i8 %xor_ln132_268, i8 %z_109" [src/dec.c:131]   --->   Operation 6457 'select' 'select_ln131_268' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6458 [1/1] (0.00ns)   --->   "%trunc_ln134_941 = trunc i8 %select_ln131_268" [src/dec.c:134]   --->   Operation 6458 'trunc' 'trunc_ln134_941' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6459 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_268, i32 7" [src/dec.c:134]   --->   Operation 6459 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6460 [1/1] (0.00ns)   --->   "%x_assign_160 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_941, i1 %tmp_665" [src/dec.c:134]   --->   Operation 6460 'bitconcatenate' 'x_assign_160' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_269)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_268, i32 6" [src/dec.c:131]   --->   Operation 6461 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_269)   --->   "%xor_ln132_269 = xor i8 %x_assign_160, i8 14" [src/dec.c:132]   --->   Operation 6462 'xor' 'xor_ln132_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6463 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_269 = select i1 %tmp_666, i8 %xor_ln132_269, i8 %x_assign_160" [src/dec.c:131]   --->   Operation 6463 'select' 'select_ln131_269' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6464 [1/1] (0.00ns)   --->   "%trunc_ln134_942 = trunc i8 %select_ln131_269" [src/dec.c:134]   --->   Operation 6464 'trunc' 'trunc_ln134_942' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6465 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_269, i32 7" [src/dec.c:134]   --->   Operation 6465 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6466 [1/1] (0.00ns)   --->   "%x_assign_161 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_942, i1 %tmp_667" [src/dec.c:134]   --->   Operation 6466 'bitconcatenate' 'x_assign_161' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_270)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_269, i32 6" [src/dec.c:131]   --->   Operation 6467 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_270)   --->   "%xor_ln132_270 = xor i8 %x_assign_161, i8 14" [src/dec.c:132]   --->   Operation 6468 'xor' 'xor_ln132_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6469 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_270 = select i1 %tmp_668, i8 %xor_ln132_270, i8 %x_assign_161" [src/dec.c:131]   --->   Operation 6469 'select' 'select_ln131_270' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6470 [1/1] (0.00ns)   --->   "%trunc_ln134_943 = trunc i8 %select_ln131_270" [src/dec.c:134]   --->   Operation 6470 'trunc' 'trunc_ln134_943' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6471 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_270, i32 7" [src/dec.c:134]   --->   Operation 6471 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_271)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_110, i32 7" [src/dec.c:131]   --->   Operation 6472 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_271)   --->   "%xor_ln132_271 = xor i8 %z_110, i8 14" [src/dec.c:132]   --->   Operation 6473 'xor' 'xor_ln132_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6474 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_271 = select i1 %tmp_670, i8 %xor_ln132_271, i8 %z_110" [src/dec.c:131]   --->   Operation 6474 'select' 'select_ln131_271' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6475 [1/1] (0.00ns)   --->   "%trunc_ln134_944 = trunc i8 %select_ln131_271" [src/dec.c:134]   --->   Operation 6475 'trunc' 'trunc_ln134_944' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6476 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_271, i32 7" [src/dec.c:134]   --->   Operation 6476 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6477 [1/1] (0.00ns)   --->   "%x_assign_162 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_944, i1 %tmp_671" [src/dec.c:134]   --->   Operation 6477 'bitconcatenate' 'x_assign_162' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_272)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_111, i32 7" [src/dec.c:131]   --->   Operation 6478 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_272)   --->   "%xor_ln132_272 = xor i8 %z_111, i8 14" [src/dec.c:132]   --->   Operation 6479 'xor' 'xor_ln132_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6480 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_272 = select i1 %tmp_672, i8 %xor_ln132_272, i8 %z_111" [src/dec.c:131]   --->   Operation 6480 'select' 'select_ln131_272' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6481 [1/1] (0.00ns)   --->   "%trunc_ln134_945 = trunc i8 %select_ln131_272" [src/dec.c:134]   --->   Operation 6481 'trunc' 'trunc_ln134_945' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6482 [1/1] (0.00ns)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_272, i32 7" [src/dec.c:134]   --->   Operation 6482 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6483 [1/1] (0.00ns)   --->   "%x_assign_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_945, i1 %tmp_673" [src/dec.c:134]   --->   Operation 6483 'bitconcatenate' 'x_assign_163' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_273)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_272, i32 6" [src/dec.c:131]   --->   Operation 6484 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_273)   --->   "%xor_ln132_273 = xor i8 %x_assign_163, i8 14" [src/dec.c:132]   --->   Operation 6485 'xor' 'xor_ln132_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6486 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_273 = select i1 %tmp_674, i8 %xor_ln132_273, i8 %x_assign_163" [src/dec.c:131]   --->   Operation 6486 'select' 'select_ln131_273' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6487 [1/1] (0.00ns)   --->   "%trunc_ln134_946 = trunc i8 %select_ln131_273" [src/dec.c:134]   --->   Operation 6487 'trunc' 'trunc_ln134_946' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6488 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_273, i32 7" [src/dec.c:134]   --->   Operation 6488 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6489 [1/1] (0.00ns)   --->   "%x_assign_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_946, i1 %tmp_675" [src/dec.c:134]   --->   Operation 6489 'bitconcatenate' 'x_assign_164' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_274)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_273, i32 6" [src/dec.c:131]   --->   Operation 6490 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_274)   --->   "%xor_ln132_274 = xor i8 %x_assign_164, i8 14" [src/dec.c:132]   --->   Operation 6491 'xor' 'xor_ln132_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6492 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_274 = select i1 %tmp_676, i8 %xor_ln132_274, i8 %x_assign_164" [src/dec.c:131]   --->   Operation 6492 'select' 'select_ln131_274' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6493 [1/1] (0.00ns)   --->   "%trunc_ln134_947 = trunc i8 %select_ln131_274" [src/dec.c:134]   --->   Operation 6493 'trunc' 'trunc_ln134_947' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6494 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_274, i32 7" [src/dec.c:134]   --->   Operation 6494 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6495 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_275)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_108, i32 7" [src/dec.c:131]   --->   Operation 6495 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6496 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_275)   --->   "%xor_ln132_275 = xor i8 %z_108, i8 14" [src/dec.c:132]   --->   Operation 6496 'xor' 'xor_ln132_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6497 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_275 = select i1 %tmp_678, i8 %xor_ln132_275, i8 %z_108" [src/dec.c:131]   --->   Operation 6497 'select' 'select_ln131_275' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6498 [1/1] (0.00ns)   --->   "%trunc_ln134_948 = trunc i8 %select_ln131_275" [src/dec.c:134]   --->   Operation 6498 'trunc' 'trunc_ln134_948' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6499 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_275, i32 7" [src/dec.c:134]   --->   Operation 6499 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6500 [1/1] (0.00ns)   --->   "%x_assign_165 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_948, i1 %tmp_679" [src/dec.c:134]   --->   Operation 6500 'bitconcatenate' 'x_assign_165' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_276)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_275, i32 6" [src/dec.c:131]   --->   Operation 6501 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_276)   --->   "%xor_ln132_276 = xor i8 %x_assign_165, i8 14" [src/dec.c:132]   --->   Operation 6502 'xor' 'xor_ln132_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6503 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_276 = select i1 %tmp_680, i8 %xor_ln132_276, i8 %x_assign_165" [src/dec.c:131]   --->   Operation 6503 'select' 'select_ln131_276' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6504 [1/1] (0.00ns)   --->   "%trunc_ln134_949 = trunc i8 %select_ln131_276" [src/dec.c:134]   --->   Operation 6504 'trunc' 'trunc_ln134_949' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6505 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_276, i32 7" [src/dec.c:134]   --->   Operation 6505 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6506 [1/1] (0.00ns)   --->   "%x_assign_166 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_949, i1 %tmp_681" [src/dec.c:134]   --->   Operation 6506 'bitconcatenate' 'x_assign_166' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6507 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_277)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_276, i32 6" [src/dec.c:131]   --->   Operation 6507 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_277)   --->   "%xor_ln132_277 = xor i8 %x_assign_166, i8 14" [src/dec.c:132]   --->   Operation 6508 'xor' 'xor_ln132_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6509 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_277 = select i1 %tmp_682, i8 %xor_ln132_277, i8 %x_assign_166" [src/dec.c:131]   --->   Operation 6509 'select' 'select_ln131_277' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6510 [1/1] (0.00ns)   --->   "%trunc_ln134_950 = trunc i8 %select_ln131_277" [src/dec.c:134]   --->   Operation 6510 'trunc' 'trunc_ln134_950' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6511 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_277, i32 7" [src/dec.c:134]   --->   Operation 6511 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_278)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_271, i32 6" [src/dec.c:131]   --->   Operation 6512 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_278)   --->   "%xor_ln132_278 = xor i8 %x_assign_162, i8 14" [src/dec.c:132]   --->   Operation 6513 'xor' 'xor_ln132_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6514 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_278 = select i1 %tmp_684, i8 %xor_ln132_278, i8 %x_assign_162" [src/dec.c:131]   --->   Operation 6514 'select' 'select_ln131_278' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6515 [1/1] (0.00ns)   --->   "%trunc_ln134_951 = trunc i8 %select_ln131_278" [src/dec.c:134]   --->   Operation 6515 'trunc' 'trunc_ln134_951' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6516 [1/1] (0.00ns)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_278, i32 7" [src/dec.c:134]   --->   Operation 6516 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6517 [1/1] (0.00ns)   --->   "%x_assign_167 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_951, i1 %tmp_685" [src/dec.c:134]   --->   Operation 6517 'bitconcatenate' 'x_assign_167' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_279)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_278, i32 6" [src/dec.c:131]   --->   Operation 6518 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_279)   --->   "%xor_ln132_279 = xor i8 %x_assign_167, i8 14" [src/dec.c:132]   --->   Operation 6519 'xor' 'xor_ln132_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6520 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_279 = select i1 %tmp_686, i8 %xor_ln132_279, i8 %x_assign_167" [src/dec.c:131]   --->   Operation 6520 'select' 'select_ln131_279' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6521 [1/1] (0.00ns)   --->   "%trunc_ln134_952 = trunc i8 %select_ln131_279" [src/dec.c:134]   --->   Operation 6521 'trunc' 'trunc_ln134_952' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6522 [1/1] (0.00ns)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_279, i32 7" [src/dec.c:134]   --->   Operation 6522 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6523 [1/2] (3.25ns)   --->   "%z_116 = load i8 %clefia_s1_addr_58" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6523 'load' 'z_116' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6524 [1/2] (3.25ns)   --->   "%z_117 = load i8 %clefia_s0_addr_58" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6524 'load' 'z_117' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6525 [1/2] (3.25ns)   --->   "%z_118 = load i8 %clefia_s1_addr_59" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6525 'load' 'z_118' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6526 [1/2] (3.25ns)   --->   "%z_119 = load i8 %clefia_s0_addr_59" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6526 'load' 'z_119' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_55 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_288)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_117, i32 7" [src/dec.c:131]   --->   Operation 6527 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_288)   --->   "%xor_ln132_288 = xor i8 %z_117, i8 14" [src/dec.c:132]   --->   Operation 6528 'xor' 'xor_ln132_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6529 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_288 = select i1 %tmp_704, i8 %xor_ln132_288, i8 %z_117" [src/dec.c:131]   --->   Operation 6529 'select' 'select_ln131_288' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6530 [1/1] (0.00ns)   --->   "%trunc_ln134_961 = trunc i8 %select_ln131_288" [src/dec.c:134]   --->   Operation 6530 'trunc' 'trunc_ln134_961' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6531 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_288, i32 7" [src/dec.c:134]   --->   Operation 6531 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6532 [1/1] (0.00ns)   --->   "%x_assign_172 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_961, i1 %tmp_705" [src/dec.c:134]   --->   Operation 6532 'bitconcatenate' 'x_assign_172' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_289)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_288, i32 6" [src/dec.c:131]   --->   Operation 6533 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_289)   --->   "%xor_ln132_289 = xor i8 %x_assign_172, i8 14" [src/dec.c:132]   --->   Operation 6534 'xor' 'xor_ln132_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6535 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_289 = select i1 %tmp_706, i8 %xor_ln132_289, i8 %x_assign_172" [src/dec.c:131]   --->   Operation 6535 'select' 'select_ln131_289' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6536 [1/1] (0.00ns)   --->   "%trunc_ln134_962 = trunc i8 %select_ln131_289" [src/dec.c:134]   --->   Operation 6536 'trunc' 'trunc_ln134_962' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6537 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_289, i32 7" [src/dec.c:134]   --->   Operation 6537 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6538 [1/1] (0.00ns)   --->   "%x_assign_173 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_962, i1 %tmp_707" [src/dec.c:134]   --->   Operation 6538 'bitconcatenate' 'x_assign_173' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_290)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_289, i32 6" [src/dec.c:131]   --->   Operation 6539 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_290)   --->   "%xor_ln132_290 = xor i8 %x_assign_173, i8 14" [src/dec.c:132]   --->   Operation 6540 'xor' 'xor_ln132_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6541 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_290 = select i1 %tmp_708, i8 %xor_ln132_290, i8 %x_assign_173" [src/dec.c:131]   --->   Operation 6541 'select' 'select_ln131_290' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6542 [1/1] (0.00ns)   --->   "%trunc_ln134_963 = trunc i8 %select_ln131_290" [src/dec.c:134]   --->   Operation 6542 'trunc' 'trunc_ln134_963' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6543 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_290, i32 7" [src/dec.c:134]   --->   Operation 6543 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_291)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_118, i32 7" [src/dec.c:131]   --->   Operation 6544 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_291)   --->   "%xor_ln132_291 = xor i8 %z_118, i8 14" [src/dec.c:132]   --->   Operation 6545 'xor' 'xor_ln132_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6546 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_291 = select i1 %tmp_710, i8 %xor_ln132_291, i8 %z_118" [src/dec.c:131]   --->   Operation 6546 'select' 'select_ln131_291' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6547 [1/1] (0.00ns)   --->   "%trunc_ln134_964 = trunc i8 %select_ln131_291" [src/dec.c:134]   --->   Operation 6547 'trunc' 'trunc_ln134_964' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6548 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_291, i32 7" [src/dec.c:134]   --->   Operation 6548 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6549 [1/1] (0.00ns)   --->   "%x_assign_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_964, i1 %tmp_711" [src/dec.c:134]   --->   Operation 6549 'bitconcatenate' 'x_assign_174' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_292)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_119, i32 7" [src/dec.c:131]   --->   Operation 6550 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_292)   --->   "%xor_ln132_292 = xor i8 %z_119, i8 14" [src/dec.c:132]   --->   Operation 6551 'xor' 'xor_ln132_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6552 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_292 = select i1 %tmp_712, i8 %xor_ln132_292, i8 %z_119" [src/dec.c:131]   --->   Operation 6552 'select' 'select_ln131_292' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6553 [1/1] (0.00ns)   --->   "%trunc_ln134_965 = trunc i8 %select_ln131_292" [src/dec.c:134]   --->   Operation 6553 'trunc' 'trunc_ln134_965' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6554 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_292, i32 7" [src/dec.c:134]   --->   Operation 6554 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6555 [1/1] (0.00ns)   --->   "%x_assign_175 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_965, i1 %tmp_713" [src/dec.c:134]   --->   Operation 6555 'bitconcatenate' 'x_assign_175' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_293)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_292, i32 6" [src/dec.c:131]   --->   Operation 6556 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_293)   --->   "%xor_ln132_293 = xor i8 %x_assign_175, i8 14" [src/dec.c:132]   --->   Operation 6557 'xor' 'xor_ln132_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6558 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_293 = select i1 %tmp_714, i8 %xor_ln132_293, i8 %x_assign_175" [src/dec.c:131]   --->   Operation 6558 'select' 'select_ln131_293' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6559 [1/1] (0.00ns)   --->   "%trunc_ln134_966 = trunc i8 %select_ln131_293" [src/dec.c:134]   --->   Operation 6559 'trunc' 'trunc_ln134_966' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_293, i32 7" [src/dec.c:134]   --->   Operation 6560 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6561 [1/1] (0.00ns)   --->   "%x_assign_176 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_966, i1 %tmp_715" [src/dec.c:134]   --->   Operation 6561 'bitconcatenate' 'x_assign_176' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_294)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_293, i32 6" [src/dec.c:131]   --->   Operation 6562 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6563 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_294)   --->   "%xor_ln132_294 = xor i8 %x_assign_176, i8 14" [src/dec.c:132]   --->   Operation 6563 'xor' 'xor_ln132_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_294 = select i1 %tmp_716, i8 %xor_ln132_294, i8 %x_assign_176" [src/dec.c:131]   --->   Operation 6564 'select' 'select_ln131_294' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6565 [1/1] (0.00ns)   --->   "%trunc_ln134_967 = trunc i8 %select_ln131_294" [src/dec.c:134]   --->   Operation 6565 'trunc' 'trunc_ln134_967' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6566 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_294, i32 7" [src/dec.c:134]   --->   Operation 6566 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6567 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_295)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_116, i32 7" [src/dec.c:131]   --->   Operation 6567 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6568 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_295)   --->   "%xor_ln132_295 = xor i8 %z_116, i8 14" [src/dec.c:132]   --->   Operation 6568 'xor' 'xor_ln132_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6569 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_295 = select i1 %tmp_718, i8 %xor_ln132_295, i8 %z_116" [src/dec.c:131]   --->   Operation 6569 'select' 'select_ln131_295' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6570 [1/1] (0.00ns)   --->   "%trunc_ln134_968 = trunc i8 %select_ln131_295" [src/dec.c:134]   --->   Operation 6570 'trunc' 'trunc_ln134_968' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6571 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_295, i32 7" [src/dec.c:134]   --->   Operation 6571 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6572 [1/1] (0.00ns)   --->   "%x_assign_177 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_968, i1 %tmp_719" [src/dec.c:134]   --->   Operation 6572 'bitconcatenate' 'x_assign_177' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_296)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_295, i32 6" [src/dec.c:131]   --->   Operation 6573 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_296)   --->   "%xor_ln132_296 = xor i8 %x_assign_177, i8 14" [src/dec.c:132]   --->   Operation 6574 'xor' 'xor_ln132_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6575 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_296 = select i1 %tmp_720, i8 %xor_ln132_296, i8 %x_assign_177" [src/dec.c:131]   --->   Operation 6575 'select' 'select_ln131_296' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6576 [1/1] (0.00ns)   --->   "%trunc_ln134_969 = trunc i8 %select_ln131_296" [src/dec.c:134]   --->   Operation 6576 'trunc' 'trunc_ln134_969' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6577 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_296, i32 7" [src/dec.c:134]   --->   Operation 6577 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6578 [1/1] (0.00ns)   --->   "%x_assign_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_969, i1 %tmp_721" [src/dec.c:134]   --->   Operation 6578 'bitconcatenate' 'x_assign_178' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_297)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_296, i32 6" [src/dec.c:131]   --->   Operation 6579 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_297)   --->   "%xor_ln132_297 = xor i8 %x_assign_178, i8 14" [src/dec.c:132]   --->   Operation 6580 'xor' 'xor_ln132_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6581 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_297 = select i1 %tmp_722, i8 %xor_ln132_297, i8 %x_assign_178" [src/dec.c:131]   --->   Operation 6581 'select' 'select_ln131_297' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6582 [1/1] (0.00ns)   --->   "%trunc_ln134_970 = trunc i8 %select_ln131_297" [src/dec.c:134]   --->   Operation 6582 'trunc' 'trunc_ln134_970' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6583 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_297, i32 7" [src/dec.c:134]   --->   Operation 6583 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6584 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_298)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_291, i32 6" [src/dec.c:131]   --->   Operation 6584 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6585 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_298)   --->   "%xor_ln132_298 = xor i8 %x_assign_174, i8 14" [src/dec.c:132]   --->   Operation 6585 'xor' 'xor_ln132_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6586 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_298 = select i1 %tmp_724, i8 %xor_ln132_298, i8 %x_assign_174" [src/dec.c:131]   --->   Operation 6586 'select' 'select_ln131_298' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6587 [1/1] (0.00ns)   --->   "%trunc_ln134_971 = trunc i8 %select_ln131_298" [src/dec.c:134]   --->   Operation 6587 'trunc' 'trunc_ln134_971' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6588 [1/1] (0.00ns)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_298, i32 7" [src/dec.c:134]   --->   Operation 6588 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6589 [1/1] (0.00ns)   --->   "%x_assign_179 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_971, i1 %tmp_725" [src/dec.c:134]   --->   Operation 6589 'bitconcatenate' 'x_assign_179' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_299)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_298, i32 6" [src/dec.c:131]   --->   Operation 6590 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_299)   --->   "%xor_ln132_299 = xor i8 %x_assign_179, i8 14" [src/dec.c:132]   --->   Operation 6591 'xor' 'xor_ln132_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 6592 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_299 = select i1 %tmp_726, i8 %xor_ln132_299, i8 %x_assign_179" [src/dec.c:131]   --->   Operation 6592 'select' 'select_ln131_299' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 6593 [1/1] (0.00ns)   --->   "%trunc_ln134_972 = trunc i8 %select_ln131_299" [src/dec.c:134]   --->   Operation 6593 'trunc' 'trunc_ln134_972' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 6594 [1/1] (0.00ns)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_299, i32 7" [src/dec.c:134]   --->   Operation 6594 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 5.23>
ST_56 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_233)   --->   "%trunc_ln237 = trunc i8 %xor_ln124_172" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 6595 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_233)   --->   "%t_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln237, i1 %tmp_482" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 6596 'bitconcatenate' 't_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_233)   --->   "%xor_ln124_2366 = xor i8 %t_9, i8 132" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6597 'xor' 'xor_ln124_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6598 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_233 = xor i8 %xor_ln124_2366, i8 %skey_load_9" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6598 'xor' 'xor_ln124_233' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6599 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_280)   --->   "%t_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i5.i1, i2 %trunc_ln227_1, i5 %tmp_512, i1 %trunc_ln227" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6599 'bitconcatenate' 't_40' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%trunc_ln239_2 = trunc i8 %xor_ln124_172" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 6600 'trunc' 'trunc_ln239_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%t_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %trunc_ln239_2, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 6601 'bitconcatenate' 't_43' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_280)   --->   "%xor_ln124_2381 = xor i8 %t_40, i8 205" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6602 'xor' 'xor_ln124_2381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6603 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_280 = xor i8 %xor_ln124_2381, i8 %skey_load_8" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6603 'xor' 'xor_ln124_280' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%xor_ln124_2384 = xor i8 %t_43, i8 13" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6604 'xor' 'xor_ln124_2384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6605 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_283 = xor i8 %xor_ln124_2384, i8 %skey_load_11" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6605 'xor' 'xor_ln124_283' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_330)   --->   "%t_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_512, i1 %trunc_ln227, i1 %tmp_530, i1 %tmp_548" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 6606 'bitconcatenate' 't_74' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_333)   --->   "%trunc_ln241_4 = trunc i8 %xor_ln124_172" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 6607 'trunc' 'trunc_ln241_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_333)   --->   "%t_77 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %trunc_ln241_4, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 6608 'bitconcatenate' 't_77' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_330)   --->   "%xor_ln124_2399 = xor i8 %t_74, i8 109" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6609 'xor' 'xor_ln124_2399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6610 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_330 = xor i8 %xor_ln124_2399, i8 %skey_load_10" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6610 'xor' 'xor_ln124_330' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_333)   --->   "%xor_ln124_2402 = xor i8 %t_77, i8 244" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6611 'xor' 'xor_ln124_2402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6612 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_333 = xor i8 %xor_ln124_2402, i8 %skey_load_13" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6612 'xor' 'xor_ln124_333' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6613 [1/1] (0.00ns)   --->   "%t_80 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln227_5, i2 %tmp_556" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 6613 'bitconcatenate' 't_80' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6614 [1/1] (0.99ns)   --->   "%xor_ln124_336 = xor i8 %t_80, i8 211" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6614 'xor' 'xor_ln124_336' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_376)   --->   "%t_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln227_5, i1 %tmp_583, i1 %tmp_582" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 6615 'bitconcatenate' 't_104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_377)   --->   "%t_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i1.i1, i4 %trunc_ln228_3, i2 %tmp_564, i1 %tmp_563, i1 %tmp_584" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 6616 'bitconcatenate' 't_105' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6617 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_378)   --->   "%t_106 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i2.i1, i2 %trunc_ln229_1, i3 %tmp_547, i2 %tmp_565, i1 %xor_ln124_2118" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 6617 'bitconcatenate' 't_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_379)   --->   "%t_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln124_2096, i1 %tmp_566, i1 %tmp_585" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 6618 'bitconcatenate' 't_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_376)   --->   "%xor_ln124_2413 = xor i8 %t_104, i8 209" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6619 'xor' 'xor_ln124_2413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6620 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_376 = xor i8 %xor_ln124_2413, i8 %skey_load_8" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6620 'xor' 'xor_ln124_376' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_377)   --->   "%xor_ln124_2414 = xor i8 %t_105, i8 126" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6621 'xor' 'xor_ln124_2414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6622 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_377 = xor i8 %xor_ln124_2414, i8 %skey_load_9" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6622 'xor' 'xor_ln124_377' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_378)   --->   "%xor_ln124_2415 = xor i8 %t_106, i8 50" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6623 'xor' 'xor_ln124_2415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6624 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_378 = xor i8 %xor_ln124_2415, i8 %skey_load_10" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6624 'xor' 'xor_ln124_378' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_379)   --->   "%xor_ln124_2416 = xor i8 %t_107, i8 193" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6625 'xor' 'xor_ln124_2416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6626 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_379 = xor i8 %xor_ln124_2416, i8 %skey_load_11" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 6626 'xor' 'xor_ln124_379' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6627 [1/1] (0.00ns)   --->   "%or_ln134_107 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_943, i1 %tmp_669" [src/dec.c:134]   --->   Operation 6627 'bitconcatenate' 'or_ln134_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6628 [1/1] (0.00ns)   --->   "%or_ln134_108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_947, i1 %tmp_677" [src/dec.c:134]   --->   Operation 6628 'bitconcatenate' 'or_ln134_108' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6629 [1/1] (0.00ns)   --->   "%or_ln134_109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_950, i1 %tmp_683" [src/dec.c:134]   --->   Operation 6629 'bitconcatenate' 'or_ln134_109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6630 [1/1] (0.00ns)   --->   "%or_ln134_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_952, i1 %tmp_687" [src/dec.c:134]   --->   Operation 6630 'bitconcatenate' 'or_ln134_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_436)   --->   "%xor_ln124_2477 = xor i8 %z_108, i8 %x_assign_163" [src/dec.c:124]   --->   Operation 6631 'xor' 'xor_ln124_2477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_436)   --->   "%xor_ln124_2478 = xor i8 %xor_ln124_2477, i8 %ct_load_8" [src/dec.c:124]   --->   Operation 6632 'xor' 'xor_ln124_2478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_436)   --->   "%xor_ln124_2479 = xor i8 %x_assign_162, i8 %or_ln134_108" [src/dec.c:124]   --->   Operation 6633 'xor' 'xor_ln124_2479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_436)   --->   "%xor_ln124_2480 = xor i8 %xor_ln124_2479, i8 %or_ln134_107" [src/dec.c:124]   --->   Operation 6634 'xor' 'xor_ln124_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6635 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_436 = xor i8 %xor_ln124_2480, i8 %xor_ln124_2478" [src/dec.c:124]   --->   Operation 6635 'xor' 'xor_ln124_436' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_437)   --->   "%xor_ln124_2481 = xor i8 %z_109, i8 %x_assign_163" [src/dec.c:124]   --->   Operation 6636 'xor' 'xor_ln124_2481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_437)   --->   "%xor_ln124_2482 = xor i8 %xor_ln124_2481, i8 %ct_load_9" [src/dec.c:124]   --->   Operation 6637 'xor' 'xor_ln124_2482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_437)   --->   "%xor_ln124_2483 = xor i8 %x_assign_162, i8 %or_ln134_110" [src/dec.c:124]   --->   Operation 6638 'xor' 'xor_ln124_2483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_437)   --->   "%xor_ln124_2484 = xor i8 %xor_ln124_2483, i8 %or_ln134_109" [src/dec.c:124]   --->   Operation 6639 'xor' 'xor_ln124_2484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6640 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_437 = xor i8 %xor_ln124_2484, i8 %xor_ln124_2482" [src/dec.c:124]   --->   Operation 6640 'xor' 'xor_ln124_437' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_438)   --->   "%xor_ln124_2485 = xor i8 %z_110, i8 %x_assign_160" [src/dec.c:124]   --->   Operation 6641 'xor' 'xor_ln124_2485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_438)   --->   "%xor_ln124_2486 = xor i8 %xor_ln124_2485, i8 %ct_load_10" [src/dec.c:124]   --->   Operation 6642 'xor' 'xor_ln124_2486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_438)   --->   "%xor_ln124_2487 = xor i8 %x_assign_165, i8 %or_ln134_108" [src/dec.c:124]   --->   Operation 6643 'xor' 'xor_ln124_2487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_438)   --->   "%xor_ln124_2488 = xor i8 %xor_ln124_2487, i8 %or_ln134_107" [src/dec.c:124]   --->   Operation 6644 'xor' 'xor_ln124_2488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6645 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_438 = xor i8 %xor_ln124_2488, i8 %xor_ln124_2486" [src/dec.c:124]   --->   Operation 6645 'xor' 'xor_ln124_438' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_439)   --->   "%xor_ln124_2489 = xor i8 %z_111, i8 %x_assign_165" [src/dec.c:124]   --->   Operation 6646 'xor' 'xor_ln124_2489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_439)   --->   "%xor_ln124_2490 = xor i8 %xor_ln124_2489, i8 %ct_load_11" [src/dec.c:124]   --->   Operation 6647 'xor' 'xor_ln124_2490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_439)   --->   "%xor_ln124_2491 = xor i8 %x_assign_160, i8 %or_ln134_110" [src/dec.c:124]   --->   Operation 6648 'xor' 'xor_ln124_2491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_439)   --->   "%xor_ln124_2492 = xor i8 %xor_ln124_2491, i8 %or_ln134_109" [src/dec.c:124]   --->   Operation 6649 'xor' 'xor_ln124_2492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6650 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_439 = xor i8 %xor_ln124_2492, i8 %xor_ln124_2490" [src/dec.c:124]   --->   Operation 6650 'xor' 'xor_ln124_439' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6651 [1/1] (0.99ns)   --->   "%xor_ln124_440 = xor i8 %xor_ln124_436, i8 %xor_ln124_376" [src/dec.c:124]   --->   Operation 6651 'xor' 'xor_ln124_440' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6652 [1/1] (0.99ns)   --->   "%xor_ln124_441 = xor i8 %xor_ln124_437, i8 %xor_ln124_377" [src/dec.c:124]   --->   Operation 6652 'xor' 'xor_ln124_441' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6653 [1/1] (0.99ns)   --->   "%xor_ln124_442 = xor i8 %xor_ln124_438, i8 %xor_ln124_378" [src/dec.c:124]   --->   Operation 6653 'xor' 'xor_ln124_442' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6654 [1/1] (0.99ns)   --->   "%xor_ln124_443 = xor i8 %xor_ln124_439, i8 %xor_ln124_379" [src/dec.c:124]   --->   Operation 6654 'xor' 'xor_ln124_443' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6655 [1/1] (0.00ns)   --->   "%zext_ln150_14 = zext i8 %xor_ln124_440" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6655 'zext' 'zext_ln150_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6656 [1/1] (0.00ns)   --->   "%clefia_s0_addr_56 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_14" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6656 'getelementptr' 'clefia_s0_addr_56' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6657 [2/2] (3.25ns)   --->   "%z_112 = load i8 %clefia_s0_addr_56" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6657 'load' 'z_112' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6658 [1/1] (0.00ns)   --->   "%zext_ln151_14 = zext i8 %xor_ln124_441" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6658 'zext' 'zext_ln151_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6659 [1/1] (0.00ns)   --->   "%clefia_s1_addr_56 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_14" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6659 'getelementptr' 'clefia_s1_addr_56' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6660 [2/2] (3.25ns)   --->   "%z_113 = load i8 %clefia_s1_addr_56" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6660 'load' 'z_113' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6661 [1/1] (0.00ns)   --->   "%zext_ln152_14 = zext i8 %xor_ln124_442" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6661 'zext' 'zext_ln152_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6662 [1/1] (0.00ns)   --->   "%clefia_s0_addr_57 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_14" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6662 'getelementptr' 'clefia_s0_addr_57' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6663 [2/2] (3.25ns)   --->   "%z_114 = load i8 %clefia_s0_addr_57" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6663 'load' 'z_114' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6664 [1/1] (0.00ns)   --->   "%zext_ln153_14 = zext i8 %xor_ln124_443" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6664 'zext' 'zext_ln153_14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6665 [1/1] (0.00ns)   --->   "%clefia_s1_addr_57 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_14" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6665 'getelementptr' 'clefia_s1_addr_57' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6666 [2/2] (3.25ns)   --->   "%z_115 = load i8 %clefia_s1_addr_57" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6666 'load' 'z_115' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6667 [1/1] (0.00ns)   --->   "%or_ln134_115 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_963, i1 %tmp_709" [src/dec.c:134]   --->   Operation 6667 'bitconcatenate' 'or_ln134_115' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6668 [1/1] (0.00ns)   --->   "%or_ln134_116 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_967, i1 %tmp_717" [src/dec.c:134]   --->   Operation 6668 'bitconcatenate' 'or_ln134_116' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6669 [1/1] (0.00ns)   --->   "%or_ln134_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_970, i1 %tmp_723" [src/dec.c:134]   --->   Operation 6669 'bitconcatenate' 'or_ln134_117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6670 [1/1] (0.00ns)   --->   "%or_ln134_118 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_972, i1 %tmp_727" [src/dec.c:134]   --->   Operation 6670 'bitconcatenate' 'or_ln134_118' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_452)   --->   "%xor_ln124_2509 = xor i8 %x_assign_175, i8 %or_ln134_115" [src/dec.c:124]   --->   Operation 6671 'xor' 'xor_ln124_2509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_452)   --->   "%xor_ln124_2510 = xor i8 %xor_ln124_2509, i8 %z_116" [src/dec.c:124]   --->   Operation 6672 'xor' 'xor_ln124_2510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_452)   --->   "%xor_ln124_2511 = xor i8 %x_assign_174, i8 %or_ln134_116" [src/dec.c:124]   --->   Operation 6673 'xor' 'xor_ln124_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_452)   --->   "%xor_ln124_2512 = xor i8 %xor_ln124_2511, i8 %xor_ln124_412" [src/dec.c:124]   --->   Operation 6674 'xor' 'xor_ln124_2512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6675 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_452 = xor i8 %xor_ln124_2512, i8 %xor_ln124_2510" [src/dec.c:124]   --->   Operation 6675 'xor' 'xor_ln124_452' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_453)   --->   "%xor_ln124_2513 = xor i8 %xor_ln124_413, i8 %or_ln134_117" [src/dec.c:124]   --->   Operation 6676 'xor' 'xor_ln124_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_453)   --->   "%xor_ln124_2514 = xor i8 %xor_ln124_2513, i8 %z_117" [src/dec.c:124]   --->   Operation 6677 'xor' 'xor_ln124_2514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_453)   --->   "%xor_ln124_2515 = xor i8 %x_assign_174, i8 %or_ln134_118" [src/dec.c:124]   --->   Operation 6678 'xor' 'xor_ln124_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_453)   --->   "%xor_ln124_2516 = xor i8 %xor_ln124_2515, i8 %x_assign_175" [src/dec.c:124]   --->   Operation 6679 'xor' 'xor_ln124_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6680 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_453 = xor i8 %xor_ln124_2516, i8 %xor_ln124_2514" [src/dec.c:124]   --->   Operation 6680 'xor' 'xor_ln124_453' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_454)   --->   "%xor_ln124_2517 = xor i8 %xor_ln124_414, i8 %or_ln134_115" [src/dec.c:124]   --->   Operation 6681 'xor' 'xor_ln124_2517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_454)   --->   "%xor_ln124_2518 = xor i8 %xor_ln124_2517, i8 %z_118" [src/dec.c:124]   --->   Operation 6682 'xor' 'xor_ln124_2518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_454)   --->   "%xor_ln124_2519 = xor i8 %x_assign_177, i8 %or_ln134_116" [src/dec.c:124]   --->   Operation 6683 'xor' 'xor_ln124_2519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_454)   --->   "%xor_ln124_2520 = xor i8 %xor_ln124_2519, i8 %x_assign_172" [src/dec.c:124]   --->   Operation 6684 'xor' 'xor_ln124_2520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6685 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_454 = xor i8 %xor_ln124_2520, i8 %xor_ln124_2518" [src/dec.c:124]   --->   Operation 6685 'xor' 'xor_ln124_454' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_455)   --->   "%xor_ln124_2521 = xor i8 %or_ln134_117, i8 %xor_ln124_415" [src/dec.c:124]   --->   Operation 6686 'xor' 'xor_ln124_2521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_455)   --->   "%xor_ln124_2522 = xor i8 %xor_ln124_2521, i8 %z_119" [src/dec.c:124]   --->   Operation 6687 'xor' 'xor_ln124_2522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_455)   --->   "%xor_ln124_2523 = xor i8 %x_assign_172, i8 %or_ln134_118" [src/dec.c:124]   --->   Operation 6688 'xor' 'xor_ln124_2523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_455)   --->   "%xor_ln124_2524 = xor i8 %xor_ln124_2523, i8 %x_assign_177" [src/dec.c:124]   --->   Operation 6689 'xor' 'xor_ln124_2524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6690 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_455 = xor i8 %xor_ln124_2524, i8 %xor_ln124_2522" [src/dec.c:124]   --->   Operation 6690 'xor' 'xor_ln124_455' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6691 [1/1] (0.99ns)   --->   "%xor_ln124_456 = xor i8 %xor_ln124_452, i8 %xor_ln124_368" [src/dec.c:124]   --->   Operation 6691 'xor' 'xor_ln124_456' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6692 [1/1] (0.99ns)   --->   "%xor_ln124_457 = xor i8 %xor_ln124_453, i8 %xor_ln124_369" [src/dec.c:124]   --->   Operation 6692 'xor' 'xor_ln124_457' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6693 [1/1] (0.99ns)   --->   "%xor_ln124_458 = xor i8 %xor_ln124_454, i8 %xor_ln124_370" [src/dec.c:124]   --->   Operation 6693 'xor' 'xor_ln124_458' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6694 [1/1] (0.99ns)   --->   "%xor_ln124_459 = xor i8 %xor_ln124_455, i8 %xor_ln124_371" [src/dec.c:124]   --->   Operation 6694 'xor' 'xor_ln124_459' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 6695 [1/1] (0.00ns)   --->   "%zext_ln150_15 = zext i8 %xor_ln124_456" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6695 'zext' 'zext_ln150_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6696 [1/1] (0.00ns)   --->   "%clefia_s0_addr_60 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_15" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6696 'getelementptr' 'clefia_s0_addr_60' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6697 [2/2] (3.25ns)   --->   "%z_120 = load i8 %clefia_s0_addr_60" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6697 'load' 'z_120' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6698 [1/1] (0.00ns)   --->   "%zext_ln151_15 = zext i8 %xor_ln124_457" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6698 'zext' 'zext_ln151_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6699 [1/1] (0.00ns)   --->   "%clefia_s1_addr_60 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_15" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6699 'getelementptr' 'clefia_s1_addr_60' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6700 [2/2] (3.25ns)   --->   "%z_121 = load i8 %clefia_s1_addr_60" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6700 'load' 'z_121' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6701 [1/1] (0.00ns)   --->   "%zext_ln152_15 = zext i8 %xor_ln124_458" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6701 'zext' 'zext_ln152_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6702 [1/1] (0.00ns)   --->   "%clefia_s0_addr_61 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_15" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6702 'getelementptr' 'clefia_s0_addr_61' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6703 [2/2] (3.25ns)   --->   "%z_122 = load i8 %clefia_s0_addr_61" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6703 'load' 'z_122' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6704 [1/1] (0.00ns)   --->   "%zext_ln153_15 = zext i8 %xor_ln124_459" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6704 'zext' 'zext_ln153_15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6705 [1/1] (0.00ns)   --->   "%clefia_s1_addr_61 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_15" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6705 'getelementptr' 'clefia_s1_addr_61' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 6706 [2/2] (3.25ns)   --->   "%z_123 = load i8 %clefia_s1_addr_61" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6706 'load' 'z_123' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_56 : Operation 6707 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [src/dec.c:124]   --->   Operation 6707 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_56 : Operation 6708 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [src/dec.c:124]   --->   Operation 6708 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 57 <SV = 56> <Delay = 6.74>
ST_57 : Operation 6709 [1/2] (3.25ns)   --->   "%z_112 = load i8 %clefia_s0_addr_56" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6709 'load' 'z_112' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6710 [1/2] (3.25ns)   --->   "%z_113 = load i8 %clefia_s1_addr_56" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6710 'load' 'z_113' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6711 [1/2] (3.25ns)   --->   "%z_114 = load i8 %clefia_s0_addr_57" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6711 'load' 'z_114' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6712 [1/2] (3.25ns)   --->   "%z_115 = load i8 %clefia_s1_addr_57" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6712 'load' 'z_115' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_280)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_113, i32 7" [src/dec.c:131]   --->   Operation 6713 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6714 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_280)   --->   "%xor_ln132_280 = xor i8 %z_113, i8 14" [src/dec.c:132]   --->   Operation 6714 'xor' 'xor_ln132_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6715 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_280 = select i1 %tmp_688, i8 %xor_ln132_280, i8 %z_113" [src/dec.c:131]   --->   Operation 6715 'select' 'select_ln131_280' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6716 [1/1] (0.00ns)   --->   "%trunc_ln134_953 = trunc i8 %select_ln131_280" [src/dec.c:134]   --->   Operation 6716 'trunc' 'trunc_ln134_953' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6717 [1/1] (0.00ns)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_280, i32 7" [src/dec.c:134]   --->   Operation 6717 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6718 [1/1] (0.00ns)   --->   "%x_assign_168 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_953, i1 %tmp_689" [src/dec.c:134]   --->   Operation 6718 'bitconcatenate' 'x_assign_168' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_281)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_114, i32 7" [src/dec.c:131]   --->   Operation 6719 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_281)   --->   "%xor_ln132_281 = xor i8 %z_114, i8 14" [src/dec.c:132]   --->   Operation 6720 'xor' 'xor_ln132_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6721 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_281 = select i1 %tmp_690, i8 %xor_ln132_281, i8 %z_114" [src/dec.c:131]   --->   Operation 6721 'select' 'select_ln131_281' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6722 [1/1] (0.00ns)   --->   "%trunc_ln134_954 = trunc i8 %select_ln131_281" [src/dec.c:134]   --->   Operation 6722 'trunc' 'trunc_ln134_954' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6723 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_281, i32 7" [src/dec.c:134]   --->   Operation 6723 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6724 [1/1] (0.00ns)   --->   "%x_assign_169 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_954, i1 %tmp_691" [src/dec.c:134]   --->   Operation 6724 'bitconcatenate' 'x_assign_169' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6725 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_282)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_281, i32 6" [src/dec.c:131]   --->   Operation 6725 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6726 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_282)   --->   "%xor_ln132_282 = xor i8 %x_assign_169, i8 14" [src/dec.c:132]   --->   Operation 6726 'xor' 'xor_ln132_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6727 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_282 = select i1 %tmp_692, i8 %xor_ln132_282, i8 %x_assign_169" [src/dec.c:131]   --->   Operation 6727 'select' 'select_ln131_282' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6728 [1/1] (0.00ns)   --->   "%trunc_ln134_955 = trunc i8 %select_ln131_282" [src/dec.c:134]   --->   Operation 6728 'trunc' 'trunc_ln134_955' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6729 [1/1] (0.00ns)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_282, i32 7" [src/dec.c:134]   --->   Operation 6729 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6730 [1/1] (0.00ns)   --->   "%or_ln134_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_955, i1 %tmp_693" [src/dec.c:134]   --->   Operation 6730 'bitconcatenate' 'or_ln134_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_283)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_115, i32 7" [src/dec.c:131]   --->   Operation 6731 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_283)   --->   "%xor_ln132_283 = xor i8 %z_115, i8 14" [src/dec.c:132]   --->   Operation 6732 'xor' 'xor_ln132_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6733 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_283 = select i1 %tmp_694, i8 %xor_ln132_283, i8 %z_115" [src/dec.c:131]   --->   Operation 6733 'select' 'select_ln131_283' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6734 [1/1] (0.00ns)   --->   "%trunc_ln134_956 = trunc i8 %select_ln131_283" [src/dec.c:134]   --->   Operation 6734 'trunc' 'trunc_ln134_956' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6735 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_283, i32 7" [src/dec.c:134]   --->   Operation 6735 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6736 [1/1] (0.00ns)   --->   "%x_assign_170 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_956, i1 %tmp_695" [src/dec.c:134]   --->   Operation 6736 'bitconcatenate' 'x_assign_170' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_284)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_283, i32 6" [src/dec.c:131]   --->   Operation 6737 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6738 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_284)   --->   "%xor_ln132_284 = xor i8 %x_assign_170, i8 14" [src/dec.c:132]   --->   Operation 6738 'xor' 'xor_ln132_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6739 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_284 = select i1 %tmp_696, i8 %xor_ln132_284, i8 %x_assign_170" [src/dec.c:131]   --->   Operation 6739 'select' 'select_ln131_284' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6740 [1/1] (0.00ns)   --->   "%trunc_ln134_957 = trunc i8 %select_ln131_284" [src/dec.c:134]   --->   Operation 6740 'trunc' 'trunc_ln134_957' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6741 [1/1] (0.00ns)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_284, i32 7" [src/dec.c:134]   --->   Operation 6741 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6742 [1/1] (0.00ns)   --->   "%or_ln134_112 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_957, i1 %tmp_697" [src/dec.c:134]   --->   Operation 6742 'bitconcatenate' 'or_ln134_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6743 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_285)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_112, i32 7" [src/dec.c:131]   --->   Operation 6743 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6744 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_285)   --->   "%xor_ln132_285 = xor i8 %z_112, i8 14" [src/dec.c:132]   --->   Operation 6744 'xor' 'xor_ln132_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6745 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_285 = select i1 %tmp_698, i8 %xor_ln132_285, i8 %z_112" [src/dec.c:131]   --->   Operation 6745 'select' 'select_ln131_285' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6746 [1/1] (0.00ns)   --->   "%trunc_ln134_958 = trunc i8 %select_ln131_285" [src/dec.c:134]   --->   Operation 6746 'trunc' 'trunc_ln134_958' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6747 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_285, i32 7" [src/dec.c:134]   --->   Operation 6747 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6748 [1/1] (0.00ns)   --->   "%x_assign_171 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_958, i1 %tmp_699" [src/dec.c:134]   --->   Operation 6748 'bitconcatenate' 'x_assign_171' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6749 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_286)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_285, i32 6" [src/dec.c:131]   --->   Operation 6749 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_286)   --->   "%xor_ln132_286 = xor i8 %x_assign_171, i8 14" [src/dec.c:132]   --->   Operation 6750 'xor' 'xor_ln132_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6751 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_286 = select i1 %tmp_700, i8 %xor_ln132_286, i8 %x_assign_171" [src/dec.c:131]   --->   Operation 6751 'select' 'select_ln131_286' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6752 [1/1] (0.00ns)   --->   "%trunc_ln134_959 = trunc i8 %select_ln131_286" [src/dec.c:134]   --->   Operation 6752 'trunc' 'trunc_ln134_959' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6753 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_286, i32 7" [src/dec.c:134]   --->   Operation 6753 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6754 [1/1] (0.00ns)   --->   "%or_ln134_113 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_959, i1 %tmp_701" [src/dec.c:134]   --->   Operation 6754 'bitconcatenate' 'or_ln134_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6755 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_287)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_280, i32 6" [src/dec.c:131]   --->   Operation 6755 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_287)   --->   "%xor_ln132_287 = xor i8 %x_assign_168, i8 14" [src/dec.c:132]   --->   Operation 6756 'xor' 'xor_ln132_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6757 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_287 = select i1 %tmp_702, i8 %xor_ln132_287, i8 %x_assign_168" [src/dec.c:131]   --->   Operation 6757 'select' 'select_ln131_287' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6758 [1/1] (0.00ns)   --->   "%trunc_ln134_960 = trunc i8 %select_ln131_287" [src/dec.c:134]   --->   Operation 6758 'trunc' 'trunc_ln134_960' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6759 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_287, i32 7" [src/dec.c:134]   --->   Operation 6759 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6760 [1/1] (0.00ns)   --->   "%or_ln134_114 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_960, i1 %tmp_703" [src/dec.c:134]   --->   Operation 6760 'bitconcatenate' 'or_ln134_114' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_444)   --->   "%xor_ln124_2493 = xor i8 %x_assign_170, i8 %or_ln134_111" [src/dec.c:124]   --->   Operation 6761 'xor' 'xor_ln124_2493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_444)   --->   "%xor_ln124_2494 = xor i8 %xor_ln124_2493, i8 %z_112" [src/dec.c:124]   --->   Operation 6762 'xor' 'xor_ln124_2494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_444)   --->   "%xor_ln124_2495 = xor i8 %x_assign_168, i8 %or_ln134_112" [src/dec.c:124]   --->   Operation 6763 'xor' 'xor_ln124_2495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_444)   --->   "%xor_ln124_2496 = xor i8 %xor_ln124_2495, i8 %xor_ln124_420" [src/dec.c:124]   --->   Operation 6764 'xor' 'xor_ln124_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6765 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_444 = xor i8 %xor_ln124_2496, i8 %xor_ln124_2494" [src/dec.c:124]   --->   Operation 6765 'xor' 'xor_ln124_444' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6766 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_445)   --->   "%xor_ln124_2497 = xor i8 %xor_ln124_421, i8 %or_ln134_111" [src/dec.c:124]   --->   Operation 6766 'xor' 'xor_ln124_2497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_445)   --->   "%xor_ln124_2498 = xor i8 %xor_ln124_2497, i8 %z_113" [src/dec.c:124]   --->   Operation 6767 'xor' 'xor_ln124_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_445)   --->   "%xor_ln124_2499 = xor i8 %x_assign_171, i8 %or_ln134_112" [src/dec.c:124]   --->   Operation 6768 'xor' 'xor_ln124_2499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_445)   --->   "%xor_ln124_2500 = xor i8 %xor_ln124_2499, i8 %x_assign_169" [src/dec.c:124]   --->   Operation 6769 'xor' 'xor_ln124_2500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6770 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_445 = xor i8 %xor_ln124_2500, i8 %xor_ln124_2498" [src/dec.c:124]   --->   Operation 6770 'xor' 'xor_ln124_445' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_446)   --->   "%xor_ln124_2501 = xor i8 %or_ln134_114, i8 %x_assign_170" [src/dec.c:124]   --->   Operation 6771 'xor' 'xor_ln124_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_446)   --->   "%xor_ln124_2502 = xor i8 %xor_ln124_2501, i8 %z_114" [src/dec.c:124]   --->   Operation 6772 'xor' 'xor_ln124_2502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_446)   --->   "%xor_ln124_2503 = xor i8 %x_assign_168, i8 %xor_ln124_422" [src/dec.c:124]   --->   Operation 6773 'xor' 'xor_ln124_2503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_446)   --->   "%xor_ln124_2504 = xor i8 %xor_ln124_2503, i8 %or_ln134_113" [src/dec.c:124]   --->   Operation 6774 'xor' 'xor_ln124_2504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6775 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_446 = xor i8 %xor_ln124_2504, i8 %xor_ln124_2502" [src/dec.c:124]   --->   Operation 6775 'xor' 'xor_ln124_446' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_447)   --->   "%xor_ln124_2505 = xor i8 %x_assign_169, i8 %or_ln134_114" [src/dec.c:124]   --->   Operation 6776 'xor' 'xor_ln124_2505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_447)   --->   "%xor_ln124_2506 = xor i8 %xor_ln124_2505, i8 %z_115" [src/dec.c:124]   --->   Operation 6777 'xor' 'xor_ln124_2506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_447)   --->   "%xor_ln124_2507 = xor i8 %x_assign_171, i8 %xor_ln124_423" [src/dec.c:124]   --->   Operation 6778 'xor' 'xor_ln124_2507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_447)   --->   "%xor_ln124_2508 = xor i8 %xor_ln124_2507, i8 %or_ln134_113" [src/dec.c:124]   --->   Operation 6779 'xor' 'xor_ln124_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6780 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_447 = xor i8 %xor_ln124_2508, i8 %xor_ln124_2506" [src/dec.c:124]   --->   Operation 6780 'xor' 'xor_ln124_447' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6781 [1/2] (3.25ns)   --->   "%z_120 = load i8 %clefia_s0_addr_60" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6781 'load' 'z_120' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6782 [1/2] (3.25ns)   --->   "%z_121 = load i8 %clefia_s1_addr_60" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6782 'load' 'z_121' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6783 [1/2] (3.25ns)   --->   "%z_122 = load i8 %clefia_s0_addr_61" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6783 'load' 'z_122' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6784 [1/2] (3.25ns)   --->   "%z_123 = load i8 %clefia_s1_addr_61" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 6784 'load' 'z_123' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_57 : Operation 6785 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_300)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_121, i32 7" [src/dec.c:131]   --->   Operation 6785 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6786 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_300)   --->   "%xor_ln132_300 = xor i8 %z_121, i8 14" [src/dec.c:132]   --->   Operation 6786 'xor' 'xor_ln132_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6787 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_300 = select i1 %tmp_728, i8 %xor_ln132_300, i8 %z_121" [src/dec.c:131]   --->   Operation 6787 'select' 'select_ln131_300' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6788 [1/1] (0.00ns)   --->   "%trunc_ln134_973 = trunc i8 %select_ln131_300" [src/dec.c:134]   --->   Operation 6788 'trunc' 'trunc_ln134_973' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6789 [1/1] (0.00ns)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_300, i32 7" [src/dec.c:134]   --->   Operation 6789 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6790 [1/1] (0.00ns)   --->   "%x_assign_180 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_973, i1 %tmp_729" [src/dec.c:134]   --->   Operation 6790 'bitconcatenate' 'x_assign_180' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6791 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_301)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_122, i32 7" [src/dec.c:131]   --->   Operation 6791 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6792 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_301)   --->   "%xor_ln132_301 = xor i8 %z_122, i8 14" [src/dec.c:132]   --->   Operation 6792 'xor' 'xor_ln132_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6793 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_301 = select i1 %tmp_730, i8 %xor_ln132_301, i8 %z_122" [src/dec.c:131]   --->   Operation 6793 'select' 'select_ln131_301' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6794 [1/1] (0.00ns)   --->   "%trunc_ln134_974 = trunc i8 %select_ln131_301" [src/dec.c:134]   --->   Operation 6794 'trunc' 'trunc_ln134_974' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6795 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_301, i32 7" [src/dec.c:134]   --->   Operation 6795 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6796 [1/1] (0.00ns)   --->   "%x_assign_181 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_974, i1 %tmp_731" [src/dec.c:134]   --->   Operation 6796 'bitconcatenate' 'x_assign_181' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6797 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_302)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_301, i32 6" [src/dec.c:131]   --->   Operation 6797 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6798 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_302)   --->   "%xor_ln132_302 = xor i8 %x_assign_181, i8 14" [src/dec.c:132]   --->   Operation 6798 'xor' 'xor_ln132_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6799 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_302 = select i1 %tmp_732, i8 %xor_ln132_302, i8 %x_assign_181" [src/dec.c:131]   --->   Operation 6799 'select' 'select_ln131_302' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6800 [1/1] (0.00ns)   --->   "%trunc_ln134_975 = trunc i8 %select_ln131_302" [src/dec.c:134]   --->   Operation 6800 'trunc' 'trunc_ln134_975' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6801 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_302, i32 7" [src/dec.c:134]   --->   Operation 6801 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6802 [1/1] (0.00ns)   --->   "%or_ln134_119 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_975, i1 %tmp_733" [src/dec.c:134]   --->   Operation 6802 'bitconcatenate' 'or_ln134_119' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6803 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_303)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_123, i32 7" [src/dec.c:131]   --->   Operation 6803 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6804 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_303)   --->   "%xor_ln132_303 = xor i8 %z_123, i8 14" [src/dec.c:132]   --->   Operation 6804 'xor' 'xor_ln132_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6805 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_303 = select i1 %tmp_734, i8 %xor_ln132_303, i8 %z_123" [src/dec.c:131]   --->   Operation 6805 'select' 'select_ln131_303' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6806 [1/1] (0.00ns)   --->   "%trunc_ln134_976 = trunc i8 %select_ln131_303" [src/dec.c:134]   --->   Operation 6806 'trunc' 'trunc_ln134_976' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6807 [1/1] (0.00ns)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_303, i32 7" [src/dec.c:134]   --->   Operation 6807 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6808 [1/1] (0.00ns)   --->   "%x_assign_182 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_976, i1 %tmp_735" [src/dec.c:134]   --->   Operation 6808 'bitconcatenate' 'x_assign_182' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_304)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_303, i32 6" [src/dec.c:131]   --->   Operation 6809 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_304)   --->   "%xor_ln132_304 = xor i8 %x_assign_182, i8 14" [src/dec.c:132]   --->   Operation 6810 'xor' 'xor_ln132_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6811 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_304 = select i1 %tmp_736, i8 %xor_ln132_304, i8 %x_assign_182" [src/dec.c:131]   --->   Operation 6811 'select' 'select_ln131_304' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6812 [1/1] (0.00ns)   --->   "%trunc_ln134_977 = trunc i8 %select_ln131_304" [src/dec.c:134]   --->   Operation 6812 'trunc' 'trunc_ln134_977' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6813 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_304, i32 7" [src/dec.c:134]   --->   Operation 6813 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6814 [1/1] (0.00ns)   --->   "%or_ln134_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_977, i1 %tmp_737" [src/dec.c:134]   --->   Operation 6814 'bitconcatenate' 'or_ln134_120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_305)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_120, i32 7" [src/dec.c:131]   --->   Operation 6815 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_305)   --->   "%xor_ln132_305 = xor i8 %z_120, i8 14" [src/dec.c:132]   --->   Operation 6816 'xor' 'xor_ln132_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6817 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_305 = select i1 %tmp_738, i8 %xor_ln132_305, i8 %z_120" [src/dec.c:131]   --->   Operation 6817 'select' 'select_ln131_305' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6818 [1/1] (0.00ns)   --->   "%trunc_ln134_978 = trunc i8 %select_ln131_305" [src/dec.c:134]   --->   Operation 6818 'trunc' 'trunc_ln134_978' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6819 [1/1] (0.00ns)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_305, i32 7" [src/dec.c:134]   --->   Operation 6819 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6820 [1/1] (0.00ns)   --->   "%x_assign_183 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_978, i1 %tmp_739" [src/dec.c:134]   --->   Operation 6820 'bitconcatenate' 'x_assign_183' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6821 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_306)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_305, i32 6" [src/dec.c:131]   --->   Operation 6821 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6822 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_306)   --->   "%xor_ln132_306 = xor i8 %x_assign_183, i8 14" [src/dec.c:132]   --->   Operation 6822 'xor' 'xor_ln132_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6823 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_306 = select i1 %tmp_740, i8 %xor_ln132_306, i8 %x_assign_183" [src/dec.c:131]   --->   Operation 6823 'select' 'select_ln131_306' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6824 [1/1] (0.00ns)   --->   "%trunc_ln134_979 = trunc i8 %select_ln131_306" [src/dec.c:134]   --->   Operation 6824 'trunc' 'trunc_ln134_979' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6825 [1/1] (0.00ns)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_306, i32 7" [src/dec.c:134]   --->   Operation 6825 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6826 [1/1] (0.00ns)   --->   "%or_ln134_121 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_979, i1 %tmp_741" [src/dec.c:134]   --->   Operation 6826 'bitconcatenate' 'or_ln134_121' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6827 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_307)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_300, i32 6" [src/dec.c:131]   --->   Operation 6827 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_307)   --->   "%xor_ln132_307 = xor i8 %x_assign_180, i8 14" [src/dec.c:132]   --->   Operation 6828 'xor' 'xor_ln132_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6829 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_307 = select i1 %tmp_742, i8 %xor_ln132_307, i8 %x_assign_180" [src/dec.c:131]   --->   Operation 6829 'select' 'select_ln131_307' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 6830 [1/1] (0.00ns)   --->   "%trunc_ln134_980 = trunc i8 %select_ln131_307" [src/dec.c:134]   --->   Operation 6830 'trunc' 'trunc_ln134_980' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6831 [1/1] (0.00ns)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_307, i32 7" [src/dec.c:134]   --->   Operation 6831 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6832 [1/1] (0.00ns)   --->   "%or_ln134_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_980, i1 %tmp_743" [src/dec.c:134]   --->   Operation 6832 'bitconcatenate' 'or_ln134_122' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 6833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_460)   --->   "%xor_ln124_2525 = xor i8 %x_assign_182, i8 %or_ln134_119" [src/dec.c:124]   --->   Operation 6833 'xor' 'xor_ln124_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_460)   --->   "%xor_ln124_2526 = xor i8 %xor_ln124_2525, i8 %z_120" [src/dec.c:124]   --->   Operation 6834 'xor' 'xor_ln124_2526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_460)   --->   "%xor_ln124_2527 = xor i8 %x_assign_180, i8 %or_ln134_120" [src/dec.c:124]   --->   Operation 6835 'xor' 'xor_ln124_2527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_460)   --->   "%xor_ln124_2528 = xor i8 %xor_ln124_2527, i8 %xor_ln124_436" [src/dec.c:124]   --->   Operation 6836 'xor' 'xor_ln124_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6837 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_460 = xor i8 %xor_ln124_2528, i8 %xor_ln124_2526" [src/dec.c:124]   --->   Operation 6837 'xor' 'xor_ln124_460' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_461)   --->   "%xor_ln124_2529 = xor i8 %xor_ln124_437, i8 %or_ln134_119" [src/dec.c:124]   --->   Operation 6838 'xor' 'xor_ln124_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_461)   --->   "%xor_ln124_2530 = xor i8 %xor_ln124_2529, i8 %z_121" [src/dec.c:124]   --->   Operation 6839 'xor' 'xor_ln124_2530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_461)   --->   "%xor_ln124_2531 = xor i8 %x_assign_183, i8 %or_ln134_120" [src/dec.c:124]   --->   Operation 6840 'xor' 'xor_ln124_2531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_461)   --->   "%xor_ln124_2532 = xor i8 %xor_ln124_2531, i8 %x_assign_181" [src/dec.c:124]   --->   Operation 6841 'xor' 'xor_ln124_2532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6842 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_461 = xor i8 %xor_ln124_2532, i8 %xor_ln124_2530" [src/dec.c:124]   --->   Operation 6842 'xor' 'xor_ln124_461' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_462)   --->   "%xor_ln124_2533 = xor i8 %or_ln134_122, i8 %x_assign_182" [src/dec.c:124]   --->   Operation 6843 'xor' 'xor_ln124_2533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_462)   --->   "%xor_ln124_2534 = xor i8 %xor_ln124_2533, i8 %z_122" [src/dec.c:124]   --->   Operation 6844 'xor' 'xor_ln124_2534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_462)   --->   "%xor_ln124_2535 = xor i8 %x_assign_180, i8 %xor_ln124_438" [src/dec.c:124]   --->   Operation 6845 'xor' 'xor_ln124_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_462)   --->   "%xor_ln124_2536 = xor i8 %xor_ln124_2535, i8 %or_ln134_121" [src/dec.c:124]   --->   Operation 6846 'xor' 'xor_ln124_2536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6847 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_462 = xor i8 %xor_ln124_2536, i8 %xor_ln124_2534" [src/dec.c:124]   --->   Operation 6847 'xor' 'xor_ln124_462' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_463)   --->   "%xor_ln124_2537 = xor i8 %x_assign_181, i8 %or_ln134_122" [src/dec.c:124]   --->   Operation 6848 'xor' 'xor_ln124_2537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_463)   --->   "%xor_ln124_2538 = xor i8 %xor_ln124_2537, i8 %z_123" [src/dec.c:124]   --->   Operation 6849 'xor' 'xor_ln124_2538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_463)   --->   "%xor_ln124_2539 = xor i8 %x_assign_183, i8 %xor_ln124_439" [src/dec.c:124]   --->   Operation 6850 'xor' 'xor_ln124_2539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_463)   --->   "%xor_ln124_2540 = xor i8 %xor_ln124_2539, i8 %or_ln134_121" [src/dec.c:124]   --->   Operation 6851 'xor' 'xor_ln124_2540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6852 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_463 = xor i8 %xor_ln124_2540, i8 %xor_ln124_2538" [src/dec.c:124]   --->   Operation 6852 'xor' 'xor_ln124_463' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 6853 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [src/dec.c:124]   --->   Operation 6853 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6854 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [src/dec.c:124]   --->   Operation 6854 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6855 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [src/dec.c:124]   --->   Operation 6855 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_57 : Operation 6856 [2/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_19" [src/dec.c:124]   --->   Operation 6856 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 58 <SV = 57> <Delay = 5.23>
ST_58 : Operation 6857 [1/1] (0.00ns)   --->   "%t_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i1.i1, i3 %tmp_570, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531, i1 %tmp_549, i1 %tmp_569" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 6857 'bitconcatenate' 't_92' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6858 [1/1] (0.00ns)   --->   "%t_93 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %tmp_572, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533, i1 %tmp_551, i1 %tmp_571" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 6858 'bitconcatenate' 't_93' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6859 [1/1] (0.00ns)   --->   "%t_94 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %trunc_ln242_5, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535, i1 %tmp_553, i1 %tmp_573" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 6859 'bitconcatenate' 't_94' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6860 [1/1] (0.00ns)   --->   "%t_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i1.i1.i1.i1.i1, i2 %trunc_ln243_6, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536, i1 %tmp_554, i1 %tmp_574" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 6860 'bitconcatenate' 't_95' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6861 [1/1] (0.99ns)   --->   "%xor_ln124_348 = xor i8 %t_92, i8 233" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6861 'xor' 'xor_ln124_348' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6862 [1/1] (0.99ns)   --->   "%xor_ln124_349 = xor i8 %t_93, i8 141" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6862 'xor' 'xor_ln124_349' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6863 [1/1] (0.99ns)   --->   "%xor_ln124_350 = xor i8 %t_94, i8 77" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6863 'xor' 'xor_ln124_350' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6864 [1/1] (0.99ns)   --->   "%xor_ln124_351 = xor i8 %t_95, i8 50" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 6864 'xor' 'xor_ln124_351' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6865 [1/1] (0.99ns)   --->   "%xor_ln124_464 = xor i8 %xor_ln124_444, i8 %xor_ln124_372" [src/dec.c:124]   --->   Operation 6865 'xor' 'xor_ln124_464' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6866 [1/1] (0.99ns)   --->   "%xor_ln124_465 = xor i8 %xor_ln124_445, i8 %xor_ln124_373" [src/dec.c:124]   --->   Operation 6866 'xor' 'xor_ln124_465' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6867 [1/1] (0.99ns)   --->   "%xor_ln124_466 = xor i8 %xor_ln124_446, i8 %xor_ln124_374" [src/dec.c:124]   --->   Operation 6867 'xor' 'xor_ln124_466' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6868 [1/1] (0.99ns)   --->   "%xor_ln124_467 = xor i8 %xor_ln124_447, i8 %xor_ln124_375" [src/dec.c:124]   --->   Operation 6868 'xor' 'xor_ln124_467' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6869 [1/1] (0.00ns)   --->   "%zext_ln173_15 = zext i8 %xor_ln124_464" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6869 'zext' 'zext_ln173_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6870 [1/1] (0.00ns)   --->   "%clefia_s1_addr_62 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_15" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6870 'getelementptr' 'clefia_s1_addr_62' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6871 [2/2] (3.25ns)   --->   "%z_124 = load i8 %clefia_s1_addr_62" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6871 'load' 'z_124' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6872 [1/1] (0.00ns)   --->   "%zext_ln174_15 = zext i8 %xor_ln124_465" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6872 'zext' 'zext_ln174_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6873 [1/1] (0.00ns)   --->   "%clefia_s0_addr_62 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_15" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6873 'getelementptr' 'clefia_s0_addr_62' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6874 [2/2] (3.25ns)   --->   "%z_125 = load i8 %clefia_s0_addr_62" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6874 'load' 'z_125' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6875 [1/1] (0.00ns)   --->   "%zext_ln175_15 = zext i8 %xor_ln124_466" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6875 'zext' 'zext_ln175_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6876 [1/1] (0.00ns)   --->   "%clefia_s1_addr_63 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_15" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6876 'getelementptr' 'clefia_s1_addr_63' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6877 [2/2] (3.25ns)   --->   "%z_126 = load i8 %clefia_s1_addr_63" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6877 'load' 'z_126' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6878 [1/1] (0.00ns)   --->   "%zext_ln176_15 = zext i8 %xor_ln124_467" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6878 'zext' 'zext_ln176_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6879 [1/1] (0.00ns)   --->   "%clefia_s0_addr_63 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_15" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6879 'getelementptr' 'clefia_s0_addr_63' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6880 [2/2] (3.25ns)   --->   "%z_127 = load i8 %clefia_s0_addr_63" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6880 'load' 'z_127' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6881 [1/1] (0.99ns)   --->   "%xor_ln124_480 = xor i8 %xor_ln124_460, i8 %xor_ln124_348" [src/dec.c:124]   --->   Operation 6881 'xor' 'xor_ln124_480' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6882 [1/1] (0.99ns)   --->   "%xor_ln124_481 = xor i8 %xor_ln124_461, i8 %xor_ln124_349" [src/dec.c:124]   --->   Operation 6882 'xor' 'xor_ln124_481' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6883 [1/1] (0.99ns)   --->   "%xor_ln124_482 = xor i8 %xor_ln124_462, i8 %xor_ln124_350" [src/dec.c:124]   --->   Operation 6883 'xor' 'xor_ln124_482' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6884 [1/1] (0.99ns)   --->   "%xor_ln124_483 = xor i8 %xor_ln124_463, i8 %xor_ln124_351" [src/dec.c:124]   --->   Operation 6884 'xor' 'xor_ln124_483' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 6885 [1/1] (0.00ns)   --->   "%zext_ln173_16 = zext i8 %xor_ln124_480" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6885 'zext' 'zext_ln173_16' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6886 [1/1] (0.00ns)   --->   "%clefia_s1_addr_66 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_16" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6886 'getelementptr' 'clefia_s1_addr_66' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6887 [2/2] (3.25ns)   --->   "%z_132 = load i8 %clefia_s1_addr_66" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6887 'load' 'z_132' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6888 [1/1] (0.00ns)   --->   "%zext_ln174_16 = zext i8 %xor_ln124_481" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6888 'zext' 'zext_ln174_16' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6889 [1/1] (0.00ns)   --->   "%clefia_s0_addr_66 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_16" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6889 'getelementptr' 'clefia_s0_addr_66' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6890 [2/2] (3.25ns)   --->   "%z_133 = load i8 %clefia_s0_addr_66" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6890 'load' 'z_133' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6891 [1/1] (0.00ns)   --->   "%zext_ln175_16 = zext i8 %xor_ln124_482" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6891 'zext' 'zext_ln175_16' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6892 [1/1] (0.00ns)   --->   "%clefia_s1_addr_67 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_16" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6892 'getelementptr' 'clefia_s1_addr_67' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6893 [2/2] (3.25ns)   --->   "%z_134 = load i8 %clefia_s1_addr_67" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6893 'load' 'z_134' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6894 [1/1] (0.00ns)   --->   "%zext_ln176_16 = zext i8 %xor_ln124_483" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6894 'zext' 'zext_ln176_16' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6895 [1/1] (0.00ns)   --->   "%clefia_s0_addr_67 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_16" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6895 'getelementptr' 'clefia_s0_addr_67' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 6896 [2/2] (3.25ns)   --->   "%z_135 = load i8 %clefia_s0_addr_67" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6896 'load' 'z_135' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_58 : Operation 6897 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [src/dec.c:124]   --->   Operation 6897 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_58 : Operation 6898 [1/2] (3.25ns)   --->   "%rk_load_4 = load i8 %rk_addr_19" [src/dec.c:124]   --->   Operation 6898 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_58 : Operation 6899 [2/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_20" [src/dec.c:124]   --->   Operation 6899 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_58 : Operation 6900 [2/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_21" [src/dec.c:124]   --->   Operation 6900 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 59 <SV = 58> <Delay = 6.99>
ST_59 : Operation 6901 [1/2] (3.25ns)   --->   "%z_124 = load i8 %clefia_s1_addr_62" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6901 'load' 'z_124' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6902 [1/2] (3.25ns)   --->   "%z_125 = load i8 %clefia_s0_addr_62" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6902 'load' 'z_125' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6903 [1/2] (3.25ns)   --->   "%z_126 = load i8 %clefia_s1_addr_63" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6903 'load' 'z_126' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6904 [1/2] (3.25ns)   --->   "%z_127 = load i8 %clefia_s0_addr_63" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6904 'load' 'z_127' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_308)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_125, i32 7" [src/dec.c:131]   --->   Operation 6905 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_308)   --->   "%xor_ln132_308 = xor i8 %z_125, i8 14" [src/dec.c:132]   --->   Operation 6906 'xor' 'xor_ln132_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6907 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_308 = select i1 %tmp_744, i8 %xor_ln132_308, i8 %z_125" [src/dec.c:131]   --->   Operation 6907 'select' 'select_ln131_308' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6908 [1/1] (0.00ns)   --->   "%trunc_ln134_981 = trunc i8 %select_ln131_308" [src/dec.c:134]   --->   Operation 6908 'trunc' 'trunc_ln134_981' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6909 [1/1] (0.00ns)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_308, i32 7" [src/dec.c:134]   --->   Operation 6909 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6910 [1/1] (0.00ns)   --->   "%x_assign_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_981, i1 %tmp_745" [src/dec.c:134]   --->   Operation 6910 'bitconcatenate' 'x_assign_184' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_309)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_308, i32 6" [src/dec.c:131]   --->   Operation 6911 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6912 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_309)   --->   "%xor_ln132_309 = xor i8 %x_assign_184, i8 14" [src/dec.c:132]   --->   Operation 6912 'xor' 'xor_ln132_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6913 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_309 = select i1 %tmp_746, i8 %xor_ln132_309, i8 %x_assign_184" [src/dec.c:131]   --->   Operation 6913 'select' 'select_ln131_309' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6914 [1/1] (0.00ns)   --->   "%trunc_ln134_982 = trunc i8 %select_ln131_309" [src/dec.c:134]   --->   Operation 6914 'trunc' 'trunc_ln134_982' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6915 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_309, i32 7" [src/dec.c:134]   --->   Operation 6915 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6916 [1/1] (0.00ns)   --->   "%x_assign_185 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_982, i1 %tmp_747" [src/dec.c:134]   --->   Operation 6916 'bitconcatenate' 'x_assign_185' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6917 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_310)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_309, i32 6" [src/dec.c:131]   --->   Operation 6917 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6918 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_310)   --->   "%xor_ln132_310 = xor i8 %x_assign_185, i8 14" [src/dec.c:132]   --->   Operation 6918 'xor' 'xor_ln132_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6919 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_310 = select i1 %tmp_748, i8 %xor_ln132_310, i8 %x_assign_185" [src/dec.c:131]   --->   Operation 6919 'select' 'select_ln131_310' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6920 [1/1] (0.00ns)   --->   "%trunc_ln134_983 = trunc i8 %select_ln131_310" [src/dec.c:134]   --->   Operation 6920 'trunc' 'trunc_ln134_983' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6921 [1/1] (0.00ns)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_310, i32 7" [src/dec.c:134]   --->   Operation 6921 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6922 [1/1] (0.00ns)   --->   "%or_ln134_123 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_983, i1 %tmp_749" [src/dec.c:134]   --->   Operation 6922 'bitconcatenate' 'or_ln134_123' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_311)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_126, i32 7" [src/dec.c:131]   --->   Operation 6923 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_311)   --->   "%xor_ln132_311 = xor i8 %z_126, i8 14" [src/dec.c:132]   --->   Operation 6924 'xor' 'xor_ln132_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6925 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_311 = select i1 %tmp_750, i8 %xor_ln132_311, i8 %z_126" [src/dec.c:131]   --->   Operation 6925 'select' 'select_ln131_311' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6926 [1/1] (0.00ns)   --->   "%trunc_ln134_984 = trunc i8 %select_ln131_311" [src/dec.c:134]   --->   Operation 6926 'trunc' 'trunc_ln134_984' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6927 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_311, i32 7" [src/dec.c:134]   --->   Operation 6927 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6928 [1/1] (0.00ns)   --->   "%x_assign_186 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_984, i1 %tmp_751" [src/dec.c:134]   --->   Operation 6928 'bitconcatenate' 'x_assign_186' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_312)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_127, i32 7" [src/dec.c:131]   --->   Operation 6929 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6930 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_312)   --->   "%xor_ln132_312 = xor i8 %z_127, i8 14" [src/dec.c:132]   --->   Operation 6930 'xor' 'xor_ln132_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6931 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_312 = select i1 %tmp_752, i8 %xor_ln132_312, i8 %z_127" [src/dec.c:131]   --->   Operation 6931 'select' 'select_ln131_312' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6932 [1/1] (0.00ns)   --->   "%trunc_ln134_985 = trunc i8 %select_ln131_312" [src/dec.c:134]   --->   Operation 6932 'trunc' 'trunc_ln134_985' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6933 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_312, i32 7" [src/dec.c:134]   --->   Operation 6933 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6934 [1/1] (0.00ns)   --->   "%x_assign_187 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_985, i1 %tmp_753" [src/dec.c:134]   --->   Operation 6934 'bitconcatenate' 'x_assign_187' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6935 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_313)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_312, i32 6" [src/dec.c:131]   --->   Operation 6935 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6936 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_313)   --->   "%xor_ln132_313 = xor i8 %x_assign_187, i8 14" [src/dec.c:132]   --->   Operation 6936 'xor' 'xor_ln132_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6937 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_313 = select i1 %tmp_754, i8 %xor_ln132_313, i8 %x_assign_187" [src/dec.c:131]   --->   Operation 6937 'select' 'select_ln131_313' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6938 [1/1] (0.00ns)   --->   "%trunc_ln134_986 = trunc i8 %select_ln131_313" [src/dec.c:134]   --->   Operation 6938 'trunc' 'trunc_ln134_986' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6939 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_313, i32 7" [src/dec.c:134]   --->   Operation 6939 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6940 [1/1] (0.00ns)   --->   "%x_assign_188 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_986, i1 %tmp_755" [src/dec.c:134]   --->   Operation 6940 'bitconcatenate' 'x_assign_188' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6941 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_314)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_313, i32 6" [src/dec.c:131]   --->   Operation 6941 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_314)   --->   "%xor_ln132_314 = xor i8 %x_assign_188, i8 14" [src/dec.c:132]   --->   Operation 6942 'xor' 'xor_ln132_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6943 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_314 = select i1 %tmp_756, i8 %xor_ln132_314, i8 %x_assign_188" [src/dec.c:131]   --->   Operation 6943 'select' 'select_ln131_314' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6944 [1/1] (0.00ns)   --->   "%trunc_ln134_987 = trunc i8 %select_ln131_314" [src/dec.c:134]   --->   Operation 6944 'trunc' 'trunc_ln134_987' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6945 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_314, i32 7" [src/dec.c:134]   --->   Operation 6945 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6946 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_315)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_124, i32 7" [src/dec.c:131]   --->   Operation 6946 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6947 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_315)   --->   "%xor_ln132_315 = xor i8 %z_124, i8 14" [src/dec.c:132]   --->   Operation 6947 'xor' 'xor_ln132_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6948 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_315 = select i1 %tmp_758, i8 %xor_ln132_315, i8 %z_124" [src/dec.c:131]   --->   Operation 6948 'select' 'select_ln131_315' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6949 [1/1] (0.00ns)   --->   "%trunc_ln134_988 = trunc i8 %select_ln131_315" [src/dec.c:134]   --->   Operation 6949 'trunc' 'trunc_ln134_988' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6950 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_315, i32 7" [src/dec.c:134]   --->   Operation 6950 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6951 [1/1] (0.00ns)   --->   "%x_assign_189 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_988, i1 %tmp_759" [src/dec.c:134]   --->   Operation 6951 'bitconcatenate' 'x_assign_189' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_316)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_315, i32 6" [src/dec.c:131]   --->   Operation 6952 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_316)   --->   "%xor_ln132_316 = xor i8 %x_assign_189, i8 14" [src/dec.c:132]   --->   Operation 6953 'xor' 'xor_ln132_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6954 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_316 = select i1 %tmp_760, i8 %xor_ln132_316, i8 %x_assign_189" [src/dec.c:131]   --->   Operation 6954 'select' 'select_ln131_316' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6955 [1/1] (0.00ns)   --->   "%trunc_ln134_989 = trunc i8 %select_ln131_316" [src/dec.c:134]   --->   Operation 6955 'trunc' 'trunc_ln134_989' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6956 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_316, i32 7" [src/dec.c:134]   --->   Operation 6956 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6957 [1/1] (0.00ns)   --->   "%x_assign_190 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_989, i1 %tmp_761" [src/dec.c:134]   --->   Operation 6957 'bitconcatenate' 'x_assign_190' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6958 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_317)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_316, i32 6" [src/dec.c:131]   --->   Operation 6958 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_317)   --->   "%xor_ln132_317 = xor i8 %x_assign_190, i8 14" [src/dec.c:132]   --->   Operation 6959 'xor' 'xor_ln132_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6960 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_317 = select i1 %tmp_762, i8 %xor_ln132_317, i8 %x_assign_190" [src/dec.c:131]   --->   Operation 6960 'select' 'select_ln131_317' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6961 [1/1] (0.00ns)   --->   "%trunc_ln134_990 = trunc i8 %select_ln131_317" [src/dec.c:134]   --->   Operation 6961 'trunc' 'trunc_ln134_990' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6962 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_317, i32 7" [src/dec.c:134]   --->   Operation 6962 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6963 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_318)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_311, i32 6" [src/dec.c:131]   --->   Operation 6963 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6964 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_318)   --->   "%xor_ln132_318 = xor i8 %x_assign_186, i8 14" [src/dec.c:132]   --->   Operation 6964 'xor' 'xor_ln132_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6965 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_318 = select i1 %tmp_764, i8 %xor_ln132_318, i8 %x_assign_186" [src/dec.c:131]   --->   Operation 6965 'select' 'select_ln131_318' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6966 [1/1] (0.00ns)   --->   "%trunc_ln134_991 = trunc i8 %select_ln131_318" [src/dec.c:134]   --->   Operation 6966 'trunc' 'trunc_ln134_991' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6967 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_318, i32 7" [src/dec.c:134]   --->   Operation 6967 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6968 [1/1] (0.00ns)   --->   "%x_assign_191 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_991, i1 %tmp_765" [src/dec.c:134]   --->   Operation 6968 'bitconcatenate' 'x_assign_191' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6969 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_319)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_318, i32 6" [src/dec.c:131]   --->   Operation 6969 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6970 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_319)   --->   "%xor_ln132_319 = xor i8 %x_assign_191, i8 14" [src/dec.c:132]   --->   Operation 6970 'xor' 'xor_ln132_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6971 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_319 = select i1 %tmp_766, i8 %xor_ln132_319, i8 %x_assign_191" [src/dec.c:131]   --->   Operation 6971 'select' 'select_ln131_319' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6972 [1/1] (0.00ns)   --->   "%trunc_ln134_992 = trunc i8 %select_ln131_319" [src/dec.c:134]   --->   Operation 6972 'trunc' 'trunc_ln134_992' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6973 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_319, i32 7" [src/dec.c:134]   --->   Operation 6973 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6974 [1/2] (3.25ns)   --->   "%z_132 = load i8 %clefia_s1_addr_66" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6974 'load' 'z_132' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6975 [1/2] (3.25ns)   --->   "%z_133 = load i8 %clefia_s0_addr_66" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6975 'load' 'z_133' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6976 [1/2] (3.25ns)   --->   "%z_134 = load i8 %clefia_s1_addr_67" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6976 'load' 'z_134' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6977 [1/2] (3.25ns)   --->   "%z_135 = load i8 %clefia_s0_addr_67" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 6977 'load' 'z_135' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_328)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_133, i32 7" [src/dec.c:131]   --->   Operation 6978 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6979 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_328)   --->   "%xor_ln132_328 = xor i8 %z_133, i8 14" [src/dec.c:132]   --->   Operation 6979 'xor' 'xor_ln132_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6980 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_328 = select i1 %tmp_784, i8 %xor_ln132_328, i8 %z_133" [src/dec.c:131]   --->   Operation 6980 'select' 'select_ln131_328' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6981 [1/1] (0.00ns)   --->   "%trunc_ln134_1001 = trunc i8 %select_ln131_328" [src/dec.c:134]   --->   Operation 6981 'trunc' 'trunc_ln134_1001' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6982 [1/1] (0.00ns)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_328, i32 7" [src/dec.c:134]   --->   Operation 6982 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6983 [1/1] (0.00ns)   --->   "%x_assign_196 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1001, i1 %tmp_785" [src/dec.c:134]   --->   Operation 6983 'bitconcatenate' 'x_assign_196' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_329)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_328, i32 6" [src/dec.c:131]   --->   Operation 6984 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_329)   --->   "%xor_ln132_329 = xor i8 %x_assign_196, i8 14" [src/dec.c:132]   --->   Operation 6985 'xor' 'xor_ln132_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6986 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_329 = select i1 %tmp_786, i8 %xor_ln132_329, i8 %x_assign_196" [src/dec.c:131]   --->   Operation 6986 'select' 'select_ln131_329' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6987 [1/1] (0.00ns)   --->   "%trunc_ln134_1002 = trunc i8 %select_ln131_329" [src/dec.c:134]   --->   Operation 6987 'trunc' 'trunc_ln134_1002' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6988 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_329, i32 7" [src/dec.c:134]   --->   Operation 6988 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6989 [1/1] (0.00ns)   --->   "%x_assign_197 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1002, i1 %tmp_787" [src/dec.c:134]   --->   Operation 6989 'bitconcatenate' 'x_assign_197' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_330)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_329, i32 6" [src/dec.c:131]   --->   Operation 6990 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_330)   --->   "%xor_ln132_330 = xor i8 %x_assign_197, i8 14" [src/dec.c:132]   --->   Operation 6991 'xor' 'xor_ln132_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6992 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_330 = select i1 %tmp_788, i8 %xor_ln132_330, i8 %x_assign_197" [src/dec.c:131]   --->   Operation 6992 'select' 'select_ln131_330' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6993 [1/1] (0.00ns)   --->   "%trunc_ln134_1003 = trunc i8 %select_ln131_330" [src/dec.c:134]   --->   Operation 6993 'trunc' 'trunc_ln134_1003' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6994 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_330, i32 7" [src/dec.c:134]   --->   Operation 6994 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6995 [1/1] (0.00ns)   --->   "%or_ln134_131 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1003, i1 %tmp_789" [src/dec.c:134]   --->   Operation 6995 'bitconcatenate' 'or_ln134_131' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6996 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_331)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_134, i32 7" [src/dec.c:131]   --->   Operation 6996 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 6997 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_331)   --->   "%xor_ln132_331 = xor i8 %z_134, i8 14" [src/dec.c:132]   --->   Operation 6997 'xor' 'xor_ln132_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 6998 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_331 = select i1 %tmp_790, i8 %xor_ln132_331, i8 %z_134" [src/dec.c:131]   --->   Operation 6998 'select' 'select_ln131_331' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 6999 [1/1] (0.00ns)   --->   "%trunc_ln134_1004 = trunc i8 %select_ln131_331" [src/dec.c:134]   --->   Operation 6999 'trunc' 'trunc_ln134_1004' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7000 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_331, i32 7" [src/dec.c:134]   --->   Operation 7000 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7001 [1/1] (0.00ns)   --->   "%x_assign_198 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1004, i1 %tmp_791" [src/dec.c:134]   --->   Operation 7001 'bitconcatenate' 'x_assign_198' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_332)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_135, i32 7" [src/dec.c:131]   --->   Operation 7002 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_332)   --->   "%xor_ln132_332 = xor i8 %z_135, i8 14" [src/dec.c:132]   --->   Operation 7003 'xor' 'xor_ln132_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7004 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_332 = select i1 %tmp_792, i8 %xor_ln132_332, i8 %z_135" [src/dec.c:131]   --->   Operation 7004 'select' 'select_ln131_332' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7005 [1/1] (0.00ns)   --->   "%trunc_ln134_1005 = trunc i8 %select_ln131_332" [src/dec.c:134]   --->   Operation 7005 'trunc' 'trunc_ln134_1005' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7006 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_332, i32 7" [src/dec.c:134]   --->   Operation 7006 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7007 [1/1] (0.00ns)   --->   "%x_assign_199 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1005, i1 %tmp_793" [src/dec.c:134]   --->   Operation 7007 'bitconcatenate' 'x_assign_199' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7008 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_333)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_332, i32 6" [src/dec.c:131]   --->   Operation 7008 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7009 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_333)   --->   "%xor_ln132_333 = xor i8 %x_assign_199, i8 14" [src/dec.c:132]   --->   Operation 7009 'xor' 'xor_ln132_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7010 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_333 = select i1 %tmp_794, i8 %xor_ln132_333, i8 %x_assign_199" [src/dec.c:131]   --->   Operation 7010 'select' 'select_ln131_333' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7011 [1/1] (0.00ns)   --->   "%trunc_ln134_1006 = trunc i8 %select_ln131_333" [src/dec.c:134]   --->   Operation 7011 'trunc' 'trunc_ln134_1006' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7012 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_333, i32 7" [src/dec.c:134]   --->   Operation 7012 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7013 [1/1] (0.00ns)   --->   "%x_assign_200 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1006, i1 %tmp_795" [src/dec.c:134]   --->   Operation 7013 'bitconcatenate' 'x_assign_200' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_334)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_333, i32 6" [src/dec.c:131]   --->   Operation 7014 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_334)   --->   "%xor_ln132_334 = xor i8 %x_assign_200, i8 14" [src/dec.c:132]   --->   Operation 7015 'xor' 'xor_ln132_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7016 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_334 = select i1 %tmp_796, i8 %xor_ln132_334, i8 %x_assign_200" [src/dec.c:131]   --->   Operation 7016 'select' 'select_ln131_334' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7017 [1/1] (0.00ns)   --->   "%trunc_ln134_1007 = trunc i8 %select_ln131_334" [src/dec.c:134]   --->   Operation 7017 'trunc' 'trunc_ln134_1007' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7018 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_334, i32 7" [src/dec.c:134]   --->   Operation 7018 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_335)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_132, i32 7" [src/dec.c:131]   --->   Operation 7019 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_335)   --->   "%xor_ln132_335 = xor i8 %z_132, i8 14" [src/dec.c:132]   --->   Operation 7020 'xor' 'xor_ln132_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7021 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_335 = select i1 %tmp_798, i8 %xor_ln132_335, i8 %z_132" [src/dec.c:131]   --->   Operation 7021 'select' 'select_ln131_335' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7022 [1/1] (0.00ns)   --->   "%trunc_ln134_1008 = trunc i8 %select_ln131_335" [src/dec.c:134]   --->   Operation 7022 'trunc' 'trunc_ln134_1008' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7023 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_335, i32 7" [src/dec.c:134]   --->   Operation 7023 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7024 [1/1] (0.00ns)   --->   "%x_assign_201 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1008, i1 %tmp_799" [src/dec.c:134]   --->   Operation 7024 'bitconcatenate' 'x_assign_201' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_336)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_335, i32 6" [src/dec.c:131]   --->   Operation 7025 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7026 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_336)   --->   "%xor_ln132_336 = xor i8 %x_assign_201, i8 14" [src/dec.c:132]   --->   Operation 7026 'xor' 'xor_ln132_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7027 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_336 = select i1 %tmp_800, i8 %xor_ln132_336, i8 %x_assign_201" [src/dec.c:131]   --->   Operation 7027 'select' 'select_ln131_336' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7028 [1/1] (0.00ns)   --->   "%trunc_ln134_1009 = trunc i8 %select_ln131_336" [src/dec.c:134]   --->   Operation 7028 'trunc' 'trunc_ln134_1009' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7029 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_336, i32 7" [src/dec.c:134]   --->   Operation 7029 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7030 [1/1] (0.00ns)   --->   "%x_assign_202 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1009, i1 %tmp_801" [src/dec.c:134]   --->   Operation 7030 'bitconcatenate' 'x_assign_202' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_337)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_336, i32 6" [src/dec.c:131]   --->   Operation 7031 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7032 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_337)   --->   "%xor_ln132_337 = xor i8 %x_assign_202, i8 14" [src/dec.c:132]   --->   Operation 7032 'xor' 'xor_ln132_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7033 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_337 = select i1 %tmp_802, i8 %xor_ln132_337, i8 %x_assign_202" [src/dec.c:131]   --->   Operation 7033 'select' 'select_ln131_337' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7034 [1/1] (0.00ns)   --->   "%trunc_ln134_1010 = trunc i8 %select_ln131_337" [src/dec.c:134]   --->   Operation 7034 'trunc' 'trunc_ln134_1010' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7035 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_337, i32 7" [src/dec.c:134]   --->   Operation 7035 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7036 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_338)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_331, i32 6" [src/dec.c:131]   --->   Operation 7036 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7037 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_338)   --->   "%xor_ln132_338 = xor i8 %x_assign_198, i8 14" [src/dec.c:132]   --->   Operation 7037 'xor' 'xor_ln132_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7038 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_338 = select i1 %tmp_804, i8 %xor_ln132_338, i8 %x_assign_198" [src/dec.c:131]   --->   Operation 7038 'select' 'select_ln131_338' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7039 [1/1] (0.00ns)   --->   "%trunc_ln134_1011 = trunc i8 %select_ln131_338" [src/dec.c:134]   --->   Operation 7039 'trunc' 'trunc_ln134_1011' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7040 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_338, i32 7" [src/dec.c:134]   --->   Operation 7040 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7041 [1/1] (0.00ns)   --->   "%x_assign_203 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1011, i1 %tmp_805" [src/dec.c:134]   --->   Operation 7041 'bitconcatenate' 'x_assign_203' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7042 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_339)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_338, i32 6" [src/dec.c:131]   --->   Operation 7042 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7043 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_339)   --->   "%xor_ln132_339 = xor i8 %x_assign_203, i8 14" [src/dec.c:132]   --->   Operation 7043 'xor' 'xor_ln132_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 7044 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_339 = select i1 %tmp_806, i8 %xor_ln132_339, i8 %x_assign_203" [src/dec.c:131]   --->   Operation 7044 'select' 'select_ln131_339' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 7045 [1/1] (0.00ns)   --->   "%trunc_ln134_1012 = trunc i8 %select_ln131_339" [src/dec.c:134]   --->   Operation 7045 'trunc' 'trunc_ln134_1012' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7046 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_339, i32 7" [src/dec.c:134]   --->   Operation 7046 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 7047 [1/2] (3.25ns)   --->   "%rk_load_5 = load i8 %rk_addr_20" [src/dec.c:124]   --->   Operation 7047 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_59 : Operation 7048 [1/2] (3.25ns)   --->   "%rk_load_6 = load i8 %rk_addr_21" [src/dec.c:124]   --->   Operation 7048 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_59 : Operation 7049 [2/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_22" [src/dec.c:124]   --->   Operation 7049 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_59 : Operation 7050 [2/2] (3.25ns)   --->   "%rk_load_8 = load i8 %rk_addr_23" [src/dec.c:124]   --->   Operation 7050 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 60 <SV = 59> <Delay = 5.23>
ST_60 : Operation 7051 [1/1] (0.00ns)   --->   "%t_81 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln228_5, i2 %tmp_557" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 7051 'bitconcatenate' 't_81' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7052 [1/1] (0.00ns)   --->   "%t_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln229_5, i2 %tmp_558" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 7052 'bitconcatenate' 't_82' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7053 [1/1] (0.00ns)   --->   "%t_88 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i2.i1, i5 %trunc_ln227_4, i2 %tmp_564, i1 %tmp_563" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 7053 'bitconcatenate' 't_88' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7054 [1/1] (0.00ns)   --->   "%t_89 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i3.i2, i3 %trunc_ln228_2, i3 %tmp_547, i2 %tmp_565" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 7054 'bitconcatenate' 't_89' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7055 [1/1] (0.00ns)   --->   "%t_90 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i1.i1.i1, i1 %trunc_ln229, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln124_2096, i1 %tmp_566" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 7055 'bitconcatenate' 't_90' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7056 [1/1] (0.00ns)   --->   "%t_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_568, i1 %trunc_ln227, i1 %tmp_530, i1 %tmp_548, i1 %tmp_567" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 7056 'bitconcatenate' 't_91' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7057 [1/1] (0.99ns)   --->   "%xor_ln124_337 = xor i8 %t_81, i8 123" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7057 'xor' 'xor_ln124_337' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7058 [1/1] (0.99ns)   --->   "%xor_ln124_338 = xor i8 %t_82, i8 54" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7058 'xor' 'xor_ln124_338' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7059 [1/1] (0.99ns)   --->   "%xor_ln124_344 = xor i8 %t_88, i8 133" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7059 'xor' 'xor_ln124_344' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7060 [1/1] (0.99ns)   --->   "%xor_ln124_345 = xor i8 %t_89, i8 172" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7060 'xor' 'xor_ln124_345' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7061 [1/1] (0.99ns)   --->   "%xor_ln124_346 = xor i8 %t_90, i8 155" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7061 'xor' 'xor_ln124_346' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7062 [1/1] (0.99ns)   --->   "%xor_ln124_347 = xor i8 %t_91, i8 101" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7062 'xor' 'xor_ln124_347' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7063 [1/1] (0.00ns)   --->   "%or_ln134_124 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_987, i1 %tmp_757" [src/dec.c:134]   --->   Operation 7063 'bitconcatenate' 'or_ln134_124' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7064 [1/1] (0.00ns)   --->   "%or_ln134_125 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_990, i1 %tmp_763" [src/dec.c:134]   --->   Operation 7064 'bitconcatenate' 'or_ln134_125' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7065 [1/1] (0.00ns)   --->   "%or_ln134_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_992, i1 %tmp_767" [src/dec.c:134]   --->   Operation 7065 'bitconcatenate' 'or_ln134_126' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_468)   --->   "%xor_ln124_2541 = xor i8 %x_assign_187, i8 %or_ln134_123" [src/dec.c:124]   --->   Operation 7066 'xor' 'xor_ln124_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_468)   --->   "%xor_ln124_2542 = xor i8 %xor_ln124_2541, i8 %z_124" [src/dec.c:124]   --->   Operation 7067 'xor' 'xor_ln124_2542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_468)   --->   "%xor_ln124_2543 = xor i8 %x_assign_186, i8 %or_ln134_124" [src/dec.c:124]   --->   Operation 7068 'xor' 'xor_ln124_2543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_468)   --->   "%xor_ln124_2544 = xor i8 %xor_ln124_2543, i8 %xor_ln124_428" [src/dec.c:124]   --->   Operation 7069 'xor' 'xor_ln124_2544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7070 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_468 = xor i8 %xor_ln124_2544, i8 %xor_ln124_2542" [src/dec.c:124]   --->   Operation 7070 'xor' 'xor_ln124_468' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_469)   --->   "%xor_ln124_2545 = xor i8 %xor_ln124_429, i8 %or_ln134_125" [src/dec.c:124]   --->   Operation 7071 'xor' 'xor_ln124_2545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7072 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_469)   --->   "%xor_ln124_2546 = xor i8 %xor_ln124_2545, i8 %z_125" [src/dec.c:124]   --->   Operation 7072 'xor' 'xor_ln124_2546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7073 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_469)   --->   "%xor_ln124_2547 = xor i8 %x_assign_186, i8 %or_ln134_126" [src/dec.c:124]   --->   Operation 7073 'xor' 'xor_ln124_2547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7074 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_469)   --->   "%xor_ln124_2548 = xor i8 %xor_ln124_2547, i8 %x_assign_187" [src/dec.c:124]   --->   Operation 7074 'xor' 'xor_ln124_2548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7075 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_469 = xor i8 %xor_ln124_2548, i8 %xor_ln124_2546" [src/dec.c:124]   --->   Operation 7075 'xor' 'xor_ln124_469' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_470)   --->   "%xor_ln124_2549 = xor i8 %xor_ln124_430, i8 %or_ln134_123" [src/dec.c:124]   --->   Operation 7076 'xor' 'xor_ln124_2549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_470)   --->   "%xor_ln124_2550 = xor i8 %xor_ln124_2549, i8 %z_126" [src/dec.c:124]   --->   Operation 7077 'xor' 'xor_ln124_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_470)   --->   "%xor_ln124_2551 = xor i8 %x_assign_189, i8 %or_ln134_124" [src/dec.c:124]   --->   Operation 7078 'xor' 'xor_ln124_2551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_470)   --->   "%xor_ln124_2552 = xor i8 %xor_ln124_2551, i8 %x_assign_184" [src/dec.c:124]   --->   Operation 7079 'xor' 'xor_ln124_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7080 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_470 = xor i8 %xor_ln124_2552, i8 %xor_ln124_2550" [src/dec.c:124]   --->   Operation 7080 'xor' 'xor_ln124_470' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_471)   --->   "%xor_ln124_2553 = xor i8 %or_ln134_125, i8 %xor_ln124_431" [src/dec.c:124]   --->   Operation 7081 'xor' 'xor_ln124_2553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_471)   --->   "%xor_ln124_2554 = xor i8 %xor_ln124_2553, i8 %z_127" [src/dec.c:124]   --->   Operation 7082 'xor' 'xor_ln124_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_471)   --->   "%xor_ln124_2555 = xor i8 %x_assign_184, i8 %or_ln134_126" [src/dec.c:124]   --->   Operation 7083 'xor' 'xor_ln124_2555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_471)   --->   "%xor_ln124_2556 = xor i8 %xor_ln124_2555, i8 %x_assign_189" [src/dec.c:124]   --->   Operation 7084 'xor' 'xor_ln124_2556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7085 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_471 = xor i8 %xor_ln124_2556, i8 %xor_ln124_2554" [src/dec.c:124]   --->   Operation 7085 'xor' 'xor_ln124_471' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7086 [1/1] (0.99ns)   --->   "%xor_ln124_472 = xor i8 %xor_ln124_468, i8 %xor_ln124_344" [src/dec.c:124]   --->   Operation 7086 'xor' 'xor_ln124_472' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7087 [1/1] (0.99ns)   --->   "%xor_ln124_473 = xor i8 %xor_ln124_469, i8 %xor_ln124_345" [src/dec.c:124]   --->   Operation 7087 'xor' 'xor_ln124_473' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7088 [1/1] (0.99ns)   --->   "%xor_ln124_474 = xor i8 %xor_ln124_470, i8 %xor_ln124_346" [src/dec.c:124]   --->   Operation 7088 'xor' 'xor_ln124_474' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7089 [1/1] (0.99ns)   --->   "%xor_ln124_475 = xor i8 %xor_ln124_471, i8 %xor_ln124_347" [src/dec.c:124]   --->   Operation 7089 'xor' 'xor_ln124_475' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7090 [1/1] (0.00ns)   --->   "%zext_ln150_16 = zext i8 %xor_ln124_472" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7090 'zext' 'zext_ln150_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7091 [1/1] (0.00ns)   --->   "%clefia_s0_addr_64 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_16" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7091 'getelementptr' 'clefia_s0_addr_64' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7092 [2/2] (3.25ns)   --->   "%z_128 = load i8 %clefia_s0_addr_64" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7092 'load' 'z_128' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7093 [1/1] (0.00ns)   --->   "%zext_ln151_16 = zext i8 %xor_ln124_473" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7093 'zext' 'zext_ln151_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7094 [1/1] (0.00ns)   --->   "%clefia_s1_addr_64 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_16" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7094 'getelementptr' 'clefia_s1_addr_64' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7095 [2/2] (3.25ns)   --->   "%z_129 = load i8 %clefia_s1_addr_64" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7095 'load' 'z_129' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7096 [1/1] (0.00ns)   --->   "%zext_ln152_16 = zext i8 %xor_ln124_474" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7096 'zext' 'zext_ln152_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7097 [1/1] (0.00ns)   --->   "%clefia_s0_addr_65 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_16" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7097 'getelementptr' 'clefia_s0_addr_65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7098 [2/2] (3.25ns)   --->   "%z_130 = load i8 %clefia_s0_addr_65" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7098 'load' 'z_130' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7099 [1/1] (0.00ns)   --->   "%zext_ln153_16 = zext i8 %xor_ln124_475" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7099 'zext' 'zext_ln153_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7100 [1/1] (0.00ns)   --->   "%clefia_s1_addr_65 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_16" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7100 'getelementptr' 'clefia_s1_addr_65' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7101 [2/2] (3.25ns)   --->   "%z_131 = load i8 %clefia_s1_addr_65" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7101 'load' 'z_131' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7102 [1/1] (0.00ns)   --->   "%or_ln134_132 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1007, i1 %tmp_797" [src/dec.c:134]   --->   Operation 7102 'bitconcatenate' 'or_ln134_132' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7103 [1/1] (0.00ns)   --->   "%or_ln134_133 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1010, i1 %tmp_803" [src/dec.c:134]   --->   Operation 7103 'bitconcatenate' 'or_ln134_133' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7104 [1/1] (0.00ns)   --->   "%or_ln134_134 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1012, i1 %tmp_807" [src/dec.c:134]   --->   Operation 7104 'bitconcatenate' 'or_ln134_134' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_484)   --->   "%xor_ln124_2573 = xor i8 %x_assign_199, i8 %or_ln134_131" [src/dec.c:124]   --->   Operation 7105 'xor' 'xor_ln124_2573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_484)   --->   "%xor_ln124_2574 = xor i8 %xor_ln124_2573, i8 %z_132" [src/dec.c:124]   --->   Operation 7106 'xor' 'xor_ln124_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_484)   --->   "%xor_ln124_2575 = xor i8 %x_assign_198, i8 %or_ln134_132" [src/dec.c:124]   --->   Operation 7107 'xor' 'xor_ln124_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_484)   --->   "%xor_ln124_2576 = xor i8 %xor_ln124_2575, i8 %xor_ln124_444" [src/dec.c:124]   --->   Operation 7108 'xor' 'xor_ln124_2576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7109 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_484 = xor i8 %xor_ln124_2576, i8 %xor_ln124_2574" [src/dec.c:124]   --->   Operation 7109 'xor' 'xor_ln124_484' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_485)   --->   "%xor_ln124_2577 = xor i8 %xor_ln124_445, i8 %or_ln134_133" [src/dec.c:124]   --->   Operation 7110 'xor' 'xor_ln124_2577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_485)   --->   "%xor_ln124_2578 = xor i8 %xor_ln124_2577, i8 %z_133" [src/dec.c:124]   --->   Operation 7111 'xor' 'xor_ln124_2578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_485)   --->   "%xor_ln124_2579 = xor i8 %x_assign_198, i8 %or_ln134_134" [src/dec.c:124]   --->   Operation 7112 'xor' 'xor_ln124_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_485)   --->   "%xor_ln124_2580 = xor i8 %xor_ln124_2579, i8 %x_assign_199" [src/dec.c:124]   --->   Operation 7113 'xor' 'xor_ln124_2580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7114 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_485 = xor i8 %xor_ln124_2580, i8 %xor_ln124_2578" [src/dec.c:124]   --->   Operation 7114 'xor' 'xor_ln124_485' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_486)   --->   "%xor_ln124_2581 = xor i8 %xor_ln124_446, i8 %or_ln134_131" [src/dec.c:124]   --->   Operation 7115 'xor' 'xor_ln124_2581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_486)   --->   "%xor_ln124_2582 = xor i8 %xor_ln124_2581, i8 %z_134" [src/dec.c:124]   --->   Operation 7116 'xor' 'xor_ln124_2582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_486)   --->   "%xor_ln124_2583 = xor i8 %x_assign_201, i8 %or_ln134_132" [src/dec.c:124]   --->   Operation 7117 'xor' 'xor_ln124_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_486)   --->   "%xor_ln124_2584 = xor i8 %xor_ln124_2583, i8 %x_assign_196" [src/dec.c:124]   --->   Operation 7118 'xor' 'xor_ln124_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_486 = xor i8 %xor_ln124_2584, i8 %xor_ln124_2582" [src/dec.c:124]   --->   Operation 7119 'xor' 'xor_ln124_486' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_487)   --->   "%xor_ln124_2585 = xor i8 %or_ln134_133, i8 %xor_ln124_447" [src/dec.c:124]   --->   Operation 7120 'xor' 'xor_ln124_2585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_487)   --->   "%xor_ln124_2586 = xor i8 %xor_ln124_2585, i8 %z_135" [src/dec.c:124]   --->   Operation 7121 'xor' 'xor_ln124_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_487)   --->   "%xor_ln124_2587 = xor i8 %x_assign_196, i8 %or_ln134_134" [src/dec.c:124]   --->   Operation 7122 'xor' 'xor_ln124_2587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_487)   --->   "%xor_ln124_2588 = xor i8 %xor_ln124_2587, i8 %x_assign_201" [src/dec.c:124]   --->   Operation 7123 'xor' 'xor_ln124_2588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7124 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_487 = xor i8 %xor_ln124_2588, i8 %xor_ln124_2586" [src/dec.c:124]   --->   Operation 7124 'xor' 'xor_ln124_487' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7125 [1/1] (0.99ns)   --->   "%xor_ln124_488 = xor i8 %xor_ln124_484, i8 %xor_ln124_336" [src/dec.c:124]   --->   Operation 7125 'xor' 'xor_ln124_488' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7126 [1/1] (0.99ns)   --->   "%xor_ln124_489 = xor i8 %xor_ln124_485, i8 %xor_ln124_337" [src/dec.c:124]   --->   Operation 7126 'xor' 'xor_ln124_489' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7127 [1/1] (0.99ns)   --->   "%xor_ln124_490 = xor i8 %xor_ln124_486, i8 %xor_ln124_338" [src/dec.c:124]   --->   Operation 7127 'xor' 'xor_ln124_490' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7128 [1/1] (0.99ns)   --->   "%xor_ln124_491 = xor i8 %xor_ln124_487, i8 %xor_ln124_339" [src/dec.c:124]   --->   Operation 7128 'xor' 'xor_ln124_491' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 7129 [1/1] (0.00ns)   --->   "%zext_ln150_17 = zext i8 %xor_ln124_488" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7129 'zext' 'zext_ln150_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7130 [1/1] (0.00ns)   --->   "%clefia_s0_addr_68 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_17" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7130 'getelementptr' 'clefia_s0_addr_68' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7131 [2/2] (3.25ns)   --->   "%z_136 = load i8 %clefia_s0_addr_68" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7131 'load' 'z_136' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7132 [1/1] (0.00ns)   --->   "%zext_ln151_17 = zext i8 %xor_ln124_489" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7132 'zext' 'zext_ln151_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7133 [1/1] (0.00ns)   --->   "%clefia_s1_addr_68 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_17" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7133 'getelementptr' 'clefia_s1_addr_68' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7134 [2/2] (3.25ns)   --->   "%z_137 = load i8 %clefia_s1_addr_68" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7134 'load' 'z_137' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7135 [1/1] (0.00ns)   --->   "%zext_ln152_17 = zext i8 %xor_ln124_490" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7135 'zext' 'zext_ln152_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7136 [1/1] (0.00ns)   --->   "%clefia_s0_addr_69 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_17" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7136 'getelementptr' 'clefia_s0_addr_69' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7137 [2/2] (3.25ns)   --->   "%z_138 = load i8 %clefia_s0_addr_69" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7137 'load' 'z_138' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7138 [1/1] (0.00ns)   --->   "%zext_ln153_17 = zext i8 %xor_ln124_491" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7138 'zext' 'zext_ln153_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7139 [1/1] (0.00ns)   --->   "%clefia_s1_addr_69 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_17" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7139 'getelementptr' 'clefia_s1_addr_69' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 7140 [2/2] (3.25ns)   --->   "%z_139 = load i8 %clefia_s1_addr_69" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7140 'load' 'z_139' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 7141 [1/2] (3.25ns)   --->   "%rk_load_7 = load i8 %rk_addr_22" [src/dec.c:124]   --->   Operation 7141 'load' 'rk_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_60 : Operation 7142 [1/2] (3.25ns)   --->   "%rk_load_8 = load i8 %rk_addr_23" [src/dec.c:124]   --->   Operation 7142 'load' 'rk_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_60 : Operation 7143 [2/2] (3.25ns)   --->   "%rk_load_9 = load i8 %rk_addr_8" [src/dec.c:124]   --->   Operation 7143 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_60 : Operation 7144 [2/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_9" [src/dec.c:124]   --->   Operation 7144 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 61 <SV = 60> <Delay = 6.74>
ST_61 : Operation 7145 [1/2] (3.25ns)   --->   "%z_128 = load i8 %clefia_s0_addr_64" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7145 'load' 'z_128' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7146 [1/2] (3.25ns)   --->   "%z_129 = load i8 %clefia_s1_addr_64" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7146 'load' 'z_129' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7147 [1/2] (3.25ns)   --->   "%z_130 = load i8 %clefia_s0_addr_65" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7147 'load' 'z_130' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7148 [1/2] (3.25ns)   --->   "%z_131 = load i8 %clefia_s1_addr_65" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7148 'load' 'z_131' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_320)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_129, i32 7" [src/dec.c:131]   --->   Operation 7149 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_320)   --->   "%xor_ln132_320 = xor i8 %z_129, i8 14" [src/dec.c:132]   --->   Operation 7150 'xor' 'xor_ln132_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_320 = select i1 %tmp_768, i8 %xor_ln132_320, i8 %z_129" [src/dec.c:131]   --->   Operation 7151 'select' 'select_ln131_320' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7152 [1/1] (0.00ns)   --->   "%trunc_ln134_993 = trunc i8 %select_ln131_320" [src/dec.c:134]   --->   Operation 7152 'trunc' 'trunc_ln134_993' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7153 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_320, i32 7" [src/dec.c:134]   --->   Operation 7153 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7154 [1/1] (0.00ns)   --->   "%x_assign_192 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_993, i1 %tmp_769" [src/dec.c:134]   --->   Operation 7154 'bitconcatenate' 'x_assign_192' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_321)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_130, i32 7" [src/dec.c:131]   --->   Operation 7155 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7156 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_321)   --->   "%xor_ln132_321 = xor i8 %z_130, i8 14" [src/dec.c:132]   --->   Operation 7156 'xor' 'xor_ln132_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7157 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_321 = select i1 %tmp_770, i8 %xor_ln132_321, i8 %z_130" [src/dec.c:131]   --->   Operation 7157 'select' 'select_ln131_321' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7158 [1/1] (0.00ns)   --->   "%trunc_ln134_994 = trunc i8 %select_ln131_321" [src/dec.c:134]   --->   Operation 7158 'trunc' 'trunc_ln134_994' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7159 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_321, i32 7" [src/dec.c:134]   --->   Operation 7159 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7160 [1/1] (0.00ns)   --->   "%x_assign_193 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_994, i1 %tmp_771" [src/dec.c:134]   --->   Operation 7160 'bitconcatenate' 'x_assign_193' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_322)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_321, i32 6" [src/dec.c:131]   --->   Operation 7161 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_322)   --->   "%xor_ln132_322 = xor i8 %x_assign_193, i8 14" [src/dec.c:132]   --->   Operation 7162 'xor' 'xor_ln132_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7163 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_322 = select i1 %tmp_772, i8 %xor_ln132_322, i8 %x_assign_193" [src/dec.c:131]   --->   Operation 7163 'select' 'select_ln131_322' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7164 [1/1] (0.00ns)   --->   "%trunc_ln134_995 = trunc i8 %select_ln131_322" [src/dec.c:134]   --->   Operation 7164 'trunc' 'trunc_ln134_995' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7165 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_322, i32 7" [src/dec.c:134]   --->   Operation 7165 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7166 [1/1] (0.00ns)   --->   "%or_ln134_127 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_995, i1 %tmp_773" [src/dec.c:134]   --->   Operation 7166 'bitconcatenate' 'or_ln134_127' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_323)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_131, i32 7" [src/dec.c:131]   --->   Operation 7167 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7168 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_323)   --->   "%xor_ln132_323 = xor i8 %z_131, i8 14" [src/dec.c:132]   --->   Operation 7168 'xor' 'xor_ln132_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7169 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_323 = select i1 %tmp_774, i8 %xor_ln132_323, i8 %z_131" [src/dec.c:131]   --->   Operation 7169 'select' 'select_ln131_323' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7170 [1/1] (0.00ns)   --->   "%trunc_ln134_996 = trunc i8 %select_ln131_323" [src/dec.c:134]   --->   Operation 7170 'trunc' 'trunc_ln134_996' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7171 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_323, i32 7" [src/dec.c:134]   --->   Operation 7171 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7172 [1/1] (0.00ns)   --->   "%x_assign_194 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_996, i1 %tmp_775" [src/dec.c:134]   --->   Operation 7172 'bitconcatenate' 'x_assign_194' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_324)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_323, i32 6" [src/dec.c:131]   --->   Operation 7173 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7174 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_324)   --->   "%xor_ln132_324 = xor i8 %x_assign_194, i8 14" [src/dec.c:132]   --->   Operation 7174 'xor' 'xor_ln132_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7175 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_324 = select i1 %tmp_776, i8 %xor_ln132_324, i8 %x_assign_194" [src/dec.c:131]   --->   Operation 7175 'select' 'select_ln131_324' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7176 [1/1] (0.00ns)   --->   "%trunc_ln134_997 = trunc i8 %select_ln131_324" [src/dec.c:134]   --->   Operation 7176 'trunc' 'trunc_ln134_997' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7177 [1/1] (0.00ns)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_324, i32 7" [src/dec.c:134]   --->   Operation 7177 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7178 [1/1] (0.00ns)   --->   "%or_ln134_128 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_997, i1 %tmp_777" [src/dec.c:134]   --->   Operation 7178 'bitconcatenate' 'or_ln134_128' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_325)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_128, i32 7" [src/dec.c:131]   --->   Operation 7179 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_325)   --->   "%xor_ln132_325 = xor i8 %z_128, i8 14" [src/dec.c:132]   --->   Operation 7180 'xor' 'xor_ln132_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7181 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_325 = select i1 %tmp_778, i8 %xor_ln132_325, i8 %z_128" [src/dec.c:131]   --->   Operation 7181 'select' 'select_ln131_325' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7182 [1/1] (0.00ns)   --->   "%trunc_ln134_998 = trunc i8 %select_ln131_325" [src/dec.c:134]   --->   Operation 7182 'trunc' 'trunc_ln134_998' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7183 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_325, i32 7" [src/dec.c:134]   --->   Operation 7183 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7184 [1/1] (0.00ns)   --->   "%x_assign_195 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_998, i1 %tmp_779" [src/dec.c:134]   --->   Operation 7184 'bitconcatenate' 'x_assign_195' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_326)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_325, i32 6" [src/dec.c:131]   --->   Operation 7185 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_326)   --->   "%xor_ln132_326 = xor i8 %x_assign_195, i8 14" [src/dec.c:132]   --->   Operation 7186 'xor' 'xor_ln132_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7187 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_326 = select i1 %tmp_780, i8 %xor_ln132_326, i8 %x_assign_195" [src/dec.c:131]   --->   Operation 7187 'select' 'select_ln131_326' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7188 [1/1] (0.00ns)   --->   "%trunc_ln134_999 = trunc i8 %select_ln131_326" [src/dec.c:134]   --->   Operation 7188 'trunc' 'trunc_ln134_999' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7189 [1/1] (0.00ns)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_326, i32 7" [src/dec.c:134]   --->   Operation 7189 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7190 [1/1] (0.00ns)   --->   "%or_ln134_129 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_999, i1 %tmp_781" [src/dec.c:134]   --->   Operation 7190 'bitconcatenate' 'or_ln134_129' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7191 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_327)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_320, i32 6" [src/dec.c:131]   --->   Operation 7191 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7192 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_327)   --->   "%xor_ln132_327 = xor i8 %x_assign_192, i8 14" [src/dec.c:132]   --->   Operation 7192 'xor' 'xor_ln132_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7193 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_327 = select i1 %tmp_782, i8 %xor_ln132_327, i8 %x_assign_192" [src/dec.c:131]   --->   Operation 7193 'select' 'select_ln131_327' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7194 [1/1] (0.00ns)   --->   "%trunc_ln134_1000 = trunc i8 %select_ln131_327" [src/dec.c:134]   --->   Operation 7194 'trunc' 'trunc_ln134_1000' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7195 [1/1] (0.00ns)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_327, i32 7" [src/dec.c:134]   --->   Operation 7195 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7196 [1/1] (0.00ns)   --->   "%or_ln134_130 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1000, i1 %tmp_783" [src/dec.c:134]   --->   Operation 7196 'bitconcatenate' 'or_ln134_130' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_476)   --->   "%xor_ln124_2557 = xor i8 %x_assign_194, i8 %or_ln134_127" [src/dec.c:124]   --->   Operation 7197 'xor' 'xor_ln124_2557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_476)   --->   "%xor_ln124_2558 = xor i8 %xor_ln124_2557, i8 %z_128" [src/dec.c:124]   --->   Operation 7198 'xor' 'xor_ln124_2558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_476)   --->   "%xor_ln124_2559 = xor i8 %x_assign_192, i8 %or_ln134_128" [src/dec.c:124]   --->   Operation 7199 'xor' 'xor_ln124_2559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_476)   --->   "%xor_ln124_2560 = xor i8 %xor_ln124_2559, i8 %xor_ln124_452" [src/dec.c:124]   --->   Operation 7200 'xor' 'xor_ln124_2560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7201 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_476 = xor i8 %xor_ln124_2560, i8 %xor_ln124_2558" [src/dec.c:124]   --->   Operation 7201 'xor' 'xor_ln124_476' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_477)   --->   "%xor_ln124_2561 = xor i8 %xor_ln124_453, i8 %or_ln134_127" [src/dec.c:124]   --->   Operation 7202 'xor' 'xor_ln124_2561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_477)   --->   "%xor_ln124_2562 = xor i8 %xor_ln124_2561, i8 %z_129" [src/dec.c:124]   --->   Operation 7203 'xor' 'xor_ln124_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_477)   --->   "%xor_ln124_2563 = xor i8 %x_assign_195, i8 %or_ln134_128" [src/dec.c:124]   --->   Operation 7204 'xor' 'xor_ln124_2563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_477)   --->   "%xor_ln124_2564 = xor i8 %xor_ln124_2563, i8 %x_assign_193" [src/dec.c:124]   --->   Operation 7205 'xor' 'xor_ln124_2564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7206 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_477 = xor i8 %xor_ln124_2564, i8 %xor_ln124_2562" [src/dec.c:124]   --->   Operation 7206 'xor' 'xor_ln124_477' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_478)   --->   "%xor_ln124_2565 = xor i8 %or_ln134_130, i8 %x_assign_194" [src/dec.c:124]   --->   Operation 7207 'xor' 'xor_ln124_2565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_478)   --->   "%xor_ln124_2566 = xor i8 %xor_ln124_2565, i8 %z_130" [src/dec.c:124]   --->   Operation 7208 'xor' 'xor_ln124_2566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_478)   --->   "%xor_ln124_2567 = xor i8 %x_assign_192, i8 %xor_ln124_454" [src/dec.c:124]   --->   Operation 7209 'xor' 'xor_ln124_2567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_478)   --->   "%xor_ln124_2568 = xor i8 %xor_ln124_2567, i8 %or_ln134_129" [src/dec.c:124]   --->   Operation 7210 'xor' 'xor_ln124_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7211 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_478 = xor i8 %xor_ln124_2568, i8 %xor_ln124_2566" [src/dec.c:124]   --->   Operation 7211 'xor' 'xor_ln124_478' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_479)   --->   "%xor_ln124_2569 = xor i8 %x_assign_193, i8 %or_ln134_130" [src/dec.c:124]   --->   Operation 7212 'xor' 'xor_ln124_2569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_479)   --->   "%xor_ln124_2570 = xor i8 %xor_ln124_2569, i8 %z_131" [src/dec.c:124]   --->   Operation 7213 'xor' 'xor_ln124_2570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_479)   --->   "%xor_ln124_2571 = xor i8 %x_assign_195, i8 %xor_ln124_455" [src/dec.c:124]   --->   Operation 7214 'xor' 'xor_ln124_2571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_479)   --->   "%xor_ln124_2572 = xor i8 %xor_ln124_2571, i8 %or_ln134_129" [src/dec.c:124]   --->   Operation 7215 'xor' 'xor_ln124_2572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7216 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_479 = xor i8 %xor_ln124_2572, i8 %xor_ln124_2570" [src/dec.c:124]   --->   Operation 7216 'xor' 'xor_ln124_479' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7217 [1/2] (3.25ns)   --->   "%z_136 = load i8 %clefia_s0_addr_68" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7217 'load' 'z_136' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7218 [1/2] (3.25ns)   --->   "%z_137 = load i8 %clefia_s1_addr_68" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7218 'load' 'z_137' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7219 [1/2] (3.25ns)   --->   "%z_138 = load i8 %clefia_s0_addr_69" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7219 'load' 'z_138' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7220 [1/2] (3.25ns)   --->   "%z_139 = load i8 %clefia_s1_addr_69" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7220 'load' 'z_139' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 7221 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_340)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_137, i32 7" [src/dec.c:131]   --->   Operation 7221 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_340)   --->   "%xor_ln132_340 = xor i8 %z_137, i8 14" [src/dec.c:132]   --->   Operation 7222 'xor' 'xor_ln132_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7223 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_340 = select i1 %tmp_808, i8 %xor_ln132_340, i8 %z_137" [src/dec.c:131]   --->   Operation 7223 'select' 'select_ln131_340' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7224 [1/1] (0.00ns)   --->   "%trunc_ln134_1013 = trunc i8 %select_ln131_340" [src/dec.c:134]   --->   Operation 7224 'trunc' 'trunc_ln134_1013' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7225 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_340, i32 7" [src/dec.c:134]   --->   Operation 7225 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7226 [1/1] (0.00ns)   --->   "%x_assign_204 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1013, i1 %tmp_809" [src/dec.c:134]   --->   Operation 7226 'bitconcatenate' 'x_assign_204' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7227 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_341)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_138, i32 7" [src/dec.c:131]   --->   Operation 7227 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7228 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_341)   --->   "%xor_ln132_341 = xor i8 %z_138, i8 14" [src/dec.c:132]   --->   Operation 7228 'xor' 'xor_ln132_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7229 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_341 = select i1 %tmp_810, i8 %xor_ln132_341, i8 %z_138" [src/dec.c:131]   --->   Operation 7229 'select' 'select_ln131_341' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7230 [1/1] (0.00ns)   --->   "%trunc_ln134_1014 = trunc i8 %select_ln131_341" [src/dec.c:134]   --->   Operation 7230 'trunc' 'trunc_ln134_1014' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7231 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_341, i32 7" [src/dec.c:134]   --->   Operation 7231 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7232 [1/1] (0.00ns)   --->   "%x_assign_205 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1014, i1 %tmp_811" [src/dec.c:134]   --->   Operation 7232 'bitconcatenate' 'x_assign_205' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7233 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_342)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_341, i32 6" [src/dec.c:131]   --->   Operation 7233 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7234 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_342)   --->   "%xor_ln132_342 = xor i8 %x_assign_205, i8 14" [src/dec.c:132]   --->   Operation 7234 'xor' 'xor_ln132_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7235 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_342 = select i1 %tmp_812, i8 %xor_ln132_342, i8 %x_assign_205" [src/dec.c:131]   --->   Operation 7235 'select' 'select_ln131_342' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7236 [1/1] (0.00ns)   --->   "%trunc_ln134_1015 = trunc i8 %select_ln131_342" [src/dec.c:134]   --->   Operation 7236 'trunc' 'trunc_ln134_1015' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7237 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_342, i32 7" [src/dec.c:134]   --->   Operation 7237 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7238 [1/1] (0.00ns)   --->   "%or_ln134_135 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1015, i1 %tmp_813" [src/dec.c:134]   --->   Operation 7238 'bitconcatenate' 'or_ln134_135' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7239 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_343)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_139, i32 7" [src/dec.c:131]   --->   Operation 7239 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_343)   --->   "%xor_ln132_343 = xor i8 %z_139, i8 14" [src/dec.c:132]   --->   Operation 7240 'xor' 'xor_ln132_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7241 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_343 = select i1 %tmp_814, i8 %xor_ln132_343, i8 %z_139" [src/dec.c:131]   --->   Operation 7241 'select' 'select_ln131_343' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7242 [1/1] (0.00ns)   --->   "%trunc_ln134_1016 = trunc i8 %select_ln131_343" [src/dec.c:134]   --->   Operation 7242 'trunc' 'trunc_ln134_1016' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7243 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_343, i32 7" [src/dec.c:134]   --->   Operation 7243 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7244 [1/1] (0.00ns)   --->   "%x_assign_206 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1016, i1 %tmp_815" [src/dec.c:134]   --->   Operation 7244 'bitconcatenate' 'x_assign_206' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_344)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_343, i32 6" [src/dec.c:131]   --->   Operation 7245 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7246 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_344)   --->   "%xor_ln132_344 = xor i8 %x_assign_206, i8 14" [src/dec.c:132]   --->   Operation 7246 'xor' 'xor_ln132_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7247 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_344 = select i1 %tmp_816, i8 %xor_ln132_344, i8 %x_assign_206" [src/dec.c:131]   --->   Operation 7247 'select' 'select_ln131_344' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7248 [1/1] (0.00ns)   --->   "%trunc_ln134_1017 = trunc i8 %select_ln131_344" [src/dec.c:134]   --->   Operation 7248 'trunc' 'trunc_ln134_1017' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7249 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_344, i32 7" [src/dec.c:134]   --->   Operation 7249 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7250 [1/1] (0.00ns)   --->   "%or_ln134_136 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1017, i1 %tmp_817" [src/dec.c:134]   --->   Operation 7250 'bitconcatenate' 'or_ln134_136' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_345)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_136, i32 7" [src/dec.c:131]   --->   Operation 7251 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_345)   --->   "%xor_ln132_345 = xor i8 %z_136, i8 14" [src/dec.c:132]   --->   Operation 7252 'xor' 'xor_ln132_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7253 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_345 = select i1 %tmp_818, i8 %xor_ln132_345, i8 %z_136" [src/dec.c:131]   --->   Operation 7253 'select' 'select_ln131_345' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7254 [1/1] (0.00ns)   --->   "%trunc_ln134_1018 = trunc i8 %select_ln131_345" [src/dec.c:134]   --->   Operation 7254 'trunc' 'trunc_ln134_1018' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7255 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_345, i32 7" [src/dec.c:134]   --->   Operation 7255 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7256 [1/1] (0.00ns)   --->   "%x_assign_207 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1018, i1 %tmp_819" [src/dec.c:134]   --->   Operation 7256 'bitconcatenate' 'x_assign_207' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7257 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_346)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_345, i32 6" [src/dec.c:131]   --->   Operation 7257 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_346)   --->   "%xor_ln132_346 = xor i8 %x_assign_207, i8 14" [src/dec.c:132]   --->   Operation 7258 'xor' 'xor_ln132_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7259 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_346 = select i1 %tmp_820, i8 %xor_ln132_346, i8 %x_assign_207" [src/dec.c:131]   --->   Operation 7259 'select' 'select_ln131_346' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7260 [1/1] (0.00ns)   --->   "%trunc_ln134_1019 = trunc i8 %select_ln131_346" [src/dec.c:134]   --->   Operation 7260 'trunc' 'trunc_ln134_1019' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7261 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_346, i32 7" [src/dec.c:134]   --->   Operation 7261 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7262 [1/1] (0.00ns)   --->   "%or_ln134_137 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1019, i1 %tmp_821" [src/dec.c:134]   --->   Operation 7262 'bitconcatenate' 'or_ln134_137' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_347)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_340, i32 6" [src/dec.c:131]   --->   Operation 7263 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7264 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_347)   --->   "%xor_ln132_347 = xor i8 %x_assign_204, i8 14" [src/dec.c:132]   --->   Operation 7264 'xor' 'xor_ln132_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7265 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_347 = select i1 %tmp_822, i8 %xor_ln132_347, i8 %x_assign_204" [src/dec.c:131]   --->   Operation 7265 'select' 'select_ln131_347' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 7266 [1/1] (0.00ns)   --->   "%trunc_ln134_1020 = trunc i8 %select_ln131_347" [src/dec.c:134]   --->   Operation 7266 'trunc' 'trunc_ln134_1020' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7267 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_347, i32 7" [src/dec.c:134]   --->   Operation 7267 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7268 [1/1] (0.00ns)   --->   "%or_ln134_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1020, i1 %tmp_823" [src/dec.c:134]   --->   Operation 7268 'bitconcatenate' 'or_ln134_138' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 7269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_492)   --->   "%xor_ln124_2589 = xor i8 %x_assign_206, i8 %or_ln134_135" [src/dec.c:124]   --->   Operation 7269 'xor' 'xor_ln124_2589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_492)   --->   "%xor_ln124_2590 = xor i8 %xor_ln124_2589, i8 %z_136" [src/dec.c:124]   --->   Operation 7270 'xor' 'xor_ln124_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_492)   --->   "%xor_ln124_2591 = xor i8 %x_assign_204, i8 %or_ln134_136" [src/dec.c:124]   --->   Operation 7271 'xor' 'xor_ln124_2591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_492)   --->   "%xor_ln124_2592 = xor i8 %xor_ln124_2591, i8 %xor_ln124_468" [src/dec.c:124]   --->   Operation 7272 'xor' 'xor_ln124_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7273 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_492 = xor i8 %xor_ln124_2592, i8 %xor_ln124_2590" [src/dec.c:124]   --->   Operation 7273 'xor' 'xor_ln124_492' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_493)   --->   "%xor_ln124_2593 = xor i8 %xor_ln124_469, i8 %or_ln134_135" [src/dec.c:124]   --->   Operation 7274 'xor' 'xor_ln124_2593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_493)   --->   "%xor_ln124_2594 = xor i8 %xor_ln124_2593, i8 %z_137" [src/dec.c:124]   --->   Operation 7275 'xor' 'xor_ln124_2594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_493)   --->   "%xor_ln124_2595 = xor i8 %x_assign_207, i8 %or_ln134_136" [src/dec.c:124]   --->   Operation 7276 'xor' 'xor_ln124_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_493)   --->   "%xor_ln124_2596 = xor i8 %xor_ln124_2595, i8 %x_assign_205" [src/dec.c:124]   --->   Operation 7277 'xor' 'xor_ln124_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7278 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_493 = xor i8 %xor_ln124_2596, i8 %xor_ln124_2594" [src/dec.c:124]   --->   Operation 7278 'xor' 'xor_ln124_493' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_494)   --->   "%xor_ln124_2597 = xor i8 %or_ln134_138, i8 %x_assign_206" [src/dec.c:124]   --->   Operation 7279 'xor' 'xor_ln124_2597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_494)   --->   "%xor_ln124_2598 = xor i8 %xor_ln124_2597, i8 %z_138" [src/dec.c:124]   --->   Operation 7280 'xor' 'xor_ln124_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_494)   --->   "%xor_ln124_2599 = xor i8 %x_assign_204, i8 %xor_ln124_470" [src/dec.c:124]   --->   Operation 7281 'xor' 'xor_ln124_2599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_494)   --->   "%xor_ln124_2600 = xor i8 %xor_ln124_2599, i8 %or_ln134_137" [src/dec.c:124]   --->   Operation 7282 'xor' 'xor_ln124_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7283 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_494 = xor i8 %xor_ln124_2600, i8 %xor_ln124_2598" [src/dec.c:124]   --->   Operation 7283 'xor' 'xor_ln124_494' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_495)   --->   "%xor_ln124_2601 = xor i8 %x_assign_205, i8 %or_ln134_138" [src/dec.c:124]   --->   Operation 7284 'xor' 'xor_ln124_2601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_495)   --->   "%xor_ln124_2602 = xor i8 %xor_ln124_2601, i8 %z_139" [src/dec.c:124]   --->   Operation 7285 'xor' 'xor_ln124_2602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_495)   --->   "%xor_ln124_2603 = xor i8 %x_assign_207, i8 %xor_ln124_471" [src/dec.c:124]   --->   Operation 7286 'xor' 'xor_ln124_2603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_495)   --->   "%xor_ln124_2604 = xor i8 %xor_ln124_2603, i8 %or_ln134_137" [src/dec.c:124]   --->   Operation 7287 'xor' 'xor_ln124_2604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7288 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_495 = xor i8 %xor_ln124_2604, i8 %xor_ln124_2602" [src/dec.c:124]   --->   Operation 7288 'xor' 'xor_ln124_495' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 7289 [1/2] (3.25ns)   --->   "%rk_load_9 = load i8 %rk_addr_8" [src/dec.c:124]   --->   Operation 7289 'load' 'rk_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_61 : Operation 7290 [1/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_9" [src/dec.c:124]   --->   Operation 7290 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_61 : Operation 7291 [2/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_10" [src/dec.c:124]   --->   Operation 7291 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_61 : Operation 7292 [2/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_11" [src/dec.c:124]   --->   Operation 7292 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 62 <SV = 61> <Delay = 5.23>
ST_62 : Operation 7293 [1/1] (0.00ns)   --->   "%t_84 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4, i3 %trunc_ln231_5, i1 %tmp_488, i4 %tmp_560" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 7293 'bitconcatenate' 't_84' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7294 [1/1] (0.00ns)   --->   "%t_85 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i4.i1, i1 %trunc_ln232_5, i2 %tmp_544, i4 %trunc_ln234_3, i1 %tmp_486" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 7294 'bitconcatenate' 't_85' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7295 [1/1] (0.00ns)   --->   "%t_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i1.i1.i1, i2 %tmp_561, i3 %trunc_ln234_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 7295 'bitconcatenate' 't_86' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7296 [1/1] (0.00ns)   --->   "%t_87 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i1.i1.i1.i1, i1 %tmp_562, i2 %trunc_ln234_5, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537, i1 %tmp_555" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 7296 'bitconcatenate' 't_87' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7297 [1/1] (0.99ns)   --->   "%xor_ln124_340 = xor i8 %t_84, i8 191" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7297 'xor' 'xor_ln124_340' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7298 [1/1] (0.99ns)   --->   "%xor_ln124_341 = xor i8 %t_85, i8 90" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7298 'xor' 'xor_ln124_341' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7299 [1/1] (0.99ns)   --->   "%xor_ln124_342 = xor i8 %t_86, i8 154" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7299 'xor' 'xor_ln124_342' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7300 [1/1] (0.99ns)   --->   "%xor_ln124_343 = xor i8 %t_87, i8 100" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7300 'xor' 'xor_ln124_343' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7301 [1/1] (0.99ns)   --->   "%xor_ln124_496 = xor i8 %xor_ln124_476, i8 %xor_ln124_340" [src/dec.c:124]   --->   Operation 7301 'xor' 'xor_ln124_496' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7302 [1/1] (0.99ns)   --->   "%xor_ln124_497 = xor i8 %xor_ln124_477, i8 %xor_ln124_341" [src/dec.c:124]   --->   Operation 7302 'xor' 'xor_ln124_497' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7303 [1/1] (0.99ns)   --->   "%xor_ln124_498 = xor i8 %xor_ln124_478, i8 %xor_ln124_342" [src/dec.c:124]   --->   Operation 7303 'xor' 'xor_ln124_498' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7304 [1/1] (0.99ns)   --->   "%xor_ln124_499 = xor i8 %xor_ln124_479, i8 %xor_ln124_343" [src/dec.c:124]   --->   Operation 7304 'xor' 'xor_ln124_499' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7305 [1/1] (0.00ns)   --->   "%zext_ln173_17 = zext i8 %xor_ln124_496" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7305 'zext' 'zext_ln173_17' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7306 [1/1] (0.00ns)   --->   "%clefia_s1_addr_70 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_17" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7306 'getelementptr' 'clefia_s1_addr_70' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7307 [2/2] (3.25ns)   --->   "%z_140 = load i8 %clefia_s1_addr_70" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7307 'load' 'z_140' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7308 [1/1] (0.00ns)   --->   "%zext_ln174_17 = zext i8 %xor_ln124_497" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7308 'zext' 'zext_ln174_17' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7309 [1/1] (0.00ns)   --->   "%clefia_s0_addr_70 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_17" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7309 'getelementptr' 'clefia_s0_addr_70' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7310 [2/2] (3.25ns)   --->   "%z_141 = load i8 %clefia_s0_addr_70" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7310 'load' 'z_141' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7311 [1/1] (0.00ns)   --->   "%zext_ln175_17 = zext i8 %xor_ln124_498" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7311 'zext' 'zext_ln175_17' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7312 [1/1] (0.00ns)   --->   "%clefia_s1_addr_71 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_17" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7312 'getelementptr' 'clefia_s1_addr_71' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7313 [2/2] (3.25ns)   --->   "%z_142 = load i8 %clefia_s1_addr_71" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7313 'load' 'z_142' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7314 [1/1] (0.00ns)   --->   "%zext_ln176_17 = zext i8 %xor_ln124_499" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7314 'zext' 'zext_ln176_17' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7315 [1/1] (0.00ns)   --->   "%clefia_s0_addr_71 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_17" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7315 'getelementptr' 'clefia_s0_addr_71' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7316 [2/2] (3.25ns)   --->   "%z_143 = load i8 %clefia_s0_addr_71" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7316 'load' 'z_143' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7317 [1/1] (0.99ns)   --->   "%xor_ln124_512 = xor i8 %xor_ln124_492, i8 %xor_ln124_332" [src/dec.c:124]   --->   Operation 7317 'xor' 'xor_ln124_512' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7318 [1/1] (0.99ns)   --->   "%xor_ln124_513 = xor i8 %xor_ln124_493, i8 %xor_ln124_333" [src/dec.c:124]   --->   Operation 7318 'xor' 'xor_ln124_513' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7319 [1/1] (0.99ns)   --->   "%xor_ln124_514 = xor i8 %xor_ln124_494, i8 %xor_ln124_334" [src/dec.c:124]   --->   Operation 7319 'xor' 'xor_ln124_514' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7320 [1/1] (0.99ns)   --->   "%xor_ln124_515 = xor i8 %xor_ln124_495, i8 %xor_ln124_335" [src/dec.c:124]   --->   Operation 7320 'xor' 'xor_ln124_515' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 7321 [1/1] (0.00ns)   --->   "%zext_ln173_18 = zext i8 %xor_ln124_512" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7321 'zext' 'zext_ln173_18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7322 [1/1] (0.00ns)   --->   "%clefia_s1_addr_74 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_18" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7322 'getelementptr' 'clefia_s1_addr_74' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7323 [2/2] (3.25ns)   --->   "%z_148 = load i8 %clefia_s1_addr_74" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7323 'load' 'z_148' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7324 [1/1] (0.00ns)   --->   "%zext_ln174_18 = zext i8 %xor_ln124_513" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7324 'zext' 'zext_ln174_18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7325 [1/1] (0.00ns)   --->   "%clefia_s0_addr_74 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_18" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7325 'getelementptr' 'clefia_s0_addr_74' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7326 [2/2] (3.25ns)   --->   "%z_149 = load i8 %clefia_s0_addr_74" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7326 'load' 'z_149' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7327 [1/1] (0.00ns)   --->   "%zext_ln175_18 = zext i8 %xor_ln124_514" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7327 'zext' 'zext_ln175_18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7328 [1/1] (0.00ns)   --->   "%clefia_s1_addr_75 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_18" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7328 'getelementptr' 'clefia_s1_addr_75' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7329 [2/2] (3.25ns)   --->   "%z_150 = load i8 %clefia_s1_addr_75" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7329 'load' 'z_150' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7330 [1/1] (0.00ns)   --->   "%zext_ln176_18 = zext i8 %xor_ln124_515" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7330 'zext' 'zext_ln176_18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7331 [1/1] (0.00ns)   --->   "%clefia_s0_addr_75 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_18" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7331 'getelementptr' 'clefia_s0_addr_75' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 7332 [2/2] (3.25ns)   --->   "%z_151 = load i8 %clefia_s0_addr_75" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7332 'load' 'z_151' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_62 : Operation 7333 [1/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_10" [src/dec.c:124]   --->   Operation 7333 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 7334 [1/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_11" [src/dec.c:124]   --->   Operation 7334 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 7335 [2/2] (3.25ns)   --->   "%rk_load_13 = load i8 %rk_addr_12" [src/dec.c:124]   --->   Operation 7335 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_62 : Operation 7336 [2/2] (3.25ns)   --->   "%rk_load_14 = load i8 %rk_addr_13" [src/dec.c:124]   --->   Operation 7336 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 63 <SV = 62> <Delay = 6.99>
ST_63 : Operation 7337 [1/2] (3.25ns)   --->   "%z_140 = load i8 %clefia_s1_addr_70" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7337 'load' 'z_140' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7338 [1/2] (3.25ns)   --->   "%z_141 = load i8 %clefia_s0_addr_70" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7338 'load' 'z_141' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7339 [1/2] (3.25ns)   --->   "%z_142 = load i8 %clefia_s1_addr_71" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7339 'load' 'z_142' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7340 [1/2] (3.25ns)   --->   "%z_143 = load i8 %clefia_s0_addr_71" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7340 'load' 'z_143' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_348)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_141, i32 7" [src/dec.c:131]   --->   Operation 7341 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7342 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_348)   --->   "%xor_ln132_348 = xor i8 %z_141, i8 14" [src/dec.c:132]   --->   Operation 7342 'xor' 'xor_ln132_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7343 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_348 = select i1 %tmp_824, i8 %xor_ln132_348, i8 %z_141" [src/dec.c:131]   --->   Operation 7343 'select' 'select_ln131_348' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7344 [1/1] (0.00ns)   --->   "%trunc_ln134_1021 = trunc i8 %select_ln131_348" [src/dec.c:134]   --->   Operation 7344 'trunc' 'trunc_ln134_1021' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7345 [1/1] (0.00ns)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_348, i32 7" [src/dec.c:134]   --->   Operation 7345 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7346 [1/1] (0.00ns)   --->   "%x_assign_208 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1021, i1 %tmp_825" [src/dec.c:134]   --->   Operation 7346 'bitconcatenate' 'x_assign_208' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7347 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_349)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_348, i32 6" [src/dec.c:131]   --->   Operation 7347 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7348 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_349)   --->   "%xor_ln132_349 = xor i8 %x_assign_208, i8 14" [src/dec.c:132]   --->   Operation 7348 'xor' 'xor_ln132_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7349 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_349 = select i1 %tmp_826, i8 %xor_ln132_349, i8 %x_assign_208" [src/dec.c:131]   --->   Operation 7349 'select' 'select_ln131_349' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7350 [1/1] (0.00ns)   --->   "%trunc_ln134_1022 = trunc i8 %select_ln131_349" [src/dec.c:134]   --->   Operation 7350 'trunc' 'trunc_ln134_1022' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7351 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_349, i32 7" [src/dec.c:134]   --->   Operation 7351 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7352 [1/1] (0.00ns)   --->   "%x_assign_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1022, i1 %tmp_827" [src/dec.c:134]   --->   Operation 7352 'bitconcatenate' 'x_assign_209' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_350)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_349, i32 6" [src/dec.c:131]   --->   Operation 7353 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7354 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_350)   --->   "%xor_ln132_350 = xor i8 %x_assign_209, i8 14" [src/dec.c:132]   --->   Operation 7354 'xor' 'xor_ln132_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7355 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_350 = select i1 %tmp_828, i8 %xor_ln132_350, i8 %x_assign_209" [src/dec.c:131]   --->   Operation 7355 'select' 'select_ln131_350' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7356 [1/1] (0.00ns)   --->   "%trunc_ln134_1023 = trunc i8 %select_ln131_350" [src/dec.c:134]   --->   Operation 7356 'trunc' 'trunc_ln134_1023' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7357 [1/1] (0.00ns)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_350, i32 7" [src/dec.c:134]   --->   Operation 7357 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7358 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_351)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_142, i32 7" [src/dec.c:131]   --->   Operation 7358 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7359 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_351)   --->   "%xor_ln132_351 = xor i8 %z_142, i8 14" [src/dec.c:132]   --->   Operation 7359 'xor' 'xor_ln132_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7360 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_351 = select i1 %tmp_830, i8 %xor_ln132_351, i8 %z_142" [src/dec.c:131]   --->   Operation 7360 'select' 'select_ln131_351' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7361 [1/1] (0.00ns)   --->   "%trunc_ln134_1024 = trunc i8 %select_ln131_351" [src/dec.c:134]   --->   Operation 7361 'trunc' 'trunc_ln134_1024' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7362 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_351, i32 7" [src/dec.c:134]   --->   Operation 7362 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7363 [1/1] (0.00ns)   --->   "%x_assign_210 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1024, i1 %tmp_831" [src/dec.c:134]   --->   Operation 7363 'bitconcatenate' 'x_assign_210' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7364 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_352)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_143, i32 7" [src/dec.c:131]   --->   Operation 7364 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7365 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_352)   --->   "%xor_ln132_352 = xor i8 %z_143, i8 14" [src/dec.c:132]   --->   Operation 7365 'xor' 'xor_ln132_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7366 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_352 = select i1 %tmp_832, i8 %xor_ln132_352, i8 %z_143" [src/dec.c:131]   --->   Operation 7366 'select' 'select_ln131_352' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7367 [1/1] (0.00ns)   --->   "%trunc_ln134_1025 = trunc i8 %select_ln131_352" [src/dec.c:134]   --->   Operation 7367 'trunc' 'trunc_ln134_1025' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7368 [1/1] (0.00ns)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_352, i32 7" [src/dec.c:134]   --->   Operation 7368 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7369 [1/1] (0.00ns)   --->   "%x_assign_211 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1025, i1 %tmp_833" [src/dec.c:134]   --->   Operation 7369 'bitconcatenate' 'x_assign_211' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_353)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_352, i32 6" [src/dec.c:131]   --->   Operation 7370 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_353)   --->   "%xor_ln132_353 = xor i8 %x_assign_211, i8 14" [src/dec.c:132]   --->   Operation 7371 'xor' 'xor_ln132_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7372 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_353 = select i1 %tmp_834, i8 %xor_ln132_353, i8 %x_assign_211" [src/dec.c:131]   --->   Operation 7372 'select' 'select_ln131_353' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7373 [1/1] (0.00ns)   --->   "%trunc_ln134_1026 = trunc i8 %select_ln131_353" [src/dec.c:134]   --->   Operation 7373 'trunc' 'trunc_ln134_1026' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7374 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_353, i32 7" [src/dec.c:134]   --->   Operation 7374 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7375 [1/1] (0.00ns)   --->   "%x_assign_212 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1026, i1 %tmp_835" [src/dec.c:134]   --->   Operation 7375 'bitconcatenate' 'x_assign_212' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7376 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_354)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_353, i32 6" [src/dec.c:131]   --->   Operation 7376 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7377 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_354)   --->   "%xor_ln132_354 = xor i8 %x_assign_212, i8 14" [src/dec.c:132]   --->   Operation 7377 'xor' 'xor_ln132_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7378 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_354 = select i1 %tmp_836, i8 %xor_ln132_354, i8 %x_assign_212" [src/dec.c:131]   --->   Operation 7378 'select' 'select_ln131_354' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7379 [1/1] (0.00ns)   --->   "%trunc_ln134_1027 = trunc i8 %select_ln131_354" [src/dec.c:134]   --->   Operation 7379 'trunc' 'trunc_ln134_1027' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7380 [1/1] (0.00ns)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_354, i32 7" [src/dec.c:134]   --->   Operation 7380 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7381 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_355)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_140, i32 7" [src/dec.c:131]   --->   Operation 7381 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7382 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_355)   --->   "%xor_ln132_355 = xor i8 %z_140, i8 14" [src/dec.c:132]   --->   Operation 7382 'xor' 'xor_ln132_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7383 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_355 = select i1 %tmp_838, i8 %xor_ln132_355, i8 %z_140" [src/dec.c:131]   --->   Operation 7383 'select' 'select_ln131_355' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7384 [1/1] (0.00ns)   --->   "%trunc_ln134_1028 = trunc i8 %select_ln131_355" [src/dec.c:134]   --->   Operation 7384 'trunc' 'trunc_ln134_1028' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7385 [1/1] (0.00ns)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_355, i32 7" [src/dec.c:134]   --->   Operation 7385 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7386 [1/1] (0.00ns)   --->   "%x_assign_213 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1028, i1 %tmp_839" [src/dec.c:134]   --->   Operation 7386 'bitconcatenate' 'x_assign_213' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_356)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_355, i32 6" [src/dec.c:131]   --->   Operation 7387 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7388 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_356)   --->   "%xor_ln132_356 = xor i8 %x_assign_213, i8 14" [src/dec.c:132]   --->   Operation 7388 'xor' 'xor_ln132_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7389 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_356 = select i1 %tmp_840, i8 %xor_ln132_356, i8 %x_assign_213" [src/dec.c:131]   --->   Operation 7389 'select' 'select_ln131_356' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7390 [1/1] (0.00ns)   --->   "%trunc_ln134_1029 = trunc i8 %select_ln131_356" [src/dec.c:134]   --->   Operation 7390 'trunc' 'trunc_ln134_1029' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7391 [1/1] (0.00ns)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_356, i32 7" [src/dec.c:134]   --->   Operation 7391 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7392 [1/1] (0.00ns)   --->   "%x_assign_214 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1029, i1 %tmp_841" [src/dec.c:134]   --->   Operation 7392 'bitconcatenate' 'x_assign_214' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_357)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_356, i32 6" [src/dec.c:131]   --->   Operation 7393 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7394 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_357)   --->   "%xor_ln132_357 = xor i8 %x_assign_214, i8 14" [src/dec.c:132]   --->   Operation 7394 'xor' 'xor_ln132_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7395 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_357 = select i1 %tmp_842, i8 %xor_ln132_357, i8 %x_assign_214" [src/dec.c:131]   --->   Operation 7395 'select' 'select_ln131_357' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7396 [1/1] (0.00ns)   --->   "%trunc_ln134_1030 = trunc i8 %select_ln131_357" [src/dec.c:134]   --->   Operation 7396 'trunc' 'trunc_ln134_1030' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7397 [1/1] (0.00ns)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_357, i32 7" [src/dec.c:134]   --->   Operation 7397 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_358)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_351, i32 6" [src/dec.c:131]   --->   Operation 7398 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7399 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_358)   --->   "%xor_ln132_358 = xor i8 %x_assign_210, i8 14" [src/dec.c:132]   --->   Operation 7399 'xor' 'xor_ln132_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7400 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_358 = select i1 %tmp_844, i8 %xor_ln132_358, i8 %x_assign_210" [src/dec.c:131]   --->   Operation 7400 'select' 'select_ln131_358' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7401 [1/1] (0.00ns)   --->   "%trunc_ln134_1031 = trunc i8 %select_ln131_358" [src/dec.c:134]   --->   Operation 7401 'trunc' 'trunc_ln134_1031' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7402 [1/1] (0.00ns)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_358, i32 7" [src/dec.c:134]   --->   Operation 7402 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7403 [1/1] (0.00ns)   --->   "%x_assign_215 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1031, i1 %tmp_845" [src/dec.c:134]   --->   Operation 7403 'bitconcatenate' 'x_assign_215' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7404 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_359)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_358, i32 6" [src/dec.c:131]   --->   Operation 7404 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7405 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_359)   --->   "%xor_ln132_359 = xor i8 %x_assign_215, i8 14" [src/dec.c:132]   --->   Operation 7405 'xor' 'xor_ln132_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7406 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_359 = select i1 %tmp_846, i8 %xor_ln132_359, i8 %x_assign_215" [src/dec.c:131]   --->   Operation 7406 'select' 'select_ln131_359' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7407 [1/1] (0.00ns)   --->   "%trunc_ln134_1032 = trunc i8 %select_ln131_359" [src/dec.c:134]   --->   Operation 7407 'trunc' 'trunc_ln134_1032' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7408 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_359, i32 7" [src/dec.c:134]   --->   Operation 7408 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7409 [1/2] (3.25ns)   --->   "%z_148 = load i8 %clefia_s1_addr_74" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7409 'load' 'z_148' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7410 [1/2] (3.25ns)   --->   "%z_149 = load i8 %clefia_s0_addr_74" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7410 'load' 'z_149' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7411 [1/2] (3.25ns)   --->   "%z_150 = load i8 %clefia_s1_addr_75" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7411 'load' 'z_150' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7412 [1/2] (3.25ns)   --->   "%z_151 = load i8 %clefia_s0_addr_75" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7412 'load' 'z_151' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_63 : Operation 7413 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_368)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_149, i32 7" [src/dec.c:131]   --->   Operation 7413 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7414 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_368)   --->   "%xor_ln132_368 = xor i8 %z_149, i8 14" [src/dec.c:132]   --->   Operation 7414 'xor' 'xor_ln132_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7415 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_368 = select i1 %tmp_864, i8 %xor_ln132_368, i8 %z_149" [src/dec.c:131]   --->   Operation 7415 'select' 'select_ln131_368' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7416 [1/1] (0.00ns)   --->   "%trunc_ln134_1041 = trunc i8 %select_ln131_368" [src/dec.c:134]   --->   Operation 7416 'trunc' 'trunc_ln134_1041' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7417 [1/1] (0.00ns)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_368, i32 7" [src/dec.c:134]   --->   Operation 7417 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7418 [1/1] (0.00ns)   --->   "%x_assign_220 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1041, i1 %tmp_865" [src/dec.c:134]   --->   Operation 7418 'bitconcatenate' 'x_assign_220' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7419 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_369)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_368, i32 6" [src/dec.c:131]   --->   Operation 7419 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7420 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_369)   --->   "%xor_ln132_369 = xor i8 %x_assign_220, i8 14" [src/dec.c:132]   --->   Operation 7420 'xor' 'xor_ln132_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7421 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_369 = select i1 %tmp_866, i8 %xor_ln132_369, i8 %x_assign_220" [src/dec.c:131]   --->   Operation 7421 'select' 'select_ln131_369' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7422 [1/1] (0.00ns)   --->   "%trunc_ln134_1042 = trunc i8 %select_ln131_369" [src/dec.c:134]   --->   Operation 7422 'trunc' 'trunc_ln134_1042' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7423 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_369, i32 7" [src/dec.c:134]   --->   Operation 7423 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7424 [1/1] (0.00ns)   --->   "%x_assign_221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1042, i1 %tmp_867" [src/dec.c:134]   --->   Operation 7424 'bitconcatenate' 'x_assign_221' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7425 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_370)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_369, i32 6" [src/dec.c:131]   --->   Operation 7425 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7426 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_370)   --->   "%xor_ln132_370 = xor i8 %x_assign_221, i8 14" [src/dec.c:132]   --->   Operation 7426 'xor' 'xor_ln132_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7427 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_370 = select i1 %tmp_868, i8 %xor_ln132_370, i8 %x_assign_221" [src/dec.c:131]   --->   Operation 7427 'select' 'select_ln131_370' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7428 [1/1] (0.00ns)   --->   "%trunc_ln134_1043 = trunc i8 %select_ln131_370" [src/dec.c:134]   --->   Operation 7428 'trunc' 'trunc_ln134_1043' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7429 [1/1] (0.00ns)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_370, i32 7" [src/dec.c:134]   --->   Operation 7429 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7430 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_371)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_150, i32 7" [src/dec.c:131]   --->   Operation 7430 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7431 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_371)   --->   "%xor_ln132_371 = xor i8 %z_150, i8 14" [src/dec.c:132]   --->   Operation 7431 'xor' 'xor_ln132_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7432 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_371 = select i1 %tmp_870, i8 %xor_ln132_371, i8 %z_150" [src/dec.c:131]   --->   Operation 7432 'select' 'select_ln131_371' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7433 [1/1] (0.00ns)   --->   "%trunc_ln134_1044 = trunc i8 %select_ln131_371" [src/dec.c:134]   --->   Operation 7433 'trunc' 'trunc_ln134_1044' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7434 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_371, i32 7" [src/dec.c:134]   --->   Operation 7434 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7435 [1/1] (0.00ns)   --->   "%x_assign_222 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1044, i1 %tmp_871" [src/dec.c:134]   --->   Operation 7435 'bitconcatenate' 'x_assign_222' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7436 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_372)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_151, i32 7" [src/dec.c:131]   --->   Operation 7436 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_372)   --->   "%xor_ln132_372 = xor i8 %z_151, i8 14" [src/dec.c:132]   --->   Operation 7437 'xor' 'xor_ln132_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7438 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_372 = select i1 %tmp_872, i8 %xor_ln132_372, i8 %z_151" [src/dec.c:131]   --->   Operation 7438 'select' 'select_ln131_372' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7439 [1/1] (0.00ns)   --->   "%trunc_ln134_1045 = trunc i8 %select_ln131_372" [src/dec.c:134]   --->   Operation 7439 'trunc' 'trunc_ln134_1045' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7440 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_372, i32 7" [src/dec.c:134]   --->   Operation 7440 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7441 [1/1] (0.00ns)   --->   "%x_assign_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1045, i1 %tmp_873" [src/dec.c:134]   --->   Operation 7441 'bitconcatenate' 'x_assign_223' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7442 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_373)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_372, i32 6" [src/dec.c:131]   --->   Operation 7442 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7443 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_373)   --->   "%xor_ln132_373 = xor i8 %x_assign_223, i8 14" [src/dec.c:132]   --->   Operation 7443 'xor' 'xor_ln132_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7444 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_373 = select i1 %tmp_874, i8 %xor_ln132_373, i8 %x_assign_223" [src/dec.c:131]   --->   Operation 7444 'select' 'select_ln131_373' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7445 [1/1] (0.00ns)   --->   "%trunc_ln134_1046 = trunc i8 %select_ln131_373" [src/dec.c:134]   --->   Operation 7445 'trunc' 'trunc_ln134_1046' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7446 [1/1] (0.00ns)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_373, i32 7" [src/dec.c:134]   --->   Operation 7446 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7447 [1/1] (0.00ns)   --->   "%x_assign_224 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1046, i1 %tmp_875" [src/dec.c:134]   --->   Operation 7447 'bitconcatenate' 'x_assign_224' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7448 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_374)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_373, i32 6" [src/dec.c:131]   --->   Operation 7448 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7449 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_374)   --->   "%xor_ln132_374 = xor i8 %x_assign_224, i8 14" [src/dec.c:132]   --->   Operation 7449 'xor' 'xor_ln132_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7450 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_374 = select i1 %tmp_876, i8 %xor_ln132_374, i8 %x_assign_224" [src/dec.c:131]   --->   Operation 7450 'select' 'select_ln131_374' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7451 [1/1] (0.00ns)   --->   "%trunc_ln134_1047 = trunc i8 %select_ln131_374" [src/dec.c:134]   --->   Operation 7451 'trunc' 'trunc_ln134_1047' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7452 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_374, i32 7" [src/dec.c:134]   --->   Operation 7452 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7453 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_375)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_148, i32 7" [src/dec.c:131]   --->   Operation 7453 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7454 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_375)   --->   "%xor_ln132_375 = xor i8 %z_148, i8 14" [src/dec.c:132]   --->   Operation 7454 'xor' 'xor_ln132_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7455 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_375 = select i1 %tmp_878, i8 %xor_ln132_375, i8 %z_148" [src/dec.c:131]   --->   Operation 7455 'select' 'select_ln131_375' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7456 [1/1] (0.00ns)   --->   "%trunc_ln134_1048 = trunc i8 %select_ln131_375" [src/dec.c:134]   --->   Operation 7456 'trunc' 'trunc_ln134_1048' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7457 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_375, i32 7" [src/dec.c:134]   --->   Operation 7457 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7458 [1/1] (0.00ns)   --->   "%x_assign_225 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1048, i1 %tmp_879" [src/dec.c:134]   --->   Operation 7458 'bitconcatenate' 'x_assign_225' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7459 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_376)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_375, i32 6" [src/dec.c:131]   --->   Operation 7459 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_376)   --->   "%xor_ln132_376 = xor i8 %x_assign_225, i8 14" [src/dec.c:132]   --->   Operation 7460 'xor' 'xor_ln132_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7461 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_376 = select i1 %tmp_880, i8 %xor_ln132_376, i8 %x_assign_225" [src/dec.c:131]   --->   Operation 7461 'select' 'select_ln131_376' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7462 [1/1] (0.00ns)   --->   "%trunc_ln134_1049 = trunc i8 %select_ln131_376" [src/dec.c:134]   --->   Operation 7462 'trunc' 'trunc_ln134_1049' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7463 [1/1] (0.00ns)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_376, i32 7" [src/dec.c:134]   --->   Operation 7463 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7464 [1/1] (0.00ns)   --->   "%x_assign_226 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1049, i1 %tmp_881" [src/dec.c:134]   --->   Operation 7464 'bitconcatenate' 'x_assign_226' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_377)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_376, i32 6" [src/dec.c:131]   --->   Operation 7465 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_377)   --->   "%xor_ln132_377 = xor i8 %x_assign_226, i8 14" [src/dec.c:132]   --->   Operation 7466 'xor' 'xor_ln132_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7467 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_377 = select i1 %tmp_882, i8 %xor_ln132_377, i8 %x_assign_226" [src/dec.c:131]   --->   Operation 7467 'select' 'select_ln131_377' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7468 [1/1] (0.00ns)   --->   "%trunc_ln134_1050 = trunc i8 %select_ln131_377" [src/dec.c:134]   --->   Operation 7468 'trunc' 'trunc_ln134_1050' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7469 [1/1] (0.00ns)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_377, i32 7" [src/dec.c:134]   --->   Operation 7469 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7470 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_378)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_371, i32 6" [src/dec.c:131]   --->   Operation 7470 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_378)   --->   "%xor_ln132_378 = xor i8 %x_assign_222, i8 14" [src/dec.c:132]   --->   Operation 7471 'xor' 'xor_ln132_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7472 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_378 = select i1 %tmp_884, i8 %xor_ln132_378, i8 %x_assign_222" [src/dec.c:131]   --->   Operation 7472 'select' 'select_ln131_378' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7473 [1/1] (0.00ns)   --->   "%trunc_ln134_1051 = trunc i8 %select_ln131_378" [src/dec.c:134]   --->   Operation 7473 'trunc' 'trunc_ln134_1051' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7474 [1/1] (0.00ns)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_378, i32 7" [src/dec.c:134]   --->   Operation 7474 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7475 [1/1] (0.00ns)   --->   "%x_assign_227 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1051, i1 %tmp_885" [src/dec.c:134]   --->   Operation 7475 'bitconcatenate' 'x_assign_227' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7476 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_379)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_378, i32 6" [src/dec.c:131]   --->   Operation 7476 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7477 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_379)   --->   "%xor_ln132_379 = xor i8 %x_assign_227, i8 14" [src/dec.c:132]   --->   Operation 7477 'xor' 'xor_ln132_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 7478 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_379 = select i1 %tmp_886, i8 %xor_ln132_379, i8 %x_assign_227" [src/dec.c:131]   --->   Operation 7478 'select' 'select_ln131_379' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 7479 [1/1] (0.00ns)   --->   "%trunc_ln134_1052 = trunc i8 %select_ln131_379" [src/dec.c:134]   --->   Operation 7479 'trunc' 'trunc_ln134_1052' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7480 [1/1] (0.00ns)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_379, i32 7" [src/dec.c:134]   --->   Operation 7480 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 7481 [1/2] (3.25ns)   --->   "%rk_load_13 = load i8 %rk_addr_12" [src/dec.c:124]   --->   Operation 7481 'load' 'rk_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 7482 [1/2] (3.25ns)   --->   "%rk_load_14 = load i8 %rk_addr_13" [src/dec.c:124]   --->   Operation 7482 'load' 'rk_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 7483 [2/2] (3.25ns)   --->   "%rk_load_15 = load i8 %rk_addr_14" [src/dec.c:124]   --->   Operation 7483 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_63 : Operation 7484 [2/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_15" [src/dec.c:124]   --->   Operation 7484 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 64 <SV = 63> <Delay = 5.23>
ST_64 : Operation 7485 [1/1] (0.00ns)   --->   "%rk_addr_24 = getelementptr i8 %rk, i64 0, i64 24" [src/dec.c:296->src/dec.c:330]   --->   Operation 7485 'getelementptr' 'rk_addr_24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7486 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i8 %rk, i64 0, i64 25" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7486 'getelementptr' 'rk_addr_25' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7487 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_224, i8 %rk_addr_24" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7487 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 7488 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_225, i8 %rk_addr_25" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7488 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 7489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_281)   --->   "%t_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %tmp_497, i1 %tmp_496, i1 %tmp_513" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 7489 'bitconcatenate' 't_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_281)   --->   "%xor_ln124_2382 = xor i8 %t_41, i8 24" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7490 'xor' 'xor_ln124_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7491 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_281 = xor i8 %xor_ln124_2382, i8 %skey_load_9" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7491 'xor' 'xor_ln124_281' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_329)   --->   "%t_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i1.i1, i2 %trunc_ln228_1, i4 %tmp_529, i1 %tmp_528, i1 %xor_ln124_2096" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 7492 'bitconcatenate' 't_73' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_329)   --->   "%xor_ln124_2398 = xor i8 %t_73, i8 213" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7493 'xor' 'xor_ln124_2398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7494 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_329 = xor i8 %xor_ln124_2398, i8 %skey_load_9" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7494 'xor' 'xor_ln124_329' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7495 [1/1] (0.00ns)   --->   "%or_ln134_139 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1023, i1 %tmp_829" [src/dec.c:134]   --->   Operation 7495 'bitconcatenate' 'or_ln134_139' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7496 [1/1] (0.00ns)   --->   "%or_ln134_140 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1027, i1 %tmp_837" [src/dec.c:134]   --->   Operation 7496 'bitconcatenate' 'or_ln134_140' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7497 [1/1] (0.00ns)   --->   "%or_ln134_141 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1030, i1 %tmp_843" [src/dec.c:134]   --->   Operation 7497 'bitconcatenate' 'or_ln134_141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7498 [1/1] (0.00ns)   --->   "%or_ln134_142 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1032, i1 %tmp_847" [src/dec.c:134]   --->   Operation 7498 'bitconcatenate' 'or_ln134_142' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_500)   --->   "%xor_ln124_2605 = xor i8 %x_assign_211, i8 %or_ln134_139" [src/dec.c:124]   --->   Operation 7499 'xor' 'xor_ln124_2605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_500)   --->   "%xor_ln124_2606 = xor i8 %xor_ln124_2605, i8 %z_140" [src/dec.c:124]   --->   Operation 7500 'xor' 'xor_ln124_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_500)   --->   "%xor_ln124_2607 = xor i8 %x_assign_210, i8 %or_ln134_140" [src/dec.c:124]   --->   Operation 7501 'xor' 'xor_ln124_2607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_500)   --->   "%xor_ln124_2608 = xor i8 %xor_ln124_2607, i8 %xor_ln124_460" [src/dec.c:124]   --->   Operation 7502 'xor' 'xor_ln124_2608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7503 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_500 = xor i8 %xor_ln124_2608, i8 %xor_ln124_2606" [src/dec.c:124]   --->   Operation 7503 'xor' 'xor_ln124_500' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_501)   --->   "%xor_ln124_2609 = xor i8 %xor_ln124_461, i8 %or_ln134_141" [src/dec.c:124]   --->   Operation 7504 'xor' 'xor_ln124_2609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_501)   --->   "%xor_ln124_2610 = xor i8 %xor_ln124_2609, i8 %z_141" [src/dec.c:124]   --->   Operation 7505 'xor' 'xor_ln124_2610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_501)   --->   "%xor_ln124_2611 = xor i8 %x_assign_210, i8 %or_ln134_142" [src/dec.c:124]   --->   Operation 7506 'xor' 'xor_ln124_2611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_501)   --->   "%xor_ln124_2612 = xor i8 %xor_ln124_2611, i8 %x_assign_211" [src/dec.c:124]   --->   Operation 7507 'xor' 'xor_ln124_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7508 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_501 = xor i8 %xor_ln124_2612, i8 %xor_ln124_2610" [src/dec.c:124]   --->   Operation 7508 'xor' 'xor_ln124_501' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_502)   --->   "%xor_ln124_2613 = xor i8 %xor_ln124_462, i8 %or_ln134_139" [src/dec.c:124]   --->   Operation 7509 'xor' 'xor_ln124_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_502)   --->   "%xor_ln124_2614 = xor i8 %xor_ln124_2613, i8 %z_142" [src/dec.c:124]   --->   Operation 7510 'xor' 'xor_ln124_2614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_502)   --->   "%xor_ln124_2615 = xor i8 %x_assign_213, i8 %or_ln134_140" [src/dec.c:124]   --->   Operation 7511 'xor' 'xor_ln124_2615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_502)   --->   "%xor_ln124_2616 = xor i8 %xor_ln124_2615, i8 %x_assign_208" [src/dec.c:124]   --->   Operation 7512 'xor' 'xor_ln124_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7513 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_502 = xor i8 %xor_ln124_2616, i8 %xor_ln124_2614" [src/dec.c:124]   --->   Operation 7513 'xor' 'xor_ln124_502' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_503)   --->   "%xor_ln124_2617 = xor i8 %or_ln134_141, i8 %xor_ln124_463" [src/dec.c:124]   --->   Operation 7514 'xor' 'xor_ln124_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_503)   --->   "%xor_ln124_2618 = xor i8 %xor_ln124_2617, i8 %z_143" [src/dec.c:124]   --->   Operation 7515 'xor' 'xor_ln124_2618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_503)   --->   "%xor_ln124_2619 = xor i8 %x_assign_208, i8 %or_ln134_142" [src/dec.c:124]   --->   Operation 7516 'xor' 'xor_ln124_2619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_503)   --->   "%xor_ln124_2620 = xor i8 %xor_ln124_2619, i8 %x_assign_213" [src/dec.c:124]   --->   Operation 7517 'xor' 'xor_ln124_2620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7518 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_503 = xor i8 %xor_ln124_2620, i8 %xor_ln124_2618" [src/dec.c:124]   --->   Operation 7518 'xor' 'xor_ln124_503' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7519 [1/1] (0.99ns)   --->   "%xor_ln124_504 = xor i8 %xor_ln124_500, i8 %xor_ln124_328" [src/dec.c:124]   --->   Operation 7519 'xor' 'xor_ln124_504' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7520 [1/1] (0.99ns)   --->   "%xor_ln124_505 = xor i8 %xor_ln124_501, i8 %xor_ln124_329" [src/dec.c:124]   --->   Operation 7520 'xor' 'xor_ln124_505' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7521 [1/1] (0.99ns)   --->   "%xor_ln124_506 = xor i8 %xor_ln124_502, i8 %xor_ln124_330" [src/dec.c:124]   --->   Operation 7521 'xor' 'xor_ln124_506' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7522 [1/1] (0.99ns)   --->   "%xor_ln124_507 = xor i8 %xor_ln124_503, i8 %xor_ln124_331" [src/dec.c:124]   --->   Operation 7522 'xor' 'xor_ln124_507' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7523 [1/1] (0.00ns)   --->   "%zext_ln150_18 = zext i8 %xor_ln124_504" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7523 'zext' 'zext_ln150_18' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7524 [1/1] (0.00ns)   --->   "%clefia_s0_addr_72 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_18" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7524 'getelementptr' 'clefia_s0_addr_72' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7525 [2/2] (3.25ns)   --->   "%z_144 = load i8 %clefia_s0_addr_72" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7525 'load' 'z_144' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7526 [1/1] (0.00ns)   --->   "%zext_ln151_18 = zext i8 %xor_ln124_505" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7526 'zext' 'zext_ln151_18' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7527 [1/1] (0.00ns)   --->   "%clefia_s1_addr_72 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_18" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7527 'getelementptr' 'clefia_s1_addr_72' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7528 [2/2] (3.25ns)   --->   "%z_145 = load i8 %clefia_s1_addr_72" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7528 'load' 'z_145' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7529 [1/1] (0.00ns)   --->   "%zext_ln152_18 = zext i8 %xor_ln124_506" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7529 'zext' 'zext_ln152_18' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7530 [1/1] (0.00ns)   --->   "%clefia_s0_addr_73 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_18" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7530 'getelementptr' 'clefia_s0_addr_73' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7531 [2/2] (3.25ns)   --->   "%z_146 = load i8 %clefia_s0_addr_73" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7531 'load' 'z_146' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7532 [1/1] (0.00ns)   --->   "%zext_ln153_18 = zext i8 %xor_ln124_507" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7532 'zext' 'zext_ln153_18' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7533 [1/1] (0.00ns)   --->   "%clefia_s1_addr_73 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_18" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7533 'getelementptr' 'clefia_s1_addr_73' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7534 [2/2] (3.25ns)   --->   "%z_147 = load i8 %clefia_s1_addr_73" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7534 'load' 'z_147' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7535 [1/1] (0.00ns)   --->   "%or_ln134_147 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1043, i1 %tmp_869" [src/dec.c:134]   --->   Operation 7535 'bitconcatenate' 'or_ln134_147' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7536 [1/1] (0.00ns)   --->   "%or_ln134_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1047, i1 %tmp_877" [src/dec.c:134]   --->   Operation 7536 'bitconcatenate' 'or_ln134_148' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7537 [1/1] (0.00ns)   --->   "%or_ln134_149 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1050, i1 %tmp_883" [src/dec.c:134]   --->   Operation 7537 'bitconcatenate' 'or_ln134_149' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7538 [1/1] (0.00ns)   --->   "%or_ln134_150 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1052, i1 %tmp_887" [src/dec.c:134]   --->   Operation 7538 'bitconcatenate' 'or_ln134_150' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_516)   --->   "%xor_ln124_2637 = xor i8 %x_assign_223, i8 %or_ln134_147" [src/dec.c:124]   --->   Operation 7539 'xor' 'xor_ln124_2637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_516)   --->   "%xor_ln124_2638 = xor i8 %xor_ln124_2637, i8 %z_148" [src/dec.c:124]   --->   Operation 7540 'xor' 'xor_ln124_2638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_516)   --->   "%xor_ln124_2639 = xor i8 %x_assign_222, i8 %or_ln134_148" [src/dec.c:124]   --->   Operation 7541 'xor' 'xor_ln124_2639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_516)   --->   "%xor_ln124_2640 = xor i8 %xor_ln124_2639, i8 %xor_ln124_476" [src/dec.c:124]   --->   Operation 7542 'xor' 'xor_ln124_2640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7543 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_516 = xor i8 %xor_ln124_2640, i8 %xor_ln124_2638" [src/dec.c:124]   --->   Operation 7543 'xor' 'xor_ln124_516' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_517)   --->   "%xor_ln124_2641 = xor i8 %xor_ln124_477, i8 %or_ln134_149" [src/dec.c:124]   --->   Operation 7544 'xor' 'xor_ln124_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7545 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_517)   --->   "%xor_ln124_2642 = xor i8 %xor_ln124_2641, i8 %z_149" [src/dec.c:124]   --->   Operation 7545 'xor' 'xor_ln124_2642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7546 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_517)   --->   "%xor_ln124_2643 = xor i8 %x_assign_222, i8 %or_ln134_150" [src/dec.c:124]   --->   Operation 7546 'xor' 'xor_ln124_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7547 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_517)   --->   "%xor_ln124_2644 = xor i8 %xor_ln124_2643, i8 %x_assign_223" [src/dec.c:124]   --->   Operation 7547 'xor' 'xor_ln124_2644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7548 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_517 = xor i8 %xor_ln124_2644, i8 %xor_ln124_2642" [src/dec.c:124]   --->   Operation 7548 'xor' 'xor_ln124_517' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_518)   --->   "%xor_ln124_2645 = xor i8 %xor_ln124_478, i8 %or_ln134_147" [src/dec.c:124]   --->   Operation 7549 'xor' 'xor_ln124_2645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_518)   --->   "%xor_ln124_2646 = xor i8 %xor_ln124_2645, i8 %z_150" [src/dec.c:124]   --->   Operation 7550 'xor' 'xor_ln124_2646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_518)   --->   "%xor_ln124_2647 = xor i8 %x_assign_225, i8 %or_ln134_148" [src/dec.c:124]   --->   Operation 7551 'xor' 'xor_ln124_2647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_518)   --->   "%xor_ln124_2648 = xor i8 %xor_ln124_2647, i8 %x_assign_220" [src/dec.c:124]   --->   Operation 7552 'xor' 'xor_ln124_2648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7553 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_518 = xor i8 %xor_ln124_2648, i8 %xor_ln124_2646" [src/dec.c:124]   --->   Operation 7553 'xor' 'xor_ln124_518' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_519)   --->   "%xor_ln124_2649 = xor i8 %or_ln134_149, i8 %xor_ln124_479" [src/dec.c:124]   --->   Operation 7554 'xor' 'xor_ln124_2649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_519)   --->   "%xor_ln124_2650 = xor i8 %xor_ln124_2649, i8 %z_151" [src/dec.c:124]   --->   Operation 7555 'xor' 'xor_ln124_2650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_519)   --->   "%xor_ln124_2651 = xor i8 %x_assign_220, i8 %or_ln134_150" [src/dec.c:124]   --->   Operation 7556 'xor' 'xor_ln124_2651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_519)   --->   "%xor_ln124_2652 = xor i8 %xor_ln124_2651, i8 %x_assign_225" [src/dec.c:124]   --->   Operation 7557 'xor' 'xor_ln124_2652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7558 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_519 = xor i8 %xor_ln124_2652, i8 %xor_ln124_2650" [src/dec.c:124]   --->   Operation 7558 'xor' 'xor_ln124_519' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7559 [1/1] (0.99ns)   --->   "%xor_ln124_520 = xor i8 %xor_ln124_516, i8 %xor_ln124_320" [src/dec.c:124]   --->   Operation 7559 'xor' 'xor_ln124_520' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7560 [1/1] (0.99ns)   --->   "%xor_ln124_521 = xor i8 %xor_ln124_517, i8 %xor_ln124_321" [src/dec.c:124]   --->   Operation 7560 'xor' 'xor_ln124_521' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7561 [1/1] (0.99ns)   --->   "%xor_ln124_522 = xor i8 %xor_ln124_518, i8 %xor_ln124_322" [src/dec.c:124]   --->   Operation 7561 'xor' 'xor_ln124_522' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7562 [1/1] (0.99ns)   --->   "%xor_ln124_523 = xor i8 %xor_ln124_519, i8 %xor_ln124_323" [src/dec.c:124]   --->   Operation 7562 'xor' 'xor_ln124_523' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 7563 [1/1] (0.00ns)   --->   "%zext_ln150_19 = zext i8 %xor_ln124_520" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7563 'zext' 'zext_ln150_19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7564 [1/1] (0.00ns)   --->   "%clefia_s0_addr_76 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_19" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7564 'getelementptr' 'clefia_s0_addr_76' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7565 [2/2] (3.25ns)   --->   "%z_152 = load i8 %clefia_s0_addr_76" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7565 'load' 'z_152' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7566 [1/1] (0.00ns)   --->   "%zext_ln151_19 = zext i8 %xor_ln124_521" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7566 'zext' 'zext_ln151_19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7567 [1/1] (0.00ns)   --->   "%clefia_s1_addr_76 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_19" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7567 'getelementptr' 'clefia_s1_addr_76' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7568 [2/2] (3.25ns)   --->   "%z_153 = load i8 %clefia_s1_addr_76" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7568 'load' 'z_153' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7569 [1/1] (0.00ns)   --->   "%zext_ln152_19 = zext i8 %xor_ln124_522" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7569 'zext' 'zext_ln152_19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7570 [1/1] (0.00ns)   --->   "%clefia_s0_addr_77 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_19" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7570 'getelementptr' 'clefia_s0_addr_77' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7571 [2/2] (3.25ns)   --->   "%z_154 = load i8 %clefia_s0_addr_77" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7571 'load' 'z_154' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7572 [1/1] (0.00ns)   --->   "%zext_ln153_19 = zext i8 %xor_ln124_523" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7572 'zext' 'zext_ln153_19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7573 [1/1] (0.00ns)   --->   "%clefia_s1_addr_77 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_19" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7573 'getelementptr' 'clefia_s1_addr_77' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 7574 [2/2] (3.25ns)   --->   "%z_155 = load i8 %clefia_s1_addr_77" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7574 'load' 'z_155' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_64 : Operation 7575 [1/2] (3.25ns)   --->   "%rk_load_15 = load i8 %rk_addr_14" [src/dec.c:124]   --->   Operation 7575 'load' 'rk_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_64 : Operation 7576 [1/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_15" [src/dec.c:124]   --->   Operation 7576 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 65 <SV = 64> <Delay = 6.74>
ST_65 : Operation 7577 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 26" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7577 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7578 [1/1] (0.00ns)   --->   "%rk_addr_32 = getelementptr i8 %rk, i64 0, i64 32" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7578 'getelementptr' 'rk_addr_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7579 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_226, i8 %rk_addr_26" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7579 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_65 : Operation 7580 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_232, i8 %rk_addr_32" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7580 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_65 : Operation 7581 [1/2] (3.25ns)   --->   "%z_144 = load i8 %clefia_s0_addr_72" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7581 'load' 'z_144' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7582 [1/2] (3.25ns)   --->   "%z_145 = load i8 %clefia_s1_addr_72" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7582 'load' 'z_145' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7583 [1/2] (3.25ns)   --->   "%z_146 = load i8 %clefia_s0_addr_73" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7583 'load' 'z_146' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7584 [1/2] (3.25ns)   --->   "%z_147 = load i8 %clefia_s1_addr_73" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7584 'load' 'z_147' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7585 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_360)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_145, i32 7" [src/dec.c:131]   --->   Operation 7585 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7586 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_360)   --->   "%xor_ln132_360 = xor i8 %z_145, i8 14" [src/dec.c:132]   --->   Operation 7586 'xor' 'xor_ln132_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7587 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_360 = select i1 %tmp_848, i8 %xor_ln132_360, i8 %z_145" [src/dec.c:131]   --->   Operation 7587 'select' 'select_ln131_360' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7588 [1/1] (0.00ns)   --->   "%trunc_ln134_1033 = trunc i8 %select_ln131_360" [src/dec.c:134]   --->   Operation 7588 'trunc' 'trunc_ln134_1033' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7589 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_360, i32 7" [src/dec.c:134]   --->   Operation 7589 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7590 [1/1] (0.00ns)   --->   "%x_assign_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1033, i1 %tmp_849" [src/dec.c:134]   --->   Operation 7590 'bitconcatenate' 'x_assign_216' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7591 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_361)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_146, i32 7" [src/dec.c:131]   --->   Operation 7591 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_361)   --->   "%xor_ln132_361 = xor i8 %z_146, i8 14" [src/dec.c:132]   --->   Operation 7592 'xor' 'xor_ln132_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7593 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_361 = select i1 %tmp_850, i8 %xor_ln132_361, i8 %z_146" [src/dec.c:131]   --->   Operation 7593 'select' 'select_ln131_361' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7594 [1/1] (0.00ns)   --->   "%trunc_ln134_1034 = trunc i8 %select_ln131_361" [src/dec.c:134]   --->   Operation 7594 'trunc' 'trunc_ln134_1034' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7595 [1/1] (0.00ns)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_361, i32 7" [src/dec.c:134]   --->   Operation 7595 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7596 [1/1] (0.00ns)   --->   "%x_assign_217 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1034, i1 %tmp_851" [src/dec.c:134]   --->   Operation 7596 'bitconcatenate' 'x_assign_217' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7597 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_362)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_361, i32 6" [src/dec.c:131]   --->   Operation 7597 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7598 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_362)   --->   "%xor_ln132_362 = xor i8 %x_assign_217, i8 14" [src/dec.c:132]   --->   Operation 7598 'xor' 'xor_ln132_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7599 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_362 = select i1 %tmp_852, i8 %xor_ln132_362, i8 %x_assign_217" [src/dec.c:131]   --->   Operation 7599 'select' 'select_ln131_362' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7600 [1/1] (0.00ns)   --->   "%trunc_ln134_1035 = trunc i8 %select_ln131_362" [src/dec.c:134]   --->   Operation 7600 'trunc' 'trunc_ln134_1035' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7601 [1/1] (0.00ns)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_362, i32 7" [src/dec.c:134]   --->   Operation 7601 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7602 [1/1] (0.00ns)   --->   "%or_ln134_143 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1035, i1 %tmp_853" [src/dec.c:134]   --->   Operation 7602 'bitconcatenate' 'or_ln134_143' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7603 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_363)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_147, i32 7" [src/dec.c:131]   --->   Operation 7603 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7604 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_363)   --->   "%xor_ln132_363 = xor i8 %z_147, i8 14" [src/dec.c:132]   --->   Operation 7604 'xor' 'xor_ln132_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7605 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_363 = select i1 %tmp_854, i8 %xor_ln132_363, i8 %z_147" [src/dec.c:131]   --->   Operation 7605 'select' 'select_ln131_363' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7606 [1/1] (0.00ns)   --->   "%trunc_ln134_1036 = trunc i8 %select_ln131_363" [src/dec.c:134]   --->   Operation 7606 'trunc' 'trunc_ln134_1036' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7607 [1/1] (0.00ns)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_363, i32 7" [src/dec.c:134]   --->   Operation 7607 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7608 [1/1] (0.00ns)   --->   "%x_assign_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1036, i1 %tmp_855" [src/dec.c:134]   --->   Operation 7608 'bitconcatenate' 'x_assign_218' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7609 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_364)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_363, i32 6" [src/dec.c:131]   --->   Operation 7609 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7610 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_364)   --->   "%xor_ln132_364 = xor i8 %x_assign_218, i8 14" [src/dec.c:132]   --->   Operation 7610 'xor' 'xor_ln132_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7611 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_364 = select i1 %tmp_856, i8 %xor_ln132_364, i8 %x_assign_218" [src/dec.c:131]   --->   Operation 7611 'select' 'select_ln131_364' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7612 [1/1] (0.00ns)   --->   "%trunc_ln134_1037 = trunc i8 %select_ln131_364" [src/dec.c:134]   --->   Operation 7612 'trunc' 'trunc_ln134_1037' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7613 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_364, i32 7" [src/dec.c:134]   --->   Operation 7613 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7614 [1/1] (0.00ns)   --->   "%or_ln134_144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1037, i1 %tmp_857" [src/dec.c:134]   --->   Operation 7614 'bitconcatenate' 'or_ln134_144' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7615 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_365)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_144, i32 7" [src/dec.c:131]   --->   Operation 7615 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7616 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_365)   --->   "%xor_ln132_365 = xor i8 %z_144, i8 14" [src/dec.c:132]   --->   Operation 7616 'xor' 'xor_ln132_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7617 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_365 = select i1 %tmp_858, i8 %xor_ln132_365, i8 %z_144" [src/dec.c:131]   --->   Operation 7617 'select' 'select_ln131_365' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7618 [1/1] (0.00ns)   --->   "%trunc_ln134_1038 = trunc i8 %select_ln131_365" [src/dec.c:134]   --->   Operation 7618 'trunc' 'trunc_ln134_1038' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7619 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_365, i32 7" [src/dec.c:134]   --->   Operation 7619 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7620 [1/1] (0.00ns)   --->   "%x_assign_219 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1038, i1 %tmp_859" [src/dec.c:134]   --->   Operation 7620 'bitconcatenate' 'x_assign_219' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7621 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_366)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_365, i32 6" [src/dec.c:131]   --->   Operation 7621 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7622 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_366)   --->   "%xor_ln132_366 = xor i8 %x_assign_219, i8 14" [src/dec.c:132]   --->   Operation 7622 'xor' 'xor_ln132_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7623 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_366 = select i1 %tmp_860, i8 %xor_ln132_366, i8 %x_assign_219" [src/dec.c:131]   --->   Operation 7623 'select' 'select_ln131_366' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7624 [1/1] (0.00ns)   --->   "%trunc_ln134_1039 = trunc i8 %select_ln131_366" [src/dec.c:134]   --->   Operation 7624 'trunc' 'trunc_ln134_1039' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7625 [1/1] (0.00ns)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_366, i32 7" [src/dec.c:134]   --->   Operation 7625 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7626 [1/1] (0.00ns)   --->   "%or_ln134_145 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1039, i1 %tmp_861" [src/dec.c:134]   --->   Operation 7626 'bitconcatenate' 'or_ln134_145' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7627 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_367)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_360, i32 6" [src/dec.c:131]   --->   Operation 7627 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_367)   --->   "%xor_ln132_367 = xor i8 %x_assign_216, i8 14" [src/dec.c:132]   --->   Operation 7628 'xor' 'xor_ln132_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7629 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_367 = select i1 %tmp_862, i8 %xor_ln132_367, i8 %x_assign_216" [src/dec.c:131]   --->   Operation 7629 'select' 'select_ln131_367' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7630 [1/1] (0.00ns)   --->   "%trunc_ln134_1040 = trunc i8 %select_ln131_367" [src/dec.c:134]   --->   Operation 7630 'trunc' 'trunc_ln134_1040' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7631 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_367, i32 7" [src/dec.c:134]   --->   Operation 7631 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7632 [1/1] (0.00ns)   --->   "%or_ln134_146 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1040, i1 %tmp_863" [src/dec.c:134]   --->   Operation 7632 'bitconcatenate' 'or_ln134_146' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_508)   --->   "%xor_ln124_2621 = xor i8 %x_assign_218, i8 %or_ln134_143" [src/dec.c:124]   --->   Operation 7633 'xor' 'xor_ln124_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_508)   --->   "%xor_ln124_2622 = xor i8 %xor_ln124_2621, i8 %z_144" [src/dec.c:124]   --->   Operation 7634 'xor' 'xor_ln124_2622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_508)   --->   "%xor_ln124_2623 = xor i8 %x_assign_216, i8 %or_ln134_144" [src/dec.c:124]   --->   Operation 7635 'xor' 'xor_ln124_2623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_508)   --->   "%xor_ln124_2624 = xor i8 %xor_ln124_2623, i8 %xor_ln124_484" [src/dec.c:124]   --->   Operation 7636 'xor' 'xor_ln124_2624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7637 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_508 = xor i8 %xor_ln124_2624, i8 %xor_ln124_2622" [src/dec.c:124]   --->   Operation 7637 'xor' 'xor_ln124_508' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_509)   --->   "%xor_ln124_2625 = xor i8 %xor_ln124_485, i8 %or_ln134_143" [src/dec.c:124]   --->   Operation 7638 'xor' 'xor_ln124_2625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_509)   --->   "%xor_ln124_2626 = xor i8 %xor_ln124_2625, i8 %z_145" [src/dec.c:124]   --->   Operation 7639 'xor' 'xor_ln124_2626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_509)   --->   "%xor_ln124_2627 = xor i8 %x_assign_219, i8 %or_ln134_144" [src/dec.c:124]   --->   Operation 7640 'xor' 'xor_ln124_2627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_509)   --->   "%xor_ln124_2628 = xor i8 %xor_ln124_2627, i8 %x_assign_217" [src/dec.c:124]   --->   Operation 7641 'xor' 'xor_ln124_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7642 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_509 = xor i8 %xor_ln124_2628, i8 %xor_ln124_2626" [src/dec.c:124]   --->   Operation 7642 'xor' 'xor_ln124_509' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_510)   --->   "%xor_ln124_2629 = xor i8 %or_ln134_146, i8 %x_assign_218" [src/dec.c:124]   --->   Operation 7643 'xor' 'xor_ln124_2629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_510)   --->   "%xor_ln124_2630 = xor i8 %xor_ln124_2629, i8 %z_146" [src/dec.c:124]   --->   Operation 7644 'xor' 'xor_ln124_2630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_510)   --->   "%xor_ln124_2631 = xor i8 %x_assign_216, i8 %xor_ln124_486" [src/dec.c:124]   --->   Operation 7645 'xor' 'xor_ln124_2631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_510)   --->   "%xor_ln124_2632 = xor i8 %xor_ln124_2631, i8 %or_ln134_145" [src/dec.c:124]   --->   Operation 7646 'xor' 'xor_ln124_2632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7647 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_510 = xor i8 %xor_ln124_2632, i8 %xor_ln124_2630" [src/dec.c:124]   --->   Operation 7647 'xor' 'xor_ln124_510' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_511)   --->   "%xor_ln124_2633 = xor i8 %x_assign_217, i8 %or_ln134_146" [src/dec.c:124]   --->   Operation 7648 'xor' 'xor_ln124_2633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_511)   --->   "%xor_ln124_2634 = xor i8 %xor_ln124_2633, i8 %z_147" [src/dec.c:124]   --->   Operation 7649 'xor' 'xor_ln124_2634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7650 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_511)   --->   "%xor_ln124_2635 = xor i8 %x_assign_219, i8 %xor_ln124_487" [src/dec.c:124]   --->   Operation 7650 'xor' 'xor_ln124_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_511)   --->   "%xor_ln124_2636 = xor i8 %xor_ln124_2635, i8 %or_ln134_145" [src/dec.c:124]   --->   Operation 7651 'xor' 'xor_ln124_2636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7652 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_511 = xor i8 %xor_ln124_2636, i8 %xor_ln124_2634" [src/dec.c:124]   --->   Operation 7652 'xor' 'xor_ln124_511' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7653 [1/2] (3.25ns)   --->   "%z_152 = load i8 %clefia_s0_addr_76" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7653 'load' 'z_152' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7654 [1/2] (3.25ns)   --->   "%z_153 = load i8 %clefia_s1_addr_76" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7654 'load' 'z_153' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7655 [1/2] (3.25ns)   --->   "%z_154 = load i8 %clefia_s0_addr_77" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7655 'load' 'z_154' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7656 [1/2] (3.25ns)   --->   "%z_155 = load i8 %clefia_s1_addr_77" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7656 'load' 'z_155' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_65 : Operation 7657 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_380)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_153, i32 7" [src/dec.c:131]   --->   Operation 7657 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7658 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_380)   --->   "%xor_ln132_380 = xor i8 %z_153, i8 14" [src/dec.c:132]   --->   Operation 7658 'xor' 'xor_ln132_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7659 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_380 = select i1 %tmp_888, i8 %xor_ln132_380, i8 %z_153" [src/dec.c:131]   --->   Operation 7659 'select' 'select_ln131_380' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7660 [1/1] (0.00ns)   --->   "%trunc_ln134_1053 = trunc i8 %select_ln131_380" [src/dec.c:134]   --->   Operation 7660 'trunc' 'trunc_ln134_1053' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7661 [1/1] (0.00ns)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_380, i32 7" [src/dec.c:134]   --->   Operation 7661 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7662 [1/1] (0.00ns)   --->   "%x_assign_228 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1053, i1 %tmp_889" [src/dec.c:134]   --->   Operation 7662 'bitconcatenate' 'x_assign_228' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7663 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_381)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_154, i32 7" [src/dec.c:131]   --->   Operation 7663 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7664 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_381)   --->   "%xor_ln132_381 = xor i8 %z_154, i8 14" [src/dec.c:132]   --->   Operation 7664 'xor' 'xor_ln132_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7665 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_381 = select i1 %tmp_890, i8 %xor_ln132_381, i8 %z_154" [src/dec.c:131]   --->   Operation 7665 'select' 'select_ln131_381' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7666 [1/1] (0.00ns)   --->   "%trunc_ln134_1054 = trunc i8 %select_ln131_381" [src/dec.c:134]   --->   Operation 7666 'trunc' 'trunc_ln134_1054' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7667 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_381, i32 7" [src/dec.c:134]   --->   Operation 7667 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7668 [1/1] (0.00ns)   --->   "%x_assign_229 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1054, i1 %tmp_891" [src/dec.c:134]   --->   Operation 7668 'bitconcatenate' 'x_assign_229' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7669 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_382)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_381, i32 6" [src/dec.c:131]   --->   Operation 7669 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7670 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_382)   --->   "%xor_ln132_382 = xor i8 %x_assign_229, i8 14" [src/dec.c:132]   --->   Operation 7670 'xor' 'xor_ln132_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7671 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_382 = select i1 %tmp_892, i8 %xor_ln132_382, i8 %x_assign_229" [src/dec.c:131]   --->   Operation 7671 'select' 'select_ln131_382' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7672 [1/1] (0.00ns)   --->   "%trunc_ln134_1055 = trunc i8 %select_ln131_382" [src/dec.c:134]   --->   Operation 7672 'trunc' 'trunc_ln134_1055' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7673 [1/1] (0.00ns)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_382, i32 7" [src/dec.c:134]   --->   Operation 7673 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7674 [1/1] (0.00ns)   --->   "%or_ln134_151 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1055, i1 %tmp_893" [src/dec.c:134]   --->   Operation 7674 'bitconcatenate' 'or_ln134_151' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7675 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_383)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_155, i32 7" [src/dec.c:131]   --->   Operation 7675 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7676 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_383)   --->   "%xor_ln132_383 = xor i8 %z_155, i8 14" [src/dec.c:132]   --->   Operation 7676 'xor' 'xor_ln132_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7677 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_383 = select i1 %tmp_894, i8 %xor_ln132_383, i8 %z_155" [src/dec.c:131]   --->   Operation 7677 'select' 'select_ln131_383' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7678 [1/1] (0.00ns)   --->   "%trunc_ln134_1056 = trunc i8 %select_ln131_383" [src/dec.c:134]   --->   Operation 7678 'trunc' 'trunc_ln134_1056' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7679 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_383, i32 7" [src/dec.c:134]   --->   Operation 7679 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7680 [1/1] (0.00ns)   --->   "%x_assign_230 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1056, i1 %tmp_895" [src/dec.c:134]   --->   Operation 7680 'bitconcatenate' 'x_assign_230' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7681 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_384)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_383, i32 6" [src/dec.c:131]   --->   Operation 7681 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7682 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_384)   --->   "%xor_ln132_384 = xor i8 %x_assign_230, i8 14" [src/dec.c:132]   --->   Operation 7682 'xor' 'xor_ln132_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7683 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_384 = select i1 %tmp_896, i8 %xor_ln132_384, i8 %x_assign_230" [src/dec.c:131]   --->   Operation 7683 'select' 'select_ln131_384' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7684 [1/1] (0.00ns)   --->   "%trunc_ln134_1057 = trunc i8 %select_ln131_384" [src/dec.c:134]   --->   Operation 7684 'trunc' 'trunc_ln134_1057' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7685 [1/1] (0.00ns)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_384, i32 7" [src/dec.c:134]   --->   Operation 7685 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7686 [1/1] (0.00ns)   --->   "%or_ln134_152 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1057, i1 %tmp_897" [src/dec.c:134]   --->   Operation 7686 'bitconcatenate' 'or_ln134_152' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7687 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_385)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_152, i32 7" [src/dec.c:131]   --->   Operation 7687 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7688 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_385)   --->   "%xor_ln132_385 = xor i8 %z_152, i8 14" [src/dec.c:132]   --->   Operation 7688 'xor' 'xor_ln132_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7689 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_385 = select i1 %tmp_898, i8 %xor_ln132_385, i8 %z_152" [src/dec.c:131]   --->   Operation 7689 'select' 'select_ln131_385' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7690 [1/1] (0.00ns)   --->   "%trunc_ln134_1058 = trunc i8 %select_ln131_385" [src/dec.c:134]   --->   Operation 7690 'trunc' 'trunc_ln134_1058' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7691 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_385, i32 7" [src/dec.c:134]   --->   Operation 7691 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7692 [1/1] (0.00ns)   --->   "%x_assign_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1058, i1 %tmp_899" [src/dec.c:134]   --->   Operation 7692 'bitconcatenate' 'x_assign_231' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7693 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_386)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_385, i32 6" [src/dec.c:131]   --->   Operation 7693 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7694 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_386)   --->   "%xor_ln132_386 = xor i8 %x_assign_231, i8 14" [src/dec.c:132]   --->   Operation 7694 'xor' 'xor_ln132_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7695 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_386 = select i1 %tmp_900, i8 %xor_ln132_386, i8 %x_assign_231" [src/dec.c:131]   --->   Operation 7695 'select' 'select_ln131_386' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7696 [1/1] (0.00ns)   --->   "%trunc_ln134_1059 = trunc i8 %select_ln131_386" [src/dec.c:134]   --->   Operation 7696 'trunc' 'trunc_ln134_1059' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7697 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_386, i32 7" [src/dec.c:134]   --->   Operation 7697 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7698 [1/1] (0.00ns)   --->   "%or_ln134_153 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1059, i1 %tmp_901" [src/dec.c:134]   --->   Operation 7698 'bitconcatenate' 'or_ln134_153' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7699 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_387)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_380, i32 6" [src/dec.c:131]   --->   Operation 7699 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7700 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_387)   --->   "%xor_ln132_387 = xor i8 %x_assign_228, i8 14" [src/dec.c:132]   --->   Operation 7700 'xor' 'xor_ln132_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7701 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_387 = select i1 %tmp_902, i8 %xor_ln132_387, i8 %x_assign_228" [src/dec.c:131]   --->   Operation 7701 'select' 'select_ln131_387' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 7702 [1/1] (0.00ns)   --->   "%trunc_ln134_1060 = trunc i8 %select_ln131_387" [src/dec.c:134]   --->   Operation 7702 'trunc' 'trunc_ln134_1060' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7703 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_387, i32 7" [src/dec.c:134]   --->   Operation 7703 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7704 [1/1] (0.00ns)   --->   "%or_ln134_154 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1060, i1 %tmp_903" [src/dec.c:134]   --->   Operation 7704 'bitconcatenate' 'or_ln134_154' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 7705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_524)   --->   "%xor_ln124_2653 = xor i8 %x_assign_230, i8 %or_ln134_151" [src/dec.c:124]   --->   Operation 7705 'xor' 'xor_ln124_2653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_524)   --->   "%xor_ln124_2654 = xor i8 %xor_ln124_2653, i8 %z_152" [src/dec.c:124]   --->   Operation 7706 'xor' 'xor_ln124_2654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_524)   --->   "%xor_ln124_2655 = xor i8 %x_assign_228, i8 %or_ln134_152" [src/dec.c:124]   --->   Operation 7707 'xor' 'xor_ln124_2655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_524)   --->   "%xor_ln124_2656 = xor i8 %xor_ln124_2655, i8 %xor_ln124_500" [src/dec.c:124]   --->   Operation 7708 'xor' 'xor_ln124_2656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7709 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_524 = xor i8 %xor_ln124_2656, i8 %xor_ln124_2654" [src/dec.c:124]   --->   Operation 7709 'xor' 'xor_ln124_524' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_525)   --->   "%xor_ln124_2657 = xor i8 %xor_ln124_501, i8 %or_ln134_151" [src/dec.c:124]   --->   Operation 7710 'xor' 'xor_ln124_2657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_525)   --->   "%xor_ln124_2658 = xor i8 %xor_ln124_2657, i8 %z_153" [src/dec.c:124]   --->   Operation 7711 'xor' 'xor_ln124_2658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_525)   --->   "%xor_ln124_2659 = xor i8 %x_assign_231, i8 %or_ln134_152" [src/dec.c:124]   --->   Operation 7712 'xor' 'xor_ln124_2659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7713 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_525)   --->   "%xor_ln124_2660 = xor i8 %xor_ln124_2659, i8 %x_assign_229" [src/dec.c:124]   --->   Operation 7713 'xor' 'xor_ln124_2660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7714 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_525 = xor i8 %xor_ln124_2660, i8 %xor_ln124_2658" [src/dec.c:124]   --->   Operation 7714 'xor' 'xor_ln124_525' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7715 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_526)   --->   "%xor_ln124_2661 = xor i8 %or_ln134_154, i8 %x_assign_230" [src/dec.c:124]   --->   Operation 7715 'xor' 'xor_ln124_2661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_526)   --->   "%xor_ln124_2662 = xor i8 %xor_ln124_2661, i8 %z_154" [src/dec.c:124]   --->   Operation 7716 'xor' 'xor_ln124_2662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_526)   --->   "%xor_ln124_2663 = xor i8 %x_assign_228, i8 %xor_ln124_502" [src/dec.c:124]   --->   Operation 7717 'xor' 'xor_ln124_2663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_526)   --->   "%xor_ln124_2664 = xor i8 %xor_ln124_2663, i8 %or_ln134_153" [src/dec.c:124]   --->   Operation 7718 'xor' 'xor_ln124_2664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7719 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_526 = xor i8 %xor_ln124_2664, i8 %xor_ln124_2662" [src/dec.c:124]   --->   Operation 7719 'xor' 'xor_ln124_526' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_527)   --->   "%xor_ln124_2665 = xor i8 %x_assign_229, i8 %or_ln134_154" [src/dec.c:124]   --->   Operation 7720 'xor' 'xor_ln124_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_527)   --->   "%xor_ln124_2666 = xor i8 %xor_ln124_2665, i8 %z_155" [src/dec.c:124]   --->   Operation 7721 'xor' 'xor_ln124_2666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_527)   --->   "%xor_ln124_2667 = xor i8 %x_assign_231, i8 %xor_ln124_503" [src/dec.c:124]   --->   Operation 7722 'xor' 'xor_ln124_2667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_527)   --->   "%xor_ln124_2668 = xor i8 %xor_ln124_2667, i8 %or_ln134_153" [src/dec.c:124]   --->   Operation 7723 'xor' 'xor_ln124_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 7724 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_527 = xor i8 %xor_ln124_2668, i8 %xor_ln124_2666" [src/dec.c:124]   --->   Operation 7724 'xor' 'xor_ln124_527' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.23>
ST_66 : Operation 7725 [1/1] (0.00ns)   --->   "%rk_addr_33 = getelementptr i8 %rk, i64 0, i64 33" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7725 'getelementptr' 'rk_addr_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7726 [1/1] (0.00ns)   --->   "%rk_addr_34 = getelementptr i8 %rk, i64 0, i64 34" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7726 'getelementptr' 'rk_addr_34' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7727 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_233, i8 %rk_addr_33" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7727 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_66 : Operation 7728 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_234, i8 %rk_addr_34" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7728 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_66 : Operation 7729 [1/1] (0.00ns)   --->   "%t_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln241_1, i1 %tmp_485, i1 %tmp_503" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 7729 'bitconcatenate' 't_29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7730 [1/1] (0.99ns)   --->   "%xor_ln124_253 = xor i8 %t_29, i8 21" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7730 'xor' 'xor_ln124_253' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7731 [1/1] (0.00ns)   --->   "%t_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln240_3, i1 %tmp_482, i1 %tmp_500, i1 %tmp_516, i1 %tmp_535" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 7731 'bitconcatenate' 't_60' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7732 [1/1] (0.00ns)   --->   "%t_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln241_3, i1 %tmp_483, i1 %tmp_501, i1 %tmp_517, i1 %tmp_536" [src/dec.c:241->src/dec.c:295->src/dec.c:330]   --->   Operation 7732 'bitconcatenate' 't_61' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7733 [1/1] (0.00ns)   --->   "%t_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln242_3, i1 %tmp_484, i1 %tmp_502, i1 %tmp_518, i1 %tmp_537" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 7733 'bitconcatenate' 't_62' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7734 [1/1] (0.00ns)   --->   "%t_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %trunc_ln243_4, i1 %tmp_485, i1 %tmp_503, i1 %tmp_519, i1 %tmp_538" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 7734 'bitconcatenate' 't_63' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7735 [1/1] (0.99ns)   --->   "%xor_ln124_300 = xor i8 %t_60, i8 175" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7735 'xor' 'xor_ln124_300' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7736 [1/1] (0.99ns)   --->   "%xor_ln124_301 = xor i8 %t_61, i8 114" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7736 'xor' 'xor_ln124_301' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7737 [1/1] (0.99ns)   --->   "%xor_ln124_302 = xor i8 %t_62, i8 178" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7737 'xor' 'xor_ln124_302' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7738 [1/1] (0.99ns)   --->   "%xor_ln124_303 = xor i8 %t_63, i8 116" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7738 'xor' 'xor_ln124_303' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7739 [1/1] (0.99ns)   --->   "%xor_ln124_528 = xor i8 %xor_ln124_508, i8 %xor_ln124_324" [src/dec.c:124]   --->   Operation 7739 'xor' 'xor_ln124_528' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7740 [1/1] (0.99ns)   --->   "%xor_ln124_529 = xor i8 %xor_ln124_509, i8 %xor_ln124_325" [src/dec.c:124]   --->   Operation 7740 'xor' 'xor_ln124_529' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7741 [1/1] (0.99ns)   --->   "%xor_ln124_530 = xor i8 %xor_ln124_510, i8 %xor_ln124_326" [src/dec.c:124]   --->   Operation 7741 'xor' 'xor_ln124_530' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7742 [1/1] (0.99ns)   --->   "%xor_ln124_531 = xor i8 %xor_ln124_511, i8 %xor_ln124_327" [src/dec.c:124]   --->   Operation 7742 'xor' 'xor_ln124_531' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7743 [1/1] (0.00ns)   --->   "%zext_ln173_19 = zext i8 %xor_ln124_528" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7743 'zext' 'zext_ln173_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7744 [1/1] (0.00ns)   --->   "%clefia_s1_addr_78 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_19" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7744 'getelementptr' 'clefia_s1_addr_78' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7745 [2/2] (3.25ns)   --->   "%z_156 = load i8 %clefia_s1_addr_78" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7745 'load' 'z_156' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7746 [1/1] (0.00ns)   --->   "%zext_ln174_19 = zext i8 %xor_ln124_529" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7746 'zext' 'zext_ln174_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7747 [1/1] (0.00ns)   --->   "%clefia_s0_addr_78 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_19" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7747 'getelementptr' 'clefia_s0_addr_78' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7748 [2/2] (3.25ns)   --->   "%z_157 = load i8 %clefia_s0_addr_78" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7748 'load' 'z_157' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7749 [1/1] (0.00ns)   --->   "%zext_ln175_19 = zext i8 %xor_ln124_530" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7749 'zext' 'zext_ln175_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7750 [1/1] (0.00ns)   --->   "%clefia_s1_addr_79 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_19" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7750 'getelementptr' 'clefia_s1_addr_79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7751 [2/2] (3.25ns)   --->   "%z_158 = load i8 %clefia_s1_addr_79" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7751 'load' 'z_158' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7752 [1/1] (0.00ns)   --->   "%zext_ln176_19 = zext i8 %xor_ln124_531" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7752 'zext' 'zext_ln176_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7753 [1/1] (0.00ns)   --->   "%clefia_s0_addr_79 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_19" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7753 'getelementptr' 'clefia_s0_addr_79' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7754 [2/2] (3.25ns)   --->   "%z_159 = load i8 %clefia_s0_addr_79" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7754 'load' 'z_159' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7755 [1/1] (0.99ns)   --->   "%xor_ln124_544 = xor i8 %xor_ln124_524, i8 %xor_ln124_300" [src/dec.c:124]   --->   Operation 7755 'xor' 'xor_ln124_544' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7756 [1/1] (0.99ns)   --->   "%xor_ln124_545 = xor i8 %xor_ln124_525, i8 %xor_ln124_301" [src/dec.c:124]   --->   Operation 7756 'xor' 'xor_ln124_545' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7757 [1/1] (0.99ns)   --->   "%xor_ln124_546 = xor i8 %xor_ln124_526, i8 %xor_ln124_302" [src/dec.c:124]   --->   Operation 7757 'xor' 'xor_ln124_546' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7758 [1/1] (0.99ns)   --->   "%xor_ln124_547 = xor i8 %xor_ln124_527, i8 %xor_ln124_303" [src/dec.c:124]   --->   Operation 7758 'xor' 'xor_ln124_547' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 7759 [1/1] (0.00ns)   --->   "%zext_ln173_20 = zext i8 %xor_ln124_544" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7759 'zext' 'zext_ln173_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7760 [1/1] (0.00ns)   --->   "%clefia_s1_addr_82 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_20" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7760 'getelementptr' 'clefia_s1_addr_82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7761 [2/2] (3.25ns)   --->   "%z_164 = load i8 %clefia_s1_addr_82" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7761 'load' 'z_164' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7762 [1/1] (0.00ns)   --->   "%zext_ln174_20 = zext i8 %xor_ln124_545" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7762 'zext' 'zext_ln174_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7763 [1/1] (0.00ns)   --->   "%clefia_s0_addr_82 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_20" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7763 'getelementptr' 'clefia_s0_addr_82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7764 [2/2] (3.25ns)   --->   "%z_165 = load i8 %clefia_s0_addr_82" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7764 'load' 'z_165' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7765 [1/1] (0.00ns)   --->   "%zext_ln175_20 = zext i8 %xor_ln124_546" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7765 'zext' 'zext_ln175_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7766 [1/1] (0.00ns)   --->   "%clefia_s1_addr_83 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_20" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7766 'getelementptr' 'clefia_s1_addr_83' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7767 [2/2] (3.25ns)   --->   "%z_166 = load i8 %clefia_s1_addr_83" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7767 'load' 'z_166' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 7768 [1/1] (0.00ns)   --->   "%zext_ln176_20 = zext i8 %xor_ln124_547" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7768 'zext' 'zext_ln176_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7769 [1/1] (0.00ns)   --->   "%clefia_s0_addr_83 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_20" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7769 'getelementptr' 'clefia_s0_addr_83' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 7770 [2/2] (3.25ns)   --->   "%z_167 = load i8 %clefia_s0_addr_83" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7770 'load' 'z_167' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 6.99>
ST_67 : Operation 7771 [1/1] (0.00ns)   --->   "%rk_addr_35 = getelementptr i8 %rk, i64 0, i64 35" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7771 'getelementptr' 'rk_addr_35' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7772 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_235, i8 %rk_addr_35" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 7772 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_67 : Operation 7773 [1/1] (0.00ns)   --->   "%t_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln227_1, i6 %tmp_489" [src/dec.c:227->src/dec.c:295->src/dec.c:330]   --->   Operation 7773 'bitconcatenate' 't_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7774 [1/1] (0.00ns)   --->   "%rk_addr_40 = getelementptr i8 %rk, i64 0, i64 40" [src/dec.c:296->src/dec.c:330]   --->   Operation 7774 'getelementptr' 'rk_addr_40' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7775 [1/1] (0.99ns)   --->   "%xor_ln124_240 = xor i8 %t_16, i8 48" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7775 'xor' 'xor_ln124_240' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7776 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_240, i8 %rk_addr_40" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7776 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_67 : Operation 7777 [1/2] (3.25ns)   --->   "%z_156 = load i8 %clefia_s1_addr_78" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7777 'load' 'z_156' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7778 [1/2] (3.25ns)   --->   "%z_157 = load i8 %clefia_s0_addr_78" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7778 'load' 'z_157' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7779 [1/2] (3.25ns)   --->   "%z_158 = load i8 %clefia_s1_addr_79" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7779 'load' 'z_158' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7780 [1/2] (3.25ns)   --->   "%z_159 = load i8 %clefia_s0_addr_79" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7780 'load' 'z_159' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7781 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_388)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_157, i32 7" [src/dec.c:131]   --->   Operation 7781 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_388)   --->   "%xor_ln132_388 = xor i8 %z_157, i8 14" [src/dec.c:132]   --->   Operation 7782 'xor' 'xor_ln132_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7783 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_388 = select i1 %tmp_904, i8 %xor_ln132_388, i8 %z_157" [src/dec.c:131]   --->   Operation 7783 'select' 'select_ln131_388' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7784 [1/1] (0.00ns)   --->   "%trunc_ln134_1061 = trunc i8 %select_ln131_388" [src/dec.c:134]   --->   Operation 7784 'trunc' 'trunc_ln134_1061' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7785 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_388, i32 7" [src/dec.c:134]   --->   Operation 7785 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7786 [1/1] (0.00ns)   --->   "%x_assign_232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1061, i1 %tmp_905" [src/dec.c:134]   --->   Operation 7786 'bitconcatenate' 'x_assign_232' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_389)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_388, i32 6" [src/dec.c:131]   --->   Operation 7787 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7788 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_389)   --->   "%xor_ln132_389 = xor i8 %x_assign_232, i8 14" [src/dec.c:132]   --->   Operation 7788 'xor' 'xor_ln132_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7789 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_389 = select i1 %tmp_906, i8 %xor_ln132_389, i8 %x_assign_232" [src/dec.c:131]   --->   Operation 7789 'select' 'select_ln131_389' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7790 [1/1] (0.00ns)   --->   "%trunc_ln134_1062 = trunc i8 %select_ln131_389" [src/dec.c:134]   --->   Operation 7790 'trunc' 'trunc_ln134_1062' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7791 [1/1] (0.00ns)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_389, i32 7" [src/dec.c:134]   --->   Operation 7791 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7792 [1/1] (0.00ns)   --->   "%x_assign_233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1062, i1 %tmp_907" [src/dec.c:134]   --->   Operation 7792 'bitconcatenate' 'x_assign_233' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7793 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_390)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_389, i32 6" [src/dec.c:131]   --->   Operation 7793 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7794 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_390)   --->   "%xor_ln132_390 = xor i8 %x_assign_233, i8 14" [src/dec.c:132]   --->   Operation 7794 'xor' 'xor_ln132_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7795 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_390 = select i1 %tmp_908, i8 %xor_ln132_390, i8 %x_assign_233" [src/dec.c:131]   --->   Operation 7795 'select' 'select_ln131_390' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7796 [1/1] (0.00ns)   --->   "%trunc_ln134_1063 = trunc i8 %select_ln131_390" [src/dec.c:134]   --->   Operation 7796 'trunc' 'trunc_ln134_1063' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7797 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_390, i32 7" [src/dec.c:134]   --->   Operation 7797 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7798 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_391)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_158, i32 7" [src/dec.c:131]   --->   Operation 7798 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7799 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_391)   --->   "%xor_ln132_391 = xor i8 %z_158, i8 14" [src/dec.c:132]   --->   Operation 7799 'xor' 'xor_ln132_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7800 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_391 = select i1 %tmp_910, i8 %xor_ln132_391, i8 %z_158" [src/dec.c:131]   --->   Operation 7800 'select' 'select_ln131_391' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7801 [1/1] (0.00ns)   --->   "%trunc_ln134_1064 = trunc i8 %select_ln131_391" [src/dec.c:134]   --->   Operation 7801 'trunc' 'trunc_ln134_1064' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7802 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_391, i32 7" [src/dec.c:134]   --->   Operation 7802 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7803 [1/1] (0.00ns)   --->   "%x_assign_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1064, i1 %tmp_911" [src/dec.c:134]   --->   Operation 7803 'bitconcatenate' 'x_assign_234' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7804 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_392)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_159, i32 7" [src/dec.c:131]   --->   Operation 7804 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7805 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_392)   --->   "%xor_ln132_392 = xor i8 %z_159, i8 14" [src/dec.c:132]   --->   Operation 7805 'xor' 'xor_ln132_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7806 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_392 = select i1 %tmp_912, i8 %xor_ln132_392, i8 %z_159" [src/dec.c:131]   --->   Operation 7806 'select' 'select_ln131_392' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7807 [1/1] (0.00ns)   --->   "%trunc_ln134_1065 = trunc i8 %select_ln131_392" [src/dec.c:134]   --->   Operation 7807 'trunc' 'trunc_ln134_1065' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7808 [1/1] (0.00ns)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_392, i32 7" [src/dec.c:134]   --->   Operation 7808 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7809 [1/1] (0.00ns)   --->   "%x_assign_235 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1065, i1 %tmp_913" [src/dec.c:134]   --->   Operation 7809 'bitconcatenate' 'x_assign_235' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7810 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_393)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_392, i32 6" [src/dec.c:131]   --->   Operation 7810 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7811 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_393)   --->   "%xor_ln132_393 = xor i8 %x_assign_235, i8 14" [src/dec.c:132]   --->   Operation 7811 'xor' 'xor_ln132_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7812 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_393 = select i1 %tmp_914, i8 %xor_ln132_393, i8 %x_assign_235" [src/dec.c:131]   --->   Operation 7812 'select' 'select_ln131_393' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7813 [1/1] (0.00ns)   --->   "%trunc_ln134_1066 = trunc i8 %select_ln131_393" [src/dec.c:134]   --->   Operation 7813 'trunc' 'trunc_ln134_1066' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7814 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_393, i32 7" [src/dec.c:134]   --->   Operation 7814 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7815 [1/1] (0.00ns)   --->   "%x_assign_236 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1066, i1 %tmp_915" [src/dec.c:134]   --->   Operation 7815 'bitconcatenate' 'x_assign_236' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7816 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_394)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_393, i32 6" [src/dec.c:131]   --->   Operation 7816 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7817 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_394)   --->   "%xor_ln132_394 = xor i8 %x_assign_236, i8 14" [src/dec.c:132]   --->   Operation 7817 'xor' 'xor_ln132_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7818 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_394 = select i1 %tmp_916, i8 %xor_ln132_394, i8 %x_assign_236" [src/dec.c:131]   --->   Operation 7818 'select' 'select_ln131_394' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7819 [1/1] (0.00ns)   --->   "%trunc_ln134_1067 = trunc i8 %select_ln131_394" [src/dec.c:134]   --->   Operation 7819 'trunc' 'trunc_ln134_1067' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7820 [1/1] (0.00ns)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_394, i32 7" [src/dec.c:134]   --->   Operation 7820 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7821 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_395)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_156, i32 7" [src/dec.c:131]   --->   Operation 7821 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7822 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_395)   --->   "%xor_ln132_395 = xor i8 %z_156, i8 14" [src/dec.c:132]   --->   Operation 7822 'xor' 'xor_ln132_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7823 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_395 = select i1 %tmp_918, i8 %xor_ln132_395, i8 %z_156" [src/dec.c:131]   --->   Operation 7823 'select' 'select_ln131_395' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7824 [1/1] (0.00ns)   --->   "%trunc_ln134_1068 = trunc i8 %select_ln131_395" [src/dec.c:134]   --->   Operation 7824 'trunc' 'trunc_ln134_1068' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7825 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_395, i32 7" [src/dec.c:134]   --->   Operation 7825 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7826 [1/1] (0.00ns)   --->   "%x_assign_237 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1068, i1 %tmp_919" [src/dec.c:134]   --->   Operation 7826 'bitconcatenate' 'x_assign_237' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7827 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_396)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_395, i32 6" [src/dec.c:131]   --->   Operation 7827 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7828 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_396)   --->   "%xor_ln132_396 = xor i8 %x_assign_237, i8 14" [src/dec.c:132]   --->   Operation 7828 'xor' 'xor_ln132_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7829 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_396 = select i1 %tmp_920, i8 %xor_ln132_396, i8 %x_assign_237" [src/dec.c:131]   --->   Operation 7829 'select' 'select_ln131_396' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7830 [1/1] (0.00ns)   --->   "%trunc_ln134_1069 = trunc i8 %select_ln131_396" [src/dec.c:134]   --->   Operation 7830 'trunc' 'trunc_ln134_1069' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7831 [1/1] (0.00ns)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_396, i32 7" [src/dec.c:134]   --->   Operation 7831 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7832 [1/1] (0.00ns)   --->   "%x_assign_238 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1069, i1 %tmp_921" [src/dec.c:134]   --->   Operation 7832 'bitconcatenate' 'x_assign_238' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7833 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_397)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_396, i32 6" [src/dec.c:131]   --->   Operation 7833 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7834 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_397)   --->   "%xor_ln132_397 = xor i8 %x_assign_238, i8 14" [src/dec.c:132]   --->   Operation 7834 'xor' 'xor_ln132_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7835 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_397 = select i1 %tmp_922, i8 %xor_ln132_397, i8 %x_assign_238" [src/dec.c:131]   --->   Operation 7835 'select' 'select_ln131_397' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7836 [1/1] (0.00ns)   --->   "%trunc_ln134_1070 = trunc i8 %select_ln131_397" [src/dec.c:134]   --->   Operation 7836 'trunc' 'trunc_ln134_1070' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7837 [1/1] (0.00ns)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_397, i32 7" [src/dec.c:134]   --->   Operation 7837 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7838 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_398)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_391, i32 6" [src/dec.c:131]   --->   Operation 7838 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7839 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_398)   --->   "%xor_ln132_398 = xor i8 %x_assign_234, i8 14" [src/dec.c:132]   --->   Operation 7839 'xor' 'xor_ln132_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7840 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_398 = select i1 %tmp_924, i8 %xor_ln132_398, i8 %x_assign_234" [src/dec.c:131]   --->   Operation 7840 'select' 'select_ln131_398' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7841 [1/1] (0.00ns)   --->   "%trunc_ln134_1071 = trunc i8 %select_ln131_398" [src/dec.c:134]   --->   Operation 7841 'trunc' 'trunc_ln134_1071' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7842 [1/1] (0.00ns)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_398, i32 7" [src/dec.c:134]   --->   Operation 7842 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7843 [1/1] (0.00ns)   --->   "%x_assign_239 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1071, i1 %tmp_925" [src/dec.c:134]   --->   Operation 7843 'bitconcatenate' 'x_assign_239' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_399)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_398, i32 6" [src/dec.c:131]   --->   Operation 7844 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7845 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_399)   --->   "%xor_ln132_399 = xor i8 %x_assign_239, i8 14" [src/dec.c:132]   --->   Operation 7845 'xor' 'xor_ln132_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7846 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_399 = select i1 %tmp_926, i8 %xor_ln132_399, i8 %x_assign_239" [src/dec.c:131]   --->   Operation 7846 'select' 'select_ln131_399' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7847 [1/1] (0.00ns)   --->   "%trunc_ln134_1072 = trunc i8 %select_ln131_399" [src/dec.c:134]   --->   Operation 7847 'trunc' 'trunc_ln134_1072' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7848 [1/1] (0.00ns)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_399, i32 7" [src/dec.c:134]   --->   Operation 7848 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7849 [1/2] (3.25ns)   --->   "%z_164 = load i8 %clefia_s1_addr_82" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7849 'load' 'z_164' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7850 [1/2] (3.25ns)   --->   "%z_165 = load i8 %clefia_s0_addr_82" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7850 'load' 'z_165' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7851 [1/2] (3.25ns)   --->   "%z_166 = load i8 %clefia_s1_addr_83" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7851 'load' 'z_166' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7852 [1/2] (3.25ns)   --->   "%z_167 = load i8 %clefia_s0_addr_83" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 7852 'load' 'z_167' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 7853 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_408)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_165, i32 7" [src/dec.c:131]   --->   Operation 7853 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7854 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_408)   --->   "%xor_ln132_408 = xor i8 %z_165, i8 14" [src/dec.c:132]   --->   Operation 7854 'xor' 'xor_ln132_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7855 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_408 = select i1 %tmp_944, i8 %xor_ln132_408, i8 %z_165" [src/dec.c:131]   --->   Operation 7855 'select' 'select_ln131_408' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7856 [1/1] (0.00ns)   --->   "%trunc_ln134_1081 = trunc i8 %select_ln131_408" [src/dec.c:134]   --->   Operation 7856 'trunc' 'trunc_ln134_1081' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7857 [1/1] (0.00ns)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_408, i32 7" [src/dec.c:134]   --->   Operation 7857 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7858 [1/1] (0.00ns)   --->   "%x_assign_244 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1081, i1 %tmp_945" [src/dec.c:134]   --->   Operation 7858 'bitconcatenate' 'x_assign_244' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7859 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_409)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_408, i32 6" [src/dec.c:131]   --->   Operation 7859 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7860 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_409)   --->   "%xor_ln132_409 = xor i8 %x_assign_244, i8 14" [src/dec.c:132]   --->   Operation 7860 'xor' 'xor_ln132_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7861 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_409 = select i1 %tmp_946, i8 %xor_ln132_409, i8 %x_assign_244" [src/dec.c:131]   --->   Operation 7861 'select' 'select_ln131_409' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7862 [1/1] (0.00ns)   --->   "%trunc_ln134_1082 = trunc i8 %select_ln131_409" [src/dec.c:134]   --->   Operation 7862 'trunc' 'trunc_ln134_1082' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7863 [1/1] (0.00ns)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_409, i32 7" [src/dec.c:134]   --->   Operation 7863 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7864 [1/1] (0.00ns)   --->   "%x_assign_245 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1082, i1 %tmp_947" [src/dec.c:134]   --->   Operation 7864 'bitconcatenate' 'x_assign_245' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7865 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_410)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_409, i32 6" [src/dec.c:131]   --->   Operation 7865 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7866 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_410)   --->   "%xor_ln132_410 = xor i8 %x_assign_245, i8 14" [src/dec.c:132]   --->   Operation 7866 'xor' 'xor_ln132_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7867 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_410 = select i1 %tmp_948, i8 %xor_ln132_410, i8 %x_assign_245" [src/dec.c:131]   --->   Operation 7867 'select' 'select_ln131_410' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7868 [1/1] (0.00ns)   --->   "%trunc_ln134_1083 = trunc i8 %select_ln131_410" [src/dec.c:134]   --->   Operation 7868 'trunc' 'trunc_ln134_1083' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7869 [1/1] (0.00ns)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_410, i32 7" [src/dec.c:134]   --->   Operation 7869 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7870 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_411)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_166, i32 7" [src/dec.c:131]   --->   Operation 7870 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7871 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_411)   --->   "%xor_ln132_411 = xor i8 %z_166, i8 14" [src/dec.c:132]   --->   Operation 7871 'xor' 'xor_ln132_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7872 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_411 = select i1 %tmp_950, i8 %xor_ln132_411, i8 %z_166" [src/dec.c:131]   --->   Operation 7872 'select' 'select_ln131_411' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7873 [1/1] (0.00ns)   --->   "%trunc_ln134_1084 = trunc i8 %select_ln131_411" [src/dec.c:134]   --->   Operation 7873 'trunc' 'trunc_ln134_1084' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7874 [1/1] (0.00ns)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_411, i32 7" [src/dec.c:134]   --->   Operation 7874 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7875 [1/1] (0.00ns)   --->   "%x_assign_246 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1084, i1 %tmp_951" [src/dec.c:134]   --->   Operation 7875 'bitconcatenate' 'x_assign_246' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7876 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_412)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_167, i32 7" [src/dec.c:131]   --->   Operation 7876 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_412)   --->   "%xor_ln132_412 = xor i8 %z_167, i8 14" [src/dec.c:132]   --->   Operation 7877 'xor' 'xor_ln132_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7878 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_412 = select i1 %tmp_952, i8 %xor_ln132_412, i8 %z_167" [src/dec.c:131]   --->   Operation 7878 'select' 'select_ln131_412' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7879 [1/1] (0.00ns)   --->   "%trunc_ln134_1085 = trunc i8 %select_ln131_412" [src/dec.c:134]   --->   Operation 7879 'trunc' 'trunc_ln134_1085' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7880 [1/1] (0.00ns)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_412, i32 7" [src/dec.c:134]   --->   Operation 7880 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7881 [1/1] (0.00ns)   --->   "%x_assign_247 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1085, i1 %tmp_953" [src/dec.c:134]   --->   Operation 7881 'bitconcatenate' 'x_assign_247' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_413)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_412, i32 6" [src/dec.c:131]   --->   Operation 7882 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7883 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_413)   --->   "%xor_ln132_413 = xor i8 %x_assign_247, i8 14" [src/dec.c:132]   --->   Operation 7883 'xor' 'xor_ln132_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7884 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_413 = select i1 %tmp_954, i8 %xor_ln132_413, i8 %x_assign_247" [src/dec.c:131]   --->   Operation 7884 'select' 'select_ln131_413' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7885 [1/1] (0.00ns)   --->   "%trunc_ln134_1086 = trunc i8 %select_ln131_413" [src/dec.c:134]   --->   Operation 7885 'trunc' 'trunc_ln134_1086' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7886 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_413, i32 7" [src/dec.c:134]   --->   Operation 7886 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7887 [1/1] (0.00ns)   --->   "%x_assign_248 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1086, i1 %tmp_955" [src/dec.c:134]   --->   Operation 7887 'bitconcatenate' 'x_assign_248' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7888 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_414)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_413, i32 6" [src/dec.c:131]   --->   Operation 7888 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7889 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_414)   --->   "%xor_ln132_414 = xor i8 %x_assign_248, i8 14" [src/dec.c:132]   --->   Operation 7889 'xor' 'xor_ln132_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7890 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_414 = select i1 %tmp_956, i8 %xor_ln132_414, i8 %x_assign_248" [src/dec.c:131]   --->   Operation 7890 'select' 'select_ln131_414' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7891 [1/1] (0.00ns)   --->   "%trunc_ln134_1087 = trunc i8 %select_ln131_414" [src/dec.c:134]   --->   Operation 7891 'trunc' 'trunc_ln134_1087' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7892 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_414, i32 7" [src/dec.c:134]   --->   Operation 7892 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7893 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_415)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_164, i32 7" [src/dec.c:131]   --->   Operation 7893 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7894 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_415)   --->   "%xor_ln132_415 = xor i8 %z_164, i8 14" [src/dec.c:132]   --->   Operation 7894 'xor' 'xor_ln132_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7895 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_415 = select i1 %tmp_958, i8 %xor_ln132_415, i8 %z_164" [src/dec.c:131]   --->   Operation 7895 'select' 'select_ln131_415' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7896 [1/1] (0.00ns)   --->   "%trunc_ln134_1088 = trunc i8 %select_ln131_415" [src/dec.c:134]   --->   Operation 7896 'trunc' 'trunc_ln134_1088' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7897 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_415, i32 7" [src/dec.c:134]   --->   Operation 7897 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7898 [1/1] (0.00ns)   --->   "%x_assign_249 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1088, i1 %tmp_959" [src/dec.c:134]   --->   Operation 7898 'bitconcatenate' 'x_assign_249' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7899 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_416)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_415, i32 6" [src/dec.c:131]   --->   Operation 7899 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7900 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_416)   --->   "%xor_ln132_416 = xor i8 %x_assign_249, i8 14" [src/dec.c:132]   --->   Operation 7900 'xor' 'xor_ln132_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7901 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_416 = select i1 %tmp_960, i8 %xor_ln132_416, i8 %x_assign_249" [src/dec.c:131]   --->   Operation 7901 'select' 'select_ln131_416' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7902 [1/1] (0.00ns)   --->   "%trunc_ln134_1089 = trunc i8 %select_ln131_416" [src/dec.c:134]   --->   Operation 7902 'trunc' 'trunc_ln134_1089' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7903 [1/1] (0.00ns)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_416, i32 7" [src/dec.c:134]   --->   Operation 7903 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7904 [1/1] (0.00ns)   --->   "%x_assign_250 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1089, i1 %tmp_961" [src/dec.c:134]   --->   Operation 7904 'bitconcatenate' 'x_assign_250' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7905 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_417)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_416, i32 6" [src/dec.c:131]   --->   Operation 7905 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7906 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_417)   --->   "%xor_ln132_417 = xor i8 %x_assign_250, i8 14" [src/dec.c:132]   --->   Operation 7906 'xor' 'xor_ln132_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7907 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_417 = select i1 %tmp_962, i8 %xor_ln132_417, i8 %x_assign_250" [src/dec.c:131]   --->   Operation 7907 'select' 'select_ln131_417' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7908 [1/1] (0.00ns)   --->   "%trunc_ln134_1090 = trunc i8 %select_ln131_417" [src/dec.c:134]   --->   Operation 7908 'trunc' 'trunc_ln134_1090' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7909 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_417, i32 7" [src/dec.c:134]   --->   Operation 7909 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7910 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_418)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_411, i32 6" [src/dec.c:131]   --->   Operation 7910 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7911 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_418)   --->   "%xor_ln132_418 = xor i8 %x_assign_246, i8 14" [src/dec.c:132]   --->   Operation 7911 'xor' 'xor_ln132_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7912 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_418 = select i1 %tmp_964, i8 %xor_ln132_418, i8 %x_assign_246" [src/dec.c:131]   --->   Operation 7912 'select' 'select_ln131_418' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7913 [1/1] (0.00ns)   --->   "%trunc_ln134_1091 = trunc i8 %select_ln131_418" [src/dec.c:134]   --->   Operation 7913 'trunc' 'trunc_ln134_1091' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7914 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_418, i32 7" [src/dec.c:134]   --->   Operation 7914 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7915 [1/1] (0.00ns)   --->   "%x_assign_251 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1091, i1 %tmp_965" [src/dec.c:134]   --->   Operation 7915 'bitconcatenate' 'x_assign_251' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7916 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_419)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_418, i32 6" [src/dec.c:131]   --->   Operation 7916 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7917 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_419)   --->   "%xor_ln132_419 = xor i8 %x_assign_251, i8 14" [src/dec.c:132]   --->   Operation 7917 'xor' 'xor_ln132_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 7918 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_419 = select i1 %tmp_966, i8 %xor_ln132_419, i8 %x_assign_251" [src/dec.c:131]   --->   Operation 7918 'select' 'select_ln131_419' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 7919 [1/1] (0.00ns)   --->   "%trunc_ln134_1092 = trunc i8 %select_ln131_419" [src/dec.c:134]   --->   Operation 7919 'trunc' 'trunc_ln134_1092' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 7920 [1/1] (0.00ns)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_419, i32 7" [src/dec.c:134]   --->   Operation 7920 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>

State 68 <SV = 67> <Delay = 5.23>
ST_68 : Operation 7921 [1/1] (0.00ns)   --->   "%t_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln228_1, i6 %tmp_490" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 7921 'bitconcatenate' 't_17' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7922 [1/1] (0.00ns)   --->   "%t_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i6.i1, i1 %trunc_ln227, i6 %tmp_497, i1 %tmp_496" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 7922 'bitconcatenate' 't_24' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7923 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i8 %rk, i64 0, i64 41" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7923 'getelementptr' 'rk_addr_41' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7924 [1/1] (0.99ns)   --->   "%xor_ln124_241 = xor i8 %t_17, i8 75" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7924 'xor' 'xor_ln124_241' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7925 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_241, i8 %rk_addr_41" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7925 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_68 : Operation 7926 [1/1] (0.00ns)   --->   "%rk_addr_48 = getelementptr i8 %rk, i64 0, i64 48" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 7926 'getelementptr' 'rk_addr_48' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7927 [1/1] (0.99ns)   --->   "%xor_ln124_248 = xor i8 %t_24, i8 244" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7927 'xor' 'xor_ln124_248' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7928 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_248, i8 %rk_addr_48" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7928 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_68 : Operation 7929 [1/1] (0.00ns)   --->   "%t_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln228_3, i4 %tmp_522" [src/dec.c:228->src/dec.c:295->src/dec.c:330]   --->   Operation 7929 'bitconcatenate' 't_49' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7930 [1/1] (0.00ns)   --->   "%t_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln229_3, i4 %tmp_523" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 7930 'bitconcatenate' 't_50' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7931 [1/1] (0.00ns)   --->   "%t_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln230_3, i4 %tmp_524" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 7931 'bitconcatenate' 't_51' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7932 [1/1] (0.00ns)   --->   "%t_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i4.i1, i3 %trunc_ln227_2, i4 %tmp_529, i1 %tmp_528" [src/dec.c:236->src/dec.c:295->src/dec.c:330]   --->   Operation 7932 'bitconcatenate' 't_56' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7933 [1/1] (0.00ns)   --->   "%t_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i1.i1, i1 %trunc_ln228, i5 %tmp_512, i1 %trunc_ln227, i1 %tmp_530" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 7933 'bitconcatenate' 't_57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7934 [1/1] (0.00ns)   --->   "%t_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i1.i1, i5 %tmp_532, i1 %tmp_496, i1 %tmp_513, i1 %tmp_531" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 7934 'bitconcatenate' 't_58' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7935 [1/1] (0.00ns)   --->   "%t_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i1.i1.i1, i4 %tmp_534, i1 %tmp_481, i1 %tmp_498, i1 %tmp_514, i1 %tmp_533" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 7935 'bitconcatenate' 't_59' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7936 [1/1] (0.99ns)   --->   "%xor_ln124_289 = xor i8 %t_49, i8 133" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7936 'xor' 'xor_ln124_289' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7937 [1/1] (0.99ns)   --->   "%xor_ln124_290 = xor i8 %t_50, i8 45" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7937 'xor' 'xor_ln124_290' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7938 [1/1] (0.99ns)   --->   "%xor_ln124_291 = xor i8 %t_51, i8 54" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7938 'xor' 'xor_ln124_291' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7939 [1/1] (0.99ns)   --->   "%xor_ln124_296 = xor i8 %t_56, i8 195" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7939 'xor' 'xor_ln124_296' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7940 [1/1] (0.99ns)   --->   "%xor_ln124_297 = xor i8 %t_57, i8 83" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7940 'xor' 'xor_ln124_297' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7941 [1/1] (0.99ns)   --->   "%xor_ln124_298 = xor i8 %t_58, i8 22" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7941 'xor' 'xor_ln124_298' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7942 [1/1] (0.99ns)   --->   "%xor_ln124_299 = xor i8 %t_59, i8 155" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 7942 'xor' 'xor_ln124_299' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7943 [1/1] (0.00ns)   --->   "%or_ln134_155 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1063, i1 %tmp_909" [src/dec.c:134]   --->   Operation 7943 'bitconcatenate' 'or_ln134_155' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7944 [1/1] (0.00ns)   --->   "%or_ln134_156 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1067, i1 %tmp_917" [src/dec.c:134]   --->   Operation 7944 'bitconcatenate' 'or_ln134_156' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7945 [1/1] (0.00ns)   --->   "%or_ln134_157 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1070, i1 %tmp_923" [src/dec.c:134]   --->   Operation 7945 'bitconcatenate' 'or_ln134_157' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7946 [1/1] (0.00ns)   --->   "%or_ln134_158 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1072, i1 %tmp_927" [src/dec.c:134]   --->   Operation 7946 'bitconcatenate' 'or_ln134_158' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_532)   --->   "%xor_ln124_2669 = xor i8 %x_assign_235, i8 %or_ln134_155" [src/dec.c:124]   --->   Operation 7947 'xor' 'xor_ln124_2669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_532)   --->   "%xor_ln124_2670 = xor i8 %xor_ln124_2669, i8 %z_156" [src/dec.c:124]   --->   Operation 7948 'xor' 'xor_ln124_2670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_532)   --->   "%xor_ln124_2671 = xor i8 %x_assign_234, i8 %or_ln134_156" [src/dec.c:124]   --->   Operation 7949 'xor' 'xor_ln124_2671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_532)   --->   "%xor_ln124_2672 = xor i8 %xor_ln124_2671, i8 %xor_ln124_492" [src/dec.c:124]   --->   Operation 7950 'xor' 'xor_ln124_2672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7951 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_532 = xor i8 %xor_ln124_2672, i8 %xor_ln124_2670" [src/dec.c:124]   --->   Operation 7951 'xor' 'xor_ln124_532' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_533)   --->   "%xor_ln124_2673 = xor i8 %xor_ln124_493, i8 %or_ln134_157" [src/dec.c:124]   --->   Operation 7952 'xor' 'xor_ln124_2673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_533)   --->   "%xor_ln124_2674 = xor i8 %xor_ln124_2673, i8 %z_157" [src/dec.c:124]   --->   Operation 7953 'xor' 'xor_ln124_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_533)   --->   "%xor_ln124_2675 = xor i8 %x_assign_234, i8 %or_ln134_158" [src/dec.c:124]   --->   Operation 7954 'xor' 'xor_ln124_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_533)   --->   "%xor_ln124_2676 = xor i8 %xor_ln124_2675, i8 %x_assign_235" [src/dec.c:124]   --->   Operation 7955 'xor' 'xor_ln124_2676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7956 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_533 = xor i8 %xor_ln124_2676, i8 %xor_ln124_2674" [src/dec.c:124]   --->   Operation 7956 'xor' 'xor_ln124_533' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_534)   --->   "%xor_ln124_2677 = xor i8 %xor_ln124_494, i8 %or_ln134_155" [src/dec.c:124]   --->   Operation 7957 'xor' 'xor_ln124_2677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_534)   --->   "%xor_ln124_2678 = xor i8 %xor_ln124_2677, i8 %z_158" [src/dec.c:124]   --->   Operation 7958 'xor' 'xor_ln124_2678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_534)   --->   "%xor_ln124_2679 = xor i8 %x_assign_237, i8 %or_ln134_156" [src/dec.c:124]   --->   Operation 7959 'xor' 'xor_ln124_2679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_534)   --->   "%xor_ln124_2680 = xor i8 %xor_ln124_2679, i8 %x_assign_232" [src/dec.c:124]   --->   Operation 7960 'xor' 'xor_ln124_2680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7961 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_534 = xor i8 %xor_ln124_2680, i8 %xor_ln124_2678" [src/dec.c:124]   --->   Operation 7961 'xor' 'xor_ln124_534' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_535)   --->   "%xor_ln124_2681 = xor i8 %or_ln134_157, i8 %xor_ln124_495" [src/dec.c:124]   --->   Operation 7962 'xor' 'xor_ln124_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_535)   --->   "%xor_ln124_2682 = xor i8 %xor_ln124_2681, i8 %z_159" [src/dec.c:124]   --->   Operation 7963 'xor' 'xor_ln124_2682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_535)   --->   "%xor_ln124_2683 = xor i8 %x_assign_232, i8 %or_ln134_158" [src/dec.c:124]   --->   Operation 7964 'xor' 'xor_ln124_2683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7965 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_535)   --->   "%xor_ln124_2684 = xor i8 %xor_ln124_2683, i8 %x_assign_237" [src/dec.c:124]   --->   Operation 7965 'xor' 'xor_ln124_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7966 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_535 = xor i8 %xor_ln124_2684, i8 %xor_ln124_2682" [src/dec.c:124]   --->   Operation 7966 'xor' 'xor_ln124_535' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7967 [1/1] (0.99ns)   --->   "%xor_ln124_536 = xor i8 %xor_ln124_532, i8 %xor_ln124_296" [src/dec.c:124]   --->   Operation 7967 'xor' 'xor_ln124_536' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7968 [1/1] (0.99ns)   --->   "%xor_ln124_537 = xor i8 %xor_ln124_533, i8 %xor_ln124_297" [src/dec.c:124]   --->   Operation 7968 'xor' 'xor_ln124_537' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7969 [1/1] (0.99ns)   --->   "%xor_ln124_538 = xor i8 %xor_ln124_534, i8 %xor_ln124_298" [src/dec.c:124]   --->   Operation 7969 'xor' 'xor_ln124_538' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7970 [1/1] (0.99ns)   --->   "%xor_ln124_539 = xor i8 %xor_ln124_535, i8 %xor_ln124_299" [src/dec.c:124]   --->   Operation 7970 'xor' 'xor_ln124_539' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7971 [1/1] (0.00ns)   --->   "%zext_ln150_20 = zext i8 %xor_ln124_536" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7971 'zext' 'zext_ln150_20' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7972 [1/1] (0.00ns)   --->   "%clefia_s0_addr_80 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_20" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7972 'getelementptr' 'clefia_s0_addr_80' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7973 [2/2] (3.25ns)   --->   "%z_160 = load i8 %clefia_s0_addr_80" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7973 'load' 'z_160' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 7974 [1/1] (0.00ns)   --->   "%zext_ln151_20 = zext i8 %xor_ln124_537" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7974 'zext' 'zext_ln151_20' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7975 [1/1] (0.00ns)   --->   "%clefia_s1_addr_80 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_20" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7975 'getelementptr' 'clefia_s1_addr_80' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7976 [2/2] (3.25ns)   --->   "%z_161 = load i8 %clefia_s1_addr_80" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7976 'load' 'z_161' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 7977 [1/1] (0.00ns)   --->   "%zext_ln152_20 = zext i8 %xor_ln124_538" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7977 'zext' 'zext_ln152_20' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7978 [1/1] (0.00ns)   --->   "%clefia_s0_addr_81 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_20" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7978 'getelementptr' 'clefia_s0_addr_81' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7979 [2/2] (3.25ns)   --->   "%z_162 = load i8 %clefia_s0_addr_81" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7979 'load' 'z_162' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 7980 [1/1] (0.00ns)   --->   "%zext_ln153_20 = zext i8 %xor_ln124_539" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7980 'zext' 'zext_ln153_20' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7981 [1/1] (0.00ns)   --->   "%clefia_s1_addr_81 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_20" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7981 'getelementptr' 'clefia_s1_addr_81' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7982 [2/2] (3.25ns)   --->   "%z_163 = load i8 %clefia_s1_addr_81" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 7982 'load' 'z_163' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 7983 [1/1] (0.00ns)   --->   "%or_ln134_163 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1083, i1 %tmp_949" [src/dec.c:134]   --->   Operation 7983 'bitconcatenate' 'or_ln134_163' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7984 [1/1] (0.00ns)   --->   "%or_ln134_164 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1087, i1 %tmp_957" [src/dec.c:134]   --->   Operation 7984 'bitconcatenate' 'or_ln134_164' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7985 [1/1] (0.00ns)   --->   "%or_ln134_165 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1090, i1 %tmp_963" [src/dec.c:134]   --->   Operation 7985 'bitconcatenate' 'or_ln134_165' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7986 [1/1] (0.00ns)   --->   "%or_ln134_166 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1092, i1 %tmp_967" [src/dec.c:134]   --->   Operation 7986 'bitconcatenate' 'or_ln134_166' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 7987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_548)   --->   "%xor_ln124_2701 = xor i8 %x_assign_247, i8 %or_ln134_163" [src/dec.c:124]   --->   Operation 7987 'xor' 'xor_ln124_2701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_548)   --->   "%xor_ln124_2702 = xor i8 %xor_ln124_2701, i8 %z_164" [src/dec.c:124]   --->   Operation 7988 'xor' 'xor_ln124_2702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_548)   --->   "%xor_ln124_2703 = xor i8 %x_assign_246, i8 %or_ln134_164" [src/dec.c:124]   --->   Operation 7989 'xor' 'xor_ln124_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_548)   --->   "%xor_ln124_2704 = xor i8 %xor_ln124_2703, i8 %xor_ln124_508" [src/dec.c:124]   --->   Operation 7990 'xor' 'xor_ln124_2704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7991 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_548 = xor i8 %xor_ln124_2704, i8 %xor_ln124_2702" [src/dec.c:124]   --->   Operation 7991 'xor' 'xor_ln124_548' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_549)   --->   "%xor_ln124_2705 = xor i8 %xor_ln124_509, i8 %or_ln134_165" [src/dec.c:124]   --->   Operation 7992 'xor' 'xor_ln124_2705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_549)   --->   "%xor_ln124_2706 = xor i8 %xor_ln124_2705, i8 %z_165" [src/dec.c:124]   --->   Operation 7993 'xor' 'xor_ln124_2706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_549)   --->   "%xor_ln124_2707 = xor i8 %x_assign_246, i8 %or_ln134_166" [src/dec.c:124]   --->   Operation 7994 'xor' 'xor_ln124_2707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_549)   --->   "%xor_ln124_2708 = xor i8 %xor_ln124_2707, i8 %x_assign_247" [src/dec.c:124]   --->   Operation 7995 'xor' 'xor_ln124_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7996 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_549 = xor i8 %xor_ln124_2708, i8 %xor_ln124_2706" [src/dec.c:124]   --->   Operation 7996 'xor' 'xor_ln124_549' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_550)   --->   "%xor_ln124_2709 = xor i8 %xor_ln124_510, i8 %or_ln134_163" [src/dec.c:124]   --->   Operation 7997 'xor' 'xor_ln124_2709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_550)   --->   "%xor_ln124_2710 = xor i8 %xor_ln124_2709, i8 %z_166" [src/dec.c:124]   --->   Operation 7998 'xor' 'xor_ln124_2710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 7999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_550)   --->   "%xor_ln124_2711 = xor i8 %x_assign_249, i8 %or_ln134_164" [src/dec.c:124]   --->   Operation 7999 'xor' 'xor_ln124_2711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_550)   --->   "%xor_ln124_2712 = xor i8 %xor_ln124_2711, i8 %x_assign_244" [src/dec.c:124]   --->   Operation 8000 'xor' 'xor_ln124_2712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8001 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_550 = xor i8 %xor_ln124_2712, i8 %xor_ln124_2710" [src/dec.c:124]   --->   Operation 8001 'xor' 'xor_ln124_550' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_551)   --->   "%xor_ln124_2713 = xor i8 %or_ln134_165, i8 %xor_ln124_511" [src/dec.c:124]   --->   Operation 8002 'xor' 'xor_ln124_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_551)   --->   "%xor_ln124_2714 = xor i8 %xor_ln124_2713, i8 %z_167" [src/dec.c:124]   --->   Operation 8003 'xor' 'xor_ln124_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_551)   --->   "%xor_ln124_2715 = xor i8 %x_assign_244, i8 %or_ln134_166" [src/dec.c:124]   --->   Operation 8004 'xor' 'xor_ln124_2715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8005 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_551)   --->   "%xor_ln124_2716 = xor i8 %xor_ln124_2715, i8 %x_assign_249" [src/dec.c:124]   --->   Operation 8005 'xor' 'xor_ln124_2716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8006 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_551 = xor i8 %xor_ln124_2716, i8 %xor_ln124_2714" [src/dec.c:124]   --->   Operation 8006 'xor' 'xor_ln124_551' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8007 [1/1] (0.99ns)   --->   "%xor_ln124_552 = xor i8 %xor_ln124_548, i8 %xor_ln124_288" [src/dec.c:124]   --->   Operation 8007 'xor' 'xor_ln124_552' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8008 [1/1] (0.99ns)   --->   "%xor_ln124_553 = xor i8 %xor_ln124_549, i8 %xor_ln124_289" [src/dec.c:124]   --->   Operation 8008 'xor' 'xor_ln124_553' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8009 [1/1] (0.99ns)   --->   "%xor_ln124_554 = xor i8 %xor_ln124_550, i8 %xor_ln124_290" [src/dec.c:124]   --->   Operation 8009 'xor' 'xor_ln124_554' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8010 [1/1] (0.99ns)   --->   "%xor_ln124_555 = xor i8 %xor_ln124_551, i8 %xor_ln124_291" [src/dec.c:124]   --->   Operation 8010 'xor' 'xor_ln124_555' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 8011 [1/1] (0.00ns)   --->   "%zext_ln150_21 = zext i8 %xor_ln124_552" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8011 'zext' 'zext_ln150_21' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8012 [1/1] (0.00ns)   --->   "%clefia_s0_addr_84 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_21" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8012 'getelementptr' 'clefia_s0_addr_84' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8013 [2/2] (3.25ns)   --->   "%z_168 = load i8 %clefia_s0_addr_84" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8013 'load' 'z_168' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 8014 [1/1] (0.00ns)   --->   "%zext_ln151_21 = zext i8 %xor_ln124_553" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8014 'zext' 'zext_ln151_21' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8015 [1/1] (0.00ns)   --->   "%clefia_s1_addr_84 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_21" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8015 'getelementptr' 'clefia_s1_addr_84' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8016 [2/2] (3.25ns)   --->   "%z_169 = load i8 %clefia_s1_addr_84" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8016 'load' 'z_169' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 8017 [1/1] (0.00ns)   --->   "%zext_ln152_21 = zext i8 %xor_ln124_554" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8017 'zext' 'zext_ln152_21' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8018 [1/1] (0.00ns)   --->   "%clefia_s0_addr_85 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_21" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8018 'getelementptr' 'clefia_s0_addr_85' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8019 [2/2] (3.25ns)   --->   "%z_170 = load i8 %clefia_s0_addr_85" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8019 'load' 'z_170' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 8020 [1/1] (0.00ns)   --->   "%zext_ln153_21 = zext i8 %xor_ln124_555" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8020 'zext' 'zext_ln153_21' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8021 [1/1] (0.00ns)   --->   "%clefia_s1_addr_85 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_21" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8021 'getelementptr' 'clefia_s1_addr_85' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 8022 [2/2] (3.25ns)   --->   "%z_171 = load i8 %clefia_s1_addr_85" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8022 'load' 'z_171' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 69 <SV = 68> <Delay = 6.74>
ST_69 : Operation 8023 [1/1] (0.00ns)   --->   "%t_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %tmp_499, i1 %tmp_481, i1 %tmp_498" [src/dec.c:237->src/dec.c:295->src/dec.c:330]   --->   Operation 8023 'bitconcatenate' 't_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8024 [1/1] (0.00ns)   --->   "%t_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln238_1, i1 %tmp_482, i1 %tmp_500" [src/dec.c:238->src/dec.c:295->src/dec.c:330]   --->   Operation 8024 'bitconcatenate' 't_26' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8025 [1/1] (0.00ns)   --->   "%rk_addr_49 = getelementptr i8 %rk, i64 0, i64 49" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8025 'getelementptr' 'rk_addr_49' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8026 [1/1] (0.99ns)   --->   "%xor_ln124_249 = xor i8 %t_25, i8 52" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8026 'xor' 'xor_ln124_249' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8027 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_249, i8 %rk_addr_49" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8027 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_69 : Operation 8028 [1/1] (0.00ns)   --->   "%rk_addr_50 = getelementptr i8 %rk, i64 0, i64 50" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8028 'getelementptr' 'rk_addr_50' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8029 [1/1] (0.99ns)   --->   "%xor_ln124_250 = xor i8 %t_26, i8 120" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8029 'xor' 'xor_ln124_250' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8030 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_250, i8 %rk_addr_50" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8030 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_69 : Operation 8031 [1/2] (3.25ns)   --->   "%z_160 = load i8 %clefia_s0_addr_80" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8031 'load' 'z_160' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8032 [1/2] (3.25ns)   --->   "%z_161 = load i8 %clefia_s1_addr_80" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8032 'load' 'z_161' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8033 [1/2] (3.25ns)   --->   "%z_162 = load i8 %clefia_s0_addr_81" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8033 'load' 'z_162' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8034 [1/2] (3.25ns)   --->   "%z_163 = load i8 %clefia_s1_addr_81" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8034 'load' 'z_163' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8035 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_400)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_161, i32 7" [src/dec.c:131]   --->   Operation 8035 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8036 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_400)   --->   "%xor_ln132_400 = xor i8 %z_161, i8 14" [src/dec.c:132]   --->   Operation 8036 'xor' 'xor_ln132_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8037 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_400 = select i1 %tmp_928, i8 %xor_ln132_400, i8 %z_161" [src/dec.c:131]   --->   Operation 8037 'select' 'select_ln131_400' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8038 [1/1] (0.00ns)   --->   "%trunc_ln134_1073 = trunc i8 %select_ln131_400" [src/dec.c:134]   --->   Operation 8038 'trunc' 'trunc_ln134_1073' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8039 [1/1] (0.00ns)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_400, i32 7" [src/dec.c:134]   --->   Operation 8039 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8040 [1/1] (0.00ns)   --->   "%x_assign_240 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1073, i1 %tmp_929" [src/dec.c:134]   --->   Operation 8040 'bitconcatenate' 'x_assign_240' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8041 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_401)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_162, i32 7" [src/dec.c:131]   --->   Operation 8041 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8042 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_401)   --->   "%xor_ln132_401 = xor i8 %z_162, i8 14" [src/dec.c:132]   --->   Operation 8042 'xor' 'xor_ln132_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8043 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_401 = select i1 %tmp_930, i8 %xor_ln132_401, i8 %z_162" [src/dec.c:131]   --->   Operation 8043 'select' 'select_ln131_401' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8044 [1/1] (0.00ns)   --->   "%trunc_ln134_1074 = trunc i8 %select_ln131_401" [src/dec.c:134]   --->   Operation 8044 'trunc' 'trunc_ln134_1074' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8045 [1/1] (0.00ns)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_401, i32 7" [src/dec.c:134]   --->   Operation 8045 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8046 [1/1] (0.00ns)   --->   "%x_assign_241 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1074, i1 %tmp_931" [src/dec.c:134]   --->   Operation 8046 'bitconcatenate' 'x_assign_241' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8047 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_402)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_401, i32 6" [src/dec.c:131]   --->   Operation 8047 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8048 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_402)   --->   "%xor_ln132_402 = xor i8 %x_assign_241, i8 14" [src/dec.c:132]   --->   Operation 8048 'xor' 'xor_ln132_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8049 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_402 = select i1 %tmp_932, i8 %xor_ln132_402, i8 %x_assign_241" [src/dec.c:131]   --->   Operation 8049 'select' 'select_ln131_402' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8050 [1/1] (0.00ns)   --->   "%trunc_ln134_1075 = trunc i8 %select_ln131_402" [src/dec.c:134]   --->   Operation 8050 'trunc' 'trunc_ln134_1075' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8051 [1/1] (0.00ns)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_402, i32 7" [src/dec.c:134]   --->   Operation 8051 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8052 [1/1] (0.00ns)   --->   "%or_ln134_159 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1075, i1 %tmp_933" [src/dec.c:134]   --->   Operation 8052 'bitconcatenate' 'or_ln134_159' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8053 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_403)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_163, i32 7" [src/dec.c:131]   --->   Operation 8053 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8054 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_403)   --->   "%xor_ln132_403 = xor i8 %z_163, i8 14" [src/dec.c:132]   --->   Operation 8054 'xor' 'xor_ln132_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8055 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_403 = select i1 %tmp_934, i8 %xor_ln132_403, i8 %z_163" [src/dec.c:131]   --->   Operation 8055 'select' 'select_ln131_403' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8056 [1/1] (0.00ns)   --->   "%trunc_ln134_1076 = trunc i8 %select_ln131_403" [src/dec.c:134]   --->   Operation 8056 'trunc' 'trunc_ln134_1076' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8057 [1/1] (0.00ns)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_403, i32 7" [src/dec.c:134]   --->   Operation 8057 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8058 [1/1] (0.00ns)   --->   "%x_assign_242 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1076, i1 %tmp_935" [src/dec.c:134]   --->   Operation 8058 'bitconcatenate' 'x_assign_242' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8059 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_404)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_403, i32 6" [src/dec.c:131]   --->   Operation 8059 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8060 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_404)   --->   "%xor_ln132_404 = xor i8 %x_assign_242, i8 14" [src/dec.c:132]   --->   Operation 8060 'xor' 'xor_ln132_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8061 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_404 = select i1 %tmp_936, i8 %xor_ln132_404, i8 %x_assign_242" [src/dec.c:131]   --->   Operation 8061 'select' 'select_ln131_404' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8062 [1/1] (0.00ns)   --->   "%trunc_ln134_1077 = trunc i8 %select_ln131_404" [src/dec.c:134]   --->   Operation 8062 'trunc' 'trunc_ln134_1077' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8063 [1/1] (0.00ns)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_404, i32 7" [src/dec.c:134]   --->   Operation 8063 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8064 [1/1] (0.00ns)   --->   "%or_ln134_160 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1077, i1 %tmp_937" [src/dec.c:134]   --->   Operation 8064 'bitconcatenate' 'or_ln134_160' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8065 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_405)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_160, i32 7" [src/dec.c:131]   --->   Operation 8065 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8066 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_405)   --->   "%xor_ln132_405 = xor i8 %z_160, i8 14" [src/dec.c:132]   --->   Operation 8066 'xor' 'xor_ln132_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8067 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_405 = select i1 %tmp_938, i8 %xor_ln132_405, i8 %z_160" [src/dec.c:131]   --->   Operation 8067 'select' 'select_ln131_405' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8068 [1/1] (0.00ns)   --->   "%trunc_ln134_1078 = trunc i8 %select_ln131_405" [src/dec.c:134]   --->   Operation 8068 'trunc' 'trunc_ln134_1078' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8069 [1/1] (0.00ns)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_405, i32 7" [src/dec.c:134]   --->   Operation 8069 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8070 [1/1] (0.00ns)   --->   "%x_assign_243 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1078, i1 %tmp_939" [src/dec.c:134]   --->   Operation 8070 'bitconcatenate' 'x_assign_243' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8071 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_406)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_405, i32 6" [src/dec.c:131]   --->   Operation 8071 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8072 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_406)   --->   "%xor_ln132_406 = xor i8 %x_assign_243, i8 14" [src/dec.c:132]   --->   Operation 8072 'xor' 'xor_ln132_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8073 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_406 = select i1 %tmp_940, i8 %xor_ln132_406, i8 %x_assign_243" [src/dec.c:131]   --->   Operation 8073 'select' 'select_ln131_406' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8074 [1/1] (0.00ns)   --->   "%trunc_ln134_1079 = trunc i8 %select_ln131_406" [src/dec.c:134]   --->   Operation 8074 'trunc' 'trunc_ln134_1079' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8075 [1/1] (0.00ns)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_406, i32 7" [src/dec.c:134]   --->   Operation 8075 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8076 [1/1] (0.00ns)   --->   "%or_ln134_161 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1079, i1 %tmp_941" [src/dec.c:134]   --->   Operation 8076 'bitconcatenate' 'or_ln134_161' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8077 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_407)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_400, i32 6" [src/dec.c:131]   --->   Operation 8077 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8078 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_407)   --->   "%xor_ln132_407 = xor i8 %x_assign_240, i8 14" [src/dec.c:132]   --->   Operation 8078 'xor' 'xor_ln132_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8079 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_407 = select i1 %tmp_942, i8 %xor_ln132_407, i8 %x_assign_240" [src/dec.c:131]   --->   Operation 8079 'select' 'select_ln131_407' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8080 [1/1] (0.00ns)   --->   "%trunc_ln134_1080 = trunc i8 %select_ln131_407" [src/dec.c:134]   --->   Operation 8080 'trunc' 'trunc_ln134_1080' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8081 [1/1] (0.00ns)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_407, i32 7" [src/dec.c:134]   --->   Operation 8081 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8082 [1/1] (0.00ns)   --->   "%or_ln134_162 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1080, i1 %tmp_943" [src/dec.c:134]   --->   Operation 8082 'bitconcatenate' 'or_ln134_162' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_540)   --->   "%xor_ln124_2685 = xor i8 %x_assign_242, i8 %or_ln134_159" [src/dec.c:124]   --->   Operation 8083 'xor' 'xor_ln124_2685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_540)   --->   "%xor_ln124_2686 = xor i8 %xor_ln124_2685, i8 %z_160" [src/dec.c:124]   --->   Operation 8084 'xor' 'xor_ln124_2686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_540)   --->   "%xor_ln124_2687 = xor i8 %x_assign_240, i8 %or_ln134_160" [src/dec.c:124]   --->   Operation 8085 'xor' 'xor_ln124_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_540)   --->   "%xor_ln124_2688 = xor i8 %xor_ln124_2687, i8 %xor_ln124_516" [src/dec.c:124]   --->   Operation 8086 'xor' 'xor_ln124_2688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8087 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_540 = xor i8 %xor_ln124_2688, i8 %xor_ln124_2686" [src/dec.c:124]   --->   Operation 8087 'xor' 'xor_ln124_540' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_541)   --->   "%xor_ln124_2689 = xor i8 %xor_ln124_517, i8 %or_ln134_159" [src/dec.c:124]   --->   Operation 8088 'xor' 'xor_ln124_2689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_541)   --->   "%xor_ln124_2690 = xor i8 %xor_ln124_2689, i8 %z_161" [src/dec.c:124]   --->   Operation 8089 'xor' 'xor_ln124_2690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_541)   --->   "%xor_ln124_2691 = xor i8 %x_assign_243, i8 %or_ln134_160" [src/dec.c:124]   --->   Operation 8090 'xor' 'xor_ln124_2691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_541)   --->   "%xor_ln124_2692 = xor i8 %xor_ln124_2691, i8 %x_assign_241" [src/dec.c:124]   --->   Operation 8091 'xor' 'xor_ln124_2692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8092 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_541 = xor i8 %xor_ln124_2692, i8 %xor_ln124_2690" [src/dec.c:124]   --->   Operation 8092 'xor' 'xor_ln124_541' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8093 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_542)   --->   "%xor_ln124_2693 = xor i8 %or_ln134_162, i8 %x_assign_242" [src/dec.c:124]   --->   Operation 8093 'xor' 'xor_ln124_2693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_542)   --->   "%xor_ln124_2694 = xor i8 %xor_ln124_2693, i8 %z_162" [src/dec.c:124]   --->   Operation 8094 'xor' 'xor_ln124_2694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_542)   --->   "%xor_ln124_2695 = xor i8 %x_assign_240, i8 %xor_ln124_518" [src/dec.c:124]   --->   Operation 8095 'xor' 'xor_ln124_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_542)   --->   "%xor_ln124_2696 = xor i8 %xor_ln124_2695, i8 %or_ln134_161" [src/dec.c:124]   --->   Operation 8096 'xor' 'xor_ln124_2696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8097 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_542 = xor i8 %xor_ln124_2696, i8 %xor_ln124_2694" [src/dec.c:124]   --->   Operation 8097 'xor' 'xor_ln124_542' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_543)   --->   "%xor_ln124_2697 = xor i8 %x_assign_241, i8 %or_ln134_162" [src/dec.c:124]   --->   Operation 8098 'xor' 'xor_ln124_2697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_543)   --->   "%xor_ln124_2698 = xor i8 %xor_ln124_2697, i8 %z_163" [src/dec.c:124]   --->   Operation 8099 'xor' 'xor_ln124_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_543)   --->   "%xor_ln124_2699 = xor i8 %x_assign_243, i8 %xor_ln124_519" [src/dec.c:124]   --->   Operation 8100 'xor' 'xor_ln124_2699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_543)   --->   "%xor_ln124_2700 = xor i8 %xor_ln124_2699, i8 %or_ln134_161" [src/dec.c:124]   --->   Operation 8101 'xor' 'xor_ln124_2700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8102 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_543 = xor i8 %xor_ln124_2700, i8 %xor_ln124_2698" [src/dec.c:124]   --->   Operation 8102 'xor' 'xor_ln124_543' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8103 [1/2] (3.25ns)   --->   "%z_168 = load i8 %clefia_s0_addr_84" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8103 'load' 'z_168' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8104 [1/2] (3.25ns)   --->   "%z_169 = load i8 %clefia_s1_addr_84" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8104 'load' 'z_169' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8105 [1/2] (3.25ns)   --->   "%z_170 = load i8 %clefia_s0_addr_85" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8105 'load' 'z_170' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8106 [1/2] (3.25ns)   --->   "%z_171 = load i8 %clefia_s1_addr_85" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8106 'load' 'z_171' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_69 : Operation 8107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_420)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_169, i32 7" [src/dec.c:131]   --->   Operation 8107 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_420)   --->   "%xor_ln132_420 = xor i8 %z_169, i8 14" [src/dec.c:132]   --->   Operation 8108 'xor' 'xor_ln132_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_420 = select i1 %tmp_968, i8 %xor_ln132_420, i8 %z_169" [src/dec.c:131]   --->   Operation 8109 'select' 'select_ln131_420' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8110 [1/1] (0.00ns)   --->   "%trunc_ln134_1093 = trunc i8 %select_ln131_420" [src/dec.c:134]   --->   Operation 8110 'trunc' 'trunc_ln134_1093' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8111 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_420, i32 7" [src/dec.c:134]   --->   Operation 8111 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8112 [1/1] (0.00ns)   --->   "%x_assign_252 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1093, i1 %tmp_969" [src/dec.c:134]   --->   Operation 8112 'bitconcatenate' 'x_assign_252' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_421)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_170, i32 7" [src/dec.c:131]   --->   Operation 8113 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_421)   --->   "%xor_ln132_421 = xor i8 %z_170, i8 14" [src/dec.c:132]   --->   Operation 8114 'xor' 'xor_ln132_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_421 = select i1 %tmp_970, i8 %xor_ln132_421, i8 %z_170" [src/dec.c:131]   --->   Operation 8115 'select' 'select_ln131_421' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8116 [1/1] (0.00ns)   --->   "%trunc_ln134_1094 = trunc i8 %select_ln131_421" [src/dec.c:134]   --->   Operation 8116 'trunc' 'trunc_ln134_1094' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8117 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_421, i32 7" [src/dec.c:134]   --->   Operation 8117 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8118 [1/1] (0.00ns)   --->   "%x_assign_253 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1094, i1 %tmp_971" [src/dec.c:134]   --->   Operation 8118 'bitconcatenate' 'x_assign_253' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8119 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_422)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_421, i32 6" [src/dec.c:131]   --->   Operation 8119 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8120 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_422)   --->   "%xor_ln132_422 = xor i8 %x_assign_253, i8 14" [src/dec.c:132]   --->   Operation 8120 'xor' 'xor_ln132_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8121 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_422 = select i1 %tmp_972, i8 %xor_ln132_422, i8 %x_assign_253" [src/dec.c:131]   --->   Operation 8121 'select' 'select_ln131_422' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8122 [1/1] (0.00ns)   --->   "%trunc_ln134_1095 = trunc i8 %select_ln131_422" [src/dec.c:134]   --->   Operation 8122 'trunc' 'trunc_ln134_1095' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8123 [1/1] (0.00ns)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_422, i32 7" [src/dec.c:134]   --->   Operation 8123 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8124 [1/1] (0.00ns)   --->   "%or_ln134_167 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1095, i1 %tmp_973" [src/dec.c:134]   --->   Operation 8124 'bitconcatenate' 'or_ln134_167' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8125 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_423)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_171, i32 7" [src/dec.c:131]   --->   Operation 8125 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8126 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_423)   --->   "%xor_ln132_423 = xor i8 %z_171, i8 14" [src/dec.c:132]   --->   Operation 8126 'xor' 'xor_ln132_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8127 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_423 = select i1 %tmp_974, i8 %xor_ln132_423, i8 %z_171" [src/dec.c:131]   --->   Operation 8127 'select' 'select_ln131_423' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8128 [1/1] (0.00ns)   --->   "%trunc_ln134_1096 = trunc i8 %select_ln131_423" [src/dec.c:134]   --->   Operation 8128 'trunc' 'trunc_ln134_1096' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8129 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_423, i32 7" [src/dec.c:134]   --->   Operation 8129 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8130 [1/1] (0.00ns)   --->   "%x_assign_254 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1096, i1 %tmp_975" [src/dec.c:134]   --->   Operation 8130 'bitconcatenate' 'x_assign_254' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8131 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_424)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_423, i32 6" [src/dec.c:131]   --->   Operation 8131 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8132 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_424)   --->   "%xor_ln132_424 = xor i8 %x_assign_254, i8 14" [src/dec.c:132]   --->   Operation 8132 'xor' 'xor_ln132_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_424 = select i1 %tmp_976, i8 %xor_ln132_424, i8 %x_assign_254" [src/dec.c:131]   --->   Operation 8133 'select' 'select_ln131_424' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8134 [1/1] (0.00ns)   --->   "%trunc_ln134_1097 = trunc i8 %select_ln131_424" [src/dec.c:134]   --->   Operation 8134 'trunc' 'trunc_ln134_1097' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8135 [1/1] (0.00ns)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_424, i32 7" [src/dec.c:134]   --->   Operation 8135 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8136 [1/1] (0.00ns)   --->   "%or_ln134_168 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1097, i1 %tmp_977" [src/dec.c:134]   --->   Operation 8136 'bitconcatenate' 'or_ln134_168' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_425)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_168, i32 7" [src/dec.c:131]   --->   Operation 8137 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8138 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_425)   --->   "%xor_ln132_425 = xor i8 %z_168, i8 14" [src/dec.c:132]   --->   Operation 8138 'xor' 'xor_ln132_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8139 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_425 = select i1 %tmp_978, i8 %xor_ln132_425, i8 %z_168" [src/dec.c:131]   --->   Operation 8139 'select' 'select_ln131_425' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8140 [1/1] (0.00ns)   --->   "%trunc_ln134_1098 = trunc i8 %select_ln131_425" [src/dec.c:134]   --->   Operation 8140 'trunc' 'trunc_ln134_1098' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8141 [1/1] (0.00ns)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_425, i32 7" [src/dec.c:134]   --->   Operation 8141 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8142 [1/1] (0.00ns)   --->   "%x_assign_255 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1098, i1 %tmp_979" [src/dec.c:134]   --->   Operation 8142 'bitconcatenate' 'x_assign_255' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8143 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_426)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_425, i32 6" [src/dec.c:131]   --->   Operation 8143 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8144 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_426)   --->   "%xor_ln132_426 = xor i8 %x_assign_255, i8 14" [src/dec.c:132]   --->   Operation 8144 'xor' 'xor_ln132_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8145 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_426 = select i1 %tmp_980, i8 %xor_ln132_426, i8 %x_assign_255" [src/dec.c:131]   --->   Operation 8145 'select' 'select_ln131_426' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8146 [1/1] (0.00ns)   --->   "%trunc_ln134_1099 = trunc i8 %select_ln131_426" [src/dec.c:134]   --->   Operation 8146 'trunc' 'trunc_ln134_1099' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8147 [1/1] (0.00ns)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_426, i32 7" [src/dec.c:134]   --->   Operation 8147 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8148 [1/1] (0.00ns)   --->   "%or_ln134_169 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1099, i1 %tmp_981" [src/dec.c:134]   --->   Operation 8148 'bitconcatenate' 'or_ln134_169' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8149 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_427)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_420, i32 6" [src/dec.c:131]   --->   Operation 8149 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_427)   --->   "%xor_ln132_427 = xor i8 %x_assign_252, i8 14" [src/dec.c:132]   --->   Operation 8150 'xor' 'xor_ln132_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8151 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_427 = select i1 %tmp_982, i8 %xor_ln132_427, i8 %x_assign_252" [src/dec.c:131]   --->   Operation 8151 'select' 'select_ln131_427' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 8152 [1/1] (0.00ns)   --->   "%trunc_ln134_1100 = trunc i8 %select_ln131_427" [src/dec.c:134]   --->   Operation 8152 'trunc' 'trunc_ln134_1100' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8153 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_427, i32 7" [src/dec.c:134]   --->   Operation 8153 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8154 [1/1] (0.00ns)   --->   "%or_ln134_170 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1100, i1 %tmp_983" [src/dec.c:134]   --->   Operation 8154 'bitconcatenate' 'or_ln134_170' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 8155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_556)   --->   "%xor_ln124_2717 = xor i8 %x_assign_254, i8 %or_ln134_167" [src/dec.c:124]   --->   Operation 8155 'xor' 'xor_ln124_2717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_556)   --->   "%xor_ln124_2718 = xor i8 %xor_ln124_2717, i8 %z_168" [src/dec.c:124]   --->   Operation 8156 'xor' 'xor_ln124_2718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_556)   --->   "%xor_ln124_2719 = xor i8 %x_assign_252, i8 %or_ln134_168" [src/dec.c:124]   --->   Operation 8157 'xor' 'xor_ln124_2719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_556)   --->   "%xor_ln124_2720 = xor i8 %xor_ln124_2719, i8 %xor_ln124_532" [src/dec.c:124]   --->   Operation 8158 'xor' 'xor_ln124_2720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8159 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_556 = xor i8 %xor_ln124_2720, i8 %xor_ln124_2718" [src/dec.c:124]   --->   Operation 8159 'xor' 'xor_ln124_556' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_557)   --->   "%xor_ln124_2721 = xor i8 %xor_ln124_533, i8 %or_ln134_167" [src/dec.c:124]   --->   Operation 8160 'xor' 'xor_ln124_2721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_557)   --->   "%xor_ln124_2722 = xor i8 %xor_ln124_2721, i8 %z_169" [src/dec.c:124]   --->   Operation 8161 'xor' 'xor_ln124_2722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_557)   --->   "%xor_ln124_2723 = xor i8 %x_assign_255, i8 %or_ln134_168" [src/dec.c:124]   --->   Operation 8162 'xor' 'xor_ln124_2723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_557)   --->   "%xor_ln124_2724 = xor i8 %xor_ln124_2723, i8 %x_assign_253" [src/dec.c:124]   --->   Operation 8163 'xor' 'xor_ln124_2724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8164 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_557 = xor i8 %xor_ln124_2724, i8 %xor_ln124_2722" [src/dec.c:124]   --->   Operation 8164 'xor' 'xor_ln124_557' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_558)   --->   "%xor_ln124_2725 = xor i8 %or_ln134_170, i8 %x_assign_254" [src/dec.c:124]   --->   Operation 8165 'xor' 'xor_ln124_2725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8166 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_558)   --->   "%xor_ln124_2726 = xor i8 %xor_ln124_2725, i8 %z_170" [src/dec.c:124]   --->   Operation 8166 'xor' 'xor_ln124_2726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_558)   --->   "%xor_ln124_2727 = xor i8 %x_assign_252, i8 %xor_ln124_534" [src/dec.c:124]   --->   Operation 8167 'xor' 'xor_ln124_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_558)   --->   "%xor_ln124_2728 = xor i8 %xor_ln124_2727, i8 %or_ln134_169" [src/dec.c:124]   --->   Operation 8168 'xor' 'xor_ln124_2728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8169 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_558 = xor i8 %xor_ln124_2728, i8 %xor_ln124_2726" [src/dec.c:124]   --->   Operation 8169 'xor' 'xor_ln124_558' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_559)   --->   "%xor_ln124_2729 = xor i8 %x_assign_253, i8 %or_ln134_170" [src/dec.c:124]   --->   Operation 8170 'xor' 'xor_ln124_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_559)   --->   "%xor_ln124_2730 = xor i8 %xor_ln124_2729, i8 %z_171" [src/dec.c:124]   --->   Operation 8171 'xor' 'xor_ln124_2730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_559)   --->   "%xor_ln124_2731 = xor i8 %x_assign_255, i8 %xor_ln124_535" [src/dec.c:124]   --->   Operation 8172 'xor' 'xor_ln124_2731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_559)   --->   "%xor_ln124_2732 = xor i8 %xor_ln124_2731, i8 %or_ln134_169" [src/dec.c:124]   --->   Operation 8173 'xor' 'xor_ln124_2732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 8174 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_559 = xor i8 %xor_ln124_2732, i8 %xor_ln124_2730" [src/dec.c:124]   --->   Operation 8174 'xor' 'xor_ln124_559' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.23>
ST_70 : Operation 8175 [1/1] (0.00ns)   --->   "%t_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i6.i1, i1 %trunc_ln234_1, i6 %trunc_ln243_1, i1 %tmp_488" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 8175 'bitconcatenate' 't_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8176 [1/1] (0.00ns)   --->   "%t_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln239_1, i1 %tmp_483, i1 %tmp_501" [src/dec.c:239->src/dec.c:295->src/dec.c:330]   --->   Operation 8176 'bitconcatenate' 't_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8177 [1/1] (0.00ns)   --->   "%t_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln240_1, i1 %tmp_484, i1 %tmp_502" [src/dec.c:240->src/dec.c:295->src/dec.c:330]   --->   Operation 8177 'bitconcatenate' 't_28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8178 [1/1] (0.99ns)   --->   "%xor_ln124_247 = xor i8 %t_23, i8 135" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8178 'xor' 'xor_ln124_247' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8179 [1/1] (0.00ns)   --->   "%rk_addr_51 = getelementptr i8 %rk, i64 0, i64 51" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8179 'getelementptr' 'rk_addr_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8180 [1/1] (0.99ns)   --->   "%xor_ln124_251 = xor i8 %t_27, i8 85" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8180 'xor' 'xor_ln124_251' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8181 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_251, i8 %rk_addr_51" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8181 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_70 : Operation 8182 [1/1] (0.00ns)   --->   "%rk_addr_52 = getelementptr i8 %rk, i64 0, i64 52" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8182 'getelementptr' 'rk_addr_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8183 [1/1] (0.99ns)   --->   "%xor_ln124_252 = xor i8 %t_28, i8 152" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8183 'xor' 'xor_ln124_252' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8184 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_252, i8 %rk_addr_52" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8184 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_70 : Operation 8185 [1/1] (0.00ns)   --->   "%t_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln231_3, i4 %tmp_525" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 8185 'bitconcatenate' 't_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8186 [1/1] (0.00ns)   --->   "%t_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln232_3, i5 %tmp_526" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 8186 'bitconcatenate' 't_53' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8187 [1/1] (0.00ns)   --->   "%t_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i5.i1, i1 %trunc_ln233_3, i1 %tmp_488, i5 %trunc_ln234_2, i1 %tmp_487" [src/dec.c:233->src/dec.c:295->src/dec.c:330]   --->   Operation 8187 'bitconcatenate' 't_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8188 [1/1] (0.00ns)   --->   "%t_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i1.i1.i1, i1 %tmp_527, i4 %trunc_ln234_3, i1 %tmp_486, i1 %tmp_504, i1 %tmp_520" [src/dec.c:234->src/dec.c:295->src/dec.c:330]   --->   Operation 8188 'bitconcatenate' 't_55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8189 [1/1] (0.99ns)   --->   "%xor_ln124_292 = xor i8 %t_52, i8 50" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8189 'xor' 'xor_ln124_292' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8190 [1/1] (0.99ns)   --->   "%xor_ln124_293 = xor i8 %t_53, i8 164" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8190 'xor' 'xor_ln124_293' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8191 [1/1] (0.99ns)   --->   "%xor_ln124_294 = xor i8 %t_54, i8 100" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8191 'xor' 'xor_ln124_294' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8192 [1/1] (0.99ns)   --->   "%xor_ln124_295 = xor i8 %t_55, i8 233" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8192 'xor' 'xor_ln124_295' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8193 [1/1] (0.99ns)   --->   "%xor_ln124_560 = xor i8 %xor_ln124_540, i8 %xor_ln124_292" [src/dec.c:124]   --->   Operation 8193 'xor' 'xor_ln124_560' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8194 [1/1] (0.99ns)   --->   "%xor_ln124_561 = xor i8 %xor_ln124_541, i8 %xor_ln124_293" [src/dec.c:124]   --->   Operation 8194 'xor' 'xor_ln124_561' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8195 [1/1] (0.99ns)   --->   "%xor_ln124_562 = xor i8 %xor_ln124_542, i8 %xor_ln124_294" [src/dec.c:124]   --->   Operation 8195 'xor' 'xor_ln124_562' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8196 [1/1] (0.99ns)   --->   "%xor_ln124_563 = xor i8 %xor_ln124_543, i8 %xor_ln124_295" [src/dec.c:124]   --->   Operation 8196 'xor' 'xor_ln124_563' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8197 [1/1] (0.00ns)   --->   "%zext_ln173_21 = zext i8 %xor_ln124_560" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8197 'zext' 'zext_ln173_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8198 [1/1] (0.00ns)   --->   "%clefia_s1_addr_86 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_21" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8198 'getelementptr' 'clefia_s1_addr_86' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8199 [2/2] (3.25ns)   --->   "%z_172 = load i8 %clefia_s1_addr_86" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8199 'load' 'z_172' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8200 [1/1] (0.00ns)   --->   "%zext_ln174_21 = zext i8 %xor_ln124_561" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8200 'zext' 'zext_ln174_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8201 [1/1] (0.00ns)   --->   "%clefia_s0_addr_86 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_21" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8201 'getelementptr' 'clefia_s0_addr_86' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8202 [2/2] (3.25ns)   --->   "%z_173 = load i8 %clefia_s0_addr_86" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8202 'load' 'z_173' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8203 [1/1] (0.00ns)   --->   "%zext_ln175_21 = zext i8 %xor_ln124_562" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8203 'zext' 'zext_ln175_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8204 [1/1] (0.00ns)   --->   "%clefia_s1_addr_87 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_21" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8204 'getelementptr' 'clefia_s1_addr_87' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8205 [2/2] (3.25ns)   --->   "%z_174 = load i8 %clefia_s1_addr_87" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8205 'load' 'z_174' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8206 [1/1] (0.00ns)   --->   "%zext_ln176_21 = zext i8 %xor_ln124_563" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8206 'zext' 'zext_ln176_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8207 [1/1] (0.00ns)   --->   "%clefia_s0_addr_87 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_21" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8207 'getelementptr' 'clefia_s0_addr_87' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8208 [2/2] (3.25ns)   --->   "%z_175 = load i8 %clefia_s0_addr_87" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8208 'load' 'z_175' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8209 [1/1] (0.99ns)   --->   "%xor_ln124_576 = xor i8 %xor_ln124_556, i8 %xor_ln124_284" [src/dec.c:124]   --->   Operation 8209 'xor' 'xor_ln124_576' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8210 [1/1] (0.99ns)   --->   "%xor_ln124_577 = xor i8 %xor_ln124_557, i8 %xor_ln124_285" [src/dec.c:124]   --->   Operation 8210 'xor' 'xor_ln124_577' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8211 [1/1] (0.99ns)   --->   "%xor_ln124_578 = xor i8 %xor_ln124_558, i8 %xor_ln124_286" [src/dec.c:124]   --->   Operation 8211 'xor' 'xor_ln124_578' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8212 [1/1] (0.99ns)   --->   "%xor_ln124_579 = xor i8 %xor_ln124_559, i8 %xor_ln124_287" [src/dec.c:124]   --->   Operation 8212 'xor' 'xor_ln124_579' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 8213 [1/1] (0.00ns)   --->   "%zext_ln173_22 = zext i8 %xor_ln124_576" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8213 'zext' 'zext_ln173_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8214 [1/1] (0.00ns)   --->   "%clefia_s1_addr_90 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_22" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8214 'getelementptr' 'clefia_s1_addr_90' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8215 [2/2] (3.25ns)   --->   "%z_180 = load i8 %clefia_s1_addr_90" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8215 'load' 'z_180' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8216 [1/1] (0.00ns)   --->   "%zext_ln174_22 = zext i8 %xor_ln124_577" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8216 'zext' 'zext_ln174_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8217 [1/1] (0.00ns)   --->   "%clefia_s0_addr_90 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_22" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8217 'getelementptr' 'clefia_s0_addr_90' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8218 [2/2] (3.25ns)   --->   "%z_181 = load i8 %clefia_s0_addr_90" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8218 'load' 'z_181' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8219 [1/1] (0.00ns)   --->   "%zext_ln175_22 = zext i8 %xor_ln124_578" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8219 'zext' 'zext_ln175_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8220 [1/1] (0.00ns)   --->   "%clefia_s1_addr_91 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_22" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8220 'getelementptr' 'clefia_s1_addr_91' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8221 [2/2] (3.25ns)   --->   "%z_182 = load i8 %clefia_s1_addr_91" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8221 'load' 'z_182' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_70 : Operation 8222 [1/1] (0.00ns)   --->   "%zext_ln176_22 = zext i8 %xor_ln124_579" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8222 'zext' 'zext_ln176_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8223 [1/1] (0.00ns)   --->   "%clefia_s0_addr_91 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_22" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8223 'getelementptr' 'clefia_s0_addr_91' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 8224 [2/2] (3.25ns)   --->   "%z_183 = load i8 %clefia_s0_addr_91" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8224 'load' 'z_183' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 6.99>
ST_71 : Operation 8225 [1/1] (0.00ns)   --->   "%rk_addr_56 = getelementptr i8 %rk, i64 0, i64 56" [src/dec.c:296->src/dec.c:330]   --->   Operation 8225 'getelementptr' 'rk_addr_56' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8226 [1/1] (0.00ns)   --->   "%rk_addr_64 = getelementptr i8 %rk, i64 0, i64 64" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8226 'getelementptr' 'rk_addr_64' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8227 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_272, i8 %rk_addr_56" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8227 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_71 : Operation 8228 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_280, i8 %rk_addr_64" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8228 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_71 : Operation 8229 [1/2] (3.25ns)   --->   "%z_172 = load i8 %clefia_s1_addr_86" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8229 'load' 'z_172' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8230 [1/2] (3.25ns)   --->   "%z_173 = load i8 %clefia_s0_addr_86" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8230 'load' 'z_173' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8231 [1/2] (3.25ns)   --->   "%z_174 = load i8 %clefia_s1_addr_87" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8231 'load' 'z_174' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8232 [1/2] (3.25ns)   --->   "%z_175 = load i8 %clefia_s0_addr_87" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8232 'load' 'z_175' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8233 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_428)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_173, i32 7" [src/dec.c:131]   --->   Operation 8233 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8234 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_428)   --->   "%xor_ln132_428 = xor i8 %z_173, i8 14" [src/dec.c:132]   --->   Operation 8234 'xor' 'xor_ln132_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8235 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_428 = select i1 %tmp_984, i8 %xor_ln132_428, i8 %z_173" [src/dec.c:131]   --->   Operation 8235 'select' 'select_ln131_428' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8236 [1/1] (0.00ns)   --->   "%trunc_ln134_1101 = trunc i8 %select_ln131_428" [src/dec.c:134]   --->   Operation 8236 'trunc' 'trunc_ln134_1101' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8237 [1/1] (0.00ns)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_428, i32 7" [src/dec.c:134]   --->   Operation 8237 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8238 [1/1] (0.00ns)   --->   "%x_assign_256 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1101, i1 %tmp_985" [src/dec.c:134]   --->   Operation 8238 'bitconcatenate' 'x_assign_256' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8239 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_429)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_428, i32 6" [src/dec.c:131]   --->   Operation 8239 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8240 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_429)   --->   "%xor_ln132_429 = xor i8 %x_assign_256, i8 14" [src/dec.c:132]   --->   Operation 8240 'xor' 'xor_ln132_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8241 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_429 = select i1 %tmp_986, i8 %xor_ln132_429, i8 %x_assign_256" [src/dec.c:131]   --->   Operation 8241 'select' 'select_ln131_429' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8242 [1/1] (0.00ns)   --->   "%trunc_ln134_1102 = trunc i8 %select_ln131_429" [src/dec.c:134]   --->   Operation 8242 'trunc' 'trunc_ln134_1102' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8243 [1/1] (0.00ns)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_429, i32 7" [src/dec.c:134]   --->   Operation 8243 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8244 [1/1] (0.00ns)   --->   "%x_assign_257 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1102, i1 %tmp_987" [src/dec.c:134]   --->   Operation 8244 'bitconcatenate' 'x_assign_257' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8245 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_430)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_429, i32 6" [src/dec.c:131]   --->   Operation 8245 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8246 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_430)   --->   "%xor_ln132_430 = xor i8 %x_assign_257, i8 14" [src/dec.c:132]   --->   Operation 8246 'xor' 'xor_ln132_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8247 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_430 = select i1 %tmp_988, i8 %xor_ln132_430, i8 %x_assign_257" [src/dec.c:131]   --->   Operation 8247 'select' 'select_ln131_430' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8248 [1/1] (0.00ns)   --->   "%trunc_ln134_1103 = trunc i8 %select_ln131_430" [src/dec.c:134]   --->   Operation 8248 'trunc' 'trunc_ln134_1103' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8249 [1/1] (0.00ns)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_430, i32 7" [src/dec.c:134]   --->   Operation 8249 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8250 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_431)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_174, i32 7" [src/dec.c:131]   --->   Operation 8250 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8251 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_431)   --->   "%xor_ln132_431 = xor i8 %z_174, i8 14" [src/dec.c:132]   --->   Operation 8251 'xor' 'xor_ln132_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8252 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_431 = select i1 %tmp_990, i8 %xor_ln132_431, i8 %z_174" [src/dec.c:131]   --->   Operation 8252 'select' 'select_ln131_431' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8253 [1/1] (0.00ns)   --->   "%trunc_ln134_1104 = trunc i8 %select_ln131_431" [src/dec.c:134]   --->   Operation 8253 'trunc' 'trunc_ln134_1104' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8254 [1/1] (0.00ns)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_431, i32 7" [src/dec.c:134]   --->   Operation 8254 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8255 [1/1] (0.00ns)   --->   "%x_assign_258 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1104, i1 %tmp_991" [src/dec.c:134]   --->   Operation 8255 'bitconcatenate' 'x_assign_258' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8256 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_432)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_175, i32 7" [src/dec.c:131]   --->   Operation 8256 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8257 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_432)   --->   "%xor_ln132_432 = xor i8 %z_175, i8 14" [src/dec.c:132]   --->   Operation 8257 'xor' 'xor_ln132_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8258 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_432 = select i1 %tmp_992, i8 %xor_ln132_432, i8 %z_175" [src/dec.c:131]   --->   Operation 8258 'select' 'select_ln131_432' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8259 [1/1] (0.00ns)   --->   "%trunc_ln134_1105 = trunc i8 %select_ln131_432" [src/dec.c:134]   --->   Operation 8259 'trunc' 'trunc_ln134_1105' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8260 [1/1] (0.00ns)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_432, i32 7" [src/dec.c:134]   --->   Operation 8260 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8261 [1/1] (0.00ns)   --->   "%x_assign_259 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1105, i1 %tmp_993" [src/dec.c:134]   --->   Operation 8261 'bitconcatenate' 'x_assign_259' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8262 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_433)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_432, i32 6" [src/dec.c:131]   --->   Operation 8262 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8263 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_433)   --->   "%xor_ln132_433 = xor i8 %x_assign_259, i8 14" [src/dec.c:132]   --->   Operation 8263 'xor' 'xor_ln132_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8264 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_433 = select i1 %tmp_994, i8 %xor_ln132_433, i8 %x_assign_259" [src/dec.c:131]   --->   Operation 8264 'select' 'select_ln131_433' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8265 [1/1] (0.00ns)   --->   "%trunc_ln134_1106 = trunc i8 %select_ln131_433" [src/dec.c:134]   --->   Operation 8265 'trunc' 'trunc_ln134_1106' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8266 [1/1] (0.00ns)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_433, i32 7" [src/dec.c:134]   --->   Operation 8266 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8267 [1/1] (0.00ns)   --->   "%x_assign_260 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1106, i1 %tmp_995" [src/dec.c:134]   --->   Operation 8267 'bitconcatenate' 'x_assign_260' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8268 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_434)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_433, i32 6" [src/dec.c:131]   --->   Operation 8268 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8269 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_434)   --->   "%xor_ln132_434 = xor i8 %x_assign_260, i8 14" [src/dec.c:132]   --->   Operation 8269 'xor' 'xor_ln132_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_434 = select i1 %tmp_996, i8 %xor_ln132_434, i8 %x_assign_260" [src/dec.c:131]   --->   Operation 8270 'select' 'select_ln131_434' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8271 [1/1] (0.00ns)   --->   "%trunc_ln134_1107 = trunc i8 %select_ln131_434" [src/dec.c:134]   --->   Operation 8271 'trunc' 'trunc_ln134_1107' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8272 [1/1] (0.00ns)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_434, i32 7" [src/dec.c:134]   --->   Operation 8272 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8273 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_435)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_172, i32 7" [src/dec.c:131]   --->   Operation 8273 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8274 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_435)   --->   "%xor_ln132_435 = xor i8 %z_172, i8 14" [src/dec.c:132]   --->   Operation 8274 'xor' 'xor_ln132_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8275 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_435 = select i1 %tmp_998, i8 %xor_ln132_435, i8 %z_172" [src/dec.c:131]   --->   Operation 8275 'select' 'select_ln131_435' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8276 [1/1] (0.00ns)   --->   "%trunc_ln134_1108 = trunc i8 %select_ln131_435" [src/dec.c:134]   --->   Operation 8276 'trunc' 'trunc_ln134_1108' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8277 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_435, i32 7" [src/dec.c:134]   --->   Operation 8277 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8278 [1/1] (0.00ns)   --->   "%x_assign_261 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1108, i1 %tmp_999" [src/dec.c:134]   --->   Operation 8278 'bitconcatenate' 'x_assign_261' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8279 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_436)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_435, i32 6" [src/dec.c:131]   --->   Operation 8279 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8280 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_436)   --->   "%xor_ln132_436 = xor i8 %x_assign_261, i8 14" [src/dec.c:132]   --->   Operation 8280 'xor' 'xor_ln132_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8281 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_436 = select i1 %tmp_1000, i8 %xor_ln132_436, i8 %x_assign_261" [src/dec.c:131]   --->   Operation 8281 'select' 'select_ln131_436' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8282 [1/1] (0.00ns)   --->   "%trunc_ln134_1109 = trunc i8 %select_ln131_436" [src/dec.c:134]   --->   Operation 8282 'trunc' 'trunc_ln134_1109' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8283 [1/1] (0.00ns)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_436, i32 7" [src/dec.c:134]   --->   Operation 8283 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8284 [1/1] (0.00ns)   --->   "%x_assign_262 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1109, i1 %tmp_1001" [src/dec.c:134]   --->   Operation 8284 'bitconcatenate' 'x_assign_262' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8285 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_437)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_436, i32 6" [src/dec.c:131]   --->   Operation 8285 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8286 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_437)   --->   "%xor_ln132_437 = xor i8 %x_assign_262, i8 14" [src/dec.c:132]   --->   Operation 8286 'xor' 'xor_ln132_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8287 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_437 = select i1 %tmp_1002, i8 %xor_ln132_437, i8 %x_assign_262" [src/dec.c:131]   --->   Operation 8287 'select' 'select_ln131_437' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8288 [1/1] (0.00ns)   --->   "%trunc_ln134_1110 = trunc i8 %select_ln131_437" [src/dec.c:134]   --->   Operation 8288 'trunc' 'trunc_ln134_1110' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8289 [1/1] (0.00ns)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_437, i32 7" [src/dec.c:134]   --->   Operation 8289 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8290 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_438)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_431, i32 6" [src/dec.c:131]   --->   Operation 8290 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8291 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_438)   --->   "%xor_ln132_438 = xor i8 %x_assign_258, i8 14" [src/dec.c:132]   --->   Operation 8291 'xor' 'xor_ln132_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8292 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_438 = select i1 %tmp_1004, i8 %xor_ln132_438, i8 %x_assign_258" [src/dec.c:131]   --->   Operation 8292 'select' 'select_ln131_438' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8293 [1/1] (0.00ns)   --->   "%trunc_ln134_1111 = trunc i8 %select_ln131_438" [src/dec.c:134]   --->   Operation 8293 'trunc' 'trunc_ln134_1111' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8294 [1/1] (0.00ns)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_438, i32 7" [src/dec.c:134]   --->   Operation 8294 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8295 [1/1] (0.00ns)   --->   "%x_assign_263 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1111, i1 %tmp_1005" [src/dec.c:134]   --->   Operation 8295 'bitconcatenate' 'x_assign_263' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8296 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_439)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_438, i32 6" [src/dec.c:131]   --->   Operation 8296 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8297 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_439)   --->   "%xor_ln132_439 = xor i8 %x_assign_263, i8 14" [src/dec.c:132]   --->   Operation 8297 'xor' 'xor_ln132_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8298 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_439 = select i1 %tmp_1006, i8 %xor_ln132_439, i8 %x_assign_263" [src/dec.c:131]   --->   Operation 8298 'select' 'select_ln131_439' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8299 [1/1] (0.00ns)   --->   "%trunc_ln134_1112 = trunc i8 %select_ln131_439" [src/dec.c:134]   --->   Operation 8299 'trunc' 'trunc_ln134_1112' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8300 [1/1] (0.00ns)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_439, i32 7" [src/dec.c:134]   --->   Operation 8300 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8301 [1/2] (3.25ns)   --->   "%z_180 = load i8 %clefia_s1_addr_90" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8301 'load' 'z_180' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8302 [1/2] (3.25ns)   --->   "%z_181 = load i8 %clefia_s0_addr_90" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8302 'load' 'z_181' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8303 [1/2] (3.25ns)   --->   "%z_182 = load i8 %clefia_s1_addr_91" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8303 'load' 'z_182' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8304 [1/2] (3.25ns)   --->   "%z_183 = load i8 %clefia_s0_addr_91" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8304 'load' 'z_183' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_71 : Operation 8305 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_448)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_181, i32 7" [src/dec.c:131]   --->   Operation 8305 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8306 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_448)   --->   "%xor_ln132_448 = xor i8 %z_181, i8 14" [src/dec.c:132]   --->   Operation 8306 'xor' 'xor_ln132_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8307 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_448 = select i1 %tmp_1024, i8 %xor_ln132_448, i8 %z_181" [src/dec.c:131]   --->   Operation 8307 'select' 'select_ln131_448' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8308 [1/1] (0.00ns)   --->   "%trunc_ln134_1121 = trunc i8 %select_ln131_448" [src/dec.c:134]   --->   Operation 8308 'trunc' 'trunc_ln134_1121' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8309 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_448, i32 7" [src/dec.c:134]   --->   Operation 8309 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8310 [1/1] (0.00ns)   --->   "%x_assign_268 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1121, i1 %tmp_1025" [src/dec.c:134]   --->   Operation 8310 'bitconcatenate' 'x_assign_268' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8311 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_449)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_448, i32 6" [src/dec.c:131]   --->   Operation 8311 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8312 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_449)   --->   "%xor_ln132_449 = xor i8 %x_assign_268, i8 14" [src/dec.c:132]   --->   Operation 8312 'xor' 'xor_ln132_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8313 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_449 = select i1 %tmp_1026, i8 %xor_ln132_449, i8 %x_assign_268" [src/dec.c:131]   --->   Operation 8313 'select' 'select_ln131_449' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8314 [1/1] (0.00ns)   --->   "%trunc_ln134_1122 = trunc i8 %select_ln131_449" [src/dec.c:134]   --->   Operation 8314 'trunc' 'trunc_ln134_1122' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8315 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_449, i32 7" [src/dec.c:134]   --->   Operation 8315 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8316 [1/1] (0.00ns)   --->   "%x_assign_269 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1122, i1 %tmp_1027" [src/dec.c:134]   --->   Operation 8316 'bitconcatenate' 'x_assign_269' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8317 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_450)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_449, i32 6" [src/dec.c:131]   --->   Operation 8317 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8318 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_450)   --->   "%xor_ln132_450 = xor i8 %x_assign_269, i8 14" [src/dec.c:132]   --->   Operation 8318 'xor' 'xor_ln132_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8319 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_450 = select i1 %tmp_1028, i8 %xor_ln132_450, i8 %x_assign_269" [src/dec.c:131]   --->   Operation 8319 'select' 'select_ln131_450' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8320 [1/1] (0.00ns)   --->   "%trunc_ln134_1123 = trunc i8 %select_ln131_450" [src/dec.c:134]   --->   Operation 8320 'trunc' 'trunc_ln134_1123' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8321 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_450, i32 7" [src/dec.c:134]   --->   Operation 8321 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8322 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_451)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_182, i32 7" [src/dec.c:131]   --->   Operation 8322 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8323 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_451)   --->   "%xor_ln132_451 = xor i8 %z_182, i8 14" [src/dec.c:132]   --->   Operation 8323 'xor' 'xor_ln132_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8324 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_451 = select i1 %tmp_1030, i8 %xor_ln132_451, i8 %z_182" [src/dec.c:131]   --->   Operation 8324 'select' 'select_ln131_451' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8325 [1/1] (0.00ns)   --->   "%trunc_ln134_1124 = trunc i8 %select_ln131_451" [src/dec.c:134]   --->   Operation 8325 'trunc' 'trunc_ln134_1124' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8326 [1/1] (0.00ns)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_451, i32 7" [src/dec.c:134]   --->   Operation 8326 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8327 [1/1] (0.00ns)   --->   "%x_assign_270 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1124, i1 %tmp_1031" [src/dec.c:134]   --->   Operation 8327 'bitconcatenate' 'x_assign_270' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_452)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_183, i32 7" [src/dec.c:131]   --->   Operation 8328 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8329 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_452)   --->   "%xor_ln132_452 = xor i8 %z_183, i8 14" [src/dec.c:132]   --->   Operation 8329 'xor' 'xor_ln132_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8330 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_452 = select i1 %tmp_1032, i8 %xor_ln132_452, i8 %z_183" [src/dec.c:131]   --->   Operation 8330 'select' 'select_ln131_452' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8331 [1/1] (0.00ns)   --->   "%trunc_ln134_1125 = trunc i8 %select_ln131_452" [src/dec.c:134]   --->   Operation 8331 'trunc' 'trunc_ln134_1125' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8332 [1/1] (0.00ns)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_452, i32 7" [src/dec.c:134]   --->   Operation 8332 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8333 [1/1] (0.00ns)   --->   "%x_assign_271 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1125, i1 %tmp_1033" [src/dec.c:134]   --->   Operation 8333 'bitconcatenate' 'x_assign_271' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8334 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_453)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_452, i32 6" [src/dec.c:131]   --->   Operation 8334 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8335 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_453)   --->   "%xor_ln132_453 = xor i8 %x_assign_271, i8 14" [src/dec.c:132]   --->   Operation 8335 'xor' 'xor_ln132_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8336 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_453 = select i1 %tmp_1034, i8 %xor_ln132_453, i8 %x_assign_271" [src/dec.c:131]   --->   Operation 8336 'select' 'select_ln131_453' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8337 [1/1] (0.00ns)   --->   "%trunc_ln134_1126 = trunc i8 %select_ln131_453" [src/dec.c:134]   --->   Operation 8337 'trunc' 'trunc_ln134_1126' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8338 [1/1] (0.00ns)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_453, i32 7" [src/dec.c:134]   --->   Operation 8338 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8339 [1/1] (0.00ns)   --->   "%x_assign_272 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1126, i1 %tmp_1035" [src/dec.c:134]   --->   Operation 8339 'bitconcatenate' 'x_assign_272' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8340 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_454)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_453, i32 6" [src/dec.c:131]   --->   Operation 8340 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8341 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_454)   --->   "%xor_ln132_454 = xor i8 %x_assign_272, i8 14" [src/dec.c:132]   --->   Operation 8341 'xor' 'xor_ln132_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8342 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_454 = select i1 %tmp_1036, i8 %xor_ln132_454, i8 %x_assign_272" [src/dec.c:131]   --->   Operation 8342 'select' 'select_ln131_454' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8343 [1/1] (0.00ns)   --->   "%trunc_ln134_1127 = trunc i8 %select_ln131_454" [src/dec.c:134]   --->   Operation 8343 'trunc' 'trunc_ln134_1127' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8344 [1/1] (0.00ns)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_454, i32 7" [src/dec.c:134]   --->   Operation 8344 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8345 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_455)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_180, i32 7" [src/dec.c:131]   --->   Operation 8345 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8346 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_455)   --->   "%xor_ln132_455 = xor i8 %z_180, i8 14" [src/dec.c:132]   --->   Operation 8346 'xor' 'xor_ln132_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8347 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_455 = select i1 %tmp_1038, i8 %xor_ln132_455, i8 %z_180" [src/dec.c:131]   --->   Operation 8347 'select' 'select_ln131_455' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8348 [1/1] (0.00ns)   --->   "%trunc_ln134_1128 = trunc i8 %select_ln131_455" [src/dec.c:134]   --->   Operation 8348 'trunc' 'trunc_ln134_1128' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8349 [1/1] (0.00ns)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_455, i32 7" [src/dec.c:134]   --->   Operation 8349 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8350 [1/1] (0.00ns)   --->   "%x_assign_273 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1128, i1 %tmp_1039" [src/dec.c:134]   --->   Operation 8350 'bitconcatenate' 'x_assign_273' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8351 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_456)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_455, i32 6" [src/dec.c:131]   --->   Operation 8351 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8352 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_456)   --->   "%xor_ln132_456 = xor i8 %x_assign_273, i8 14" [src/dec.c:132]   --->   Operation 8352 'xor' 'xor_ln132_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_456 = select i1 %tmp_1040, i8 %xor_ln132_456, i8 %x_assign_273" [src/dec.c:131]   --->   Operation 8353 'select' 'select_ln131_456' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8354 [1/1] (0.00ns)   --->   "%trunc_ln134_1129 = trunc i8 %select_ln131_456" [src/dec.c:134]   --->   Operation 8354 'trunc' 'trunc_ln134_1129' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8355 [1/1] (0.00ns)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_456, i32 7" [src/dec.c:134]   --->   Operation 8355 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8356 [1/1] (0.00ns)   --->   "%x_assign_274 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1129, i1 %tmp_1041" [src/dec.c:134]   --->   Operation 8356 'bitconcatenate' 'x_assign_274' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8357 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_457)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_456, i32 6" [src/dec.c:131]   --->   Operation 8357 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8358 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_457)   --->   "%xor_ln132_457 = xor i8 %x_assign_274, i8 14" [src/dec.c:132]   --->   Operation 8358 'xor' 'xor_ln132_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8359 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_457 = select i1 %tmp_1042, i8 %xor_ln132_457, i8 %x_assign_274" [src/dec.c:131]   --->   Operation 8359 'select' 'select_ln131_457' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8360 [1/1] (0.00ns)   --->   "%trunc_ln134_1130 = trunc i8 %select_ln131_457" [src/dec.c:134]   --->   Operation 8360 'trunc' 'trunc_ln134_1130' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8361 [1/1] (0.00ns)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_457, i32 7" [src/dec.c:134]   --->   Operation 8361 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_458)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_451, i32 6" [src/dec.c:131]   --->   Operation 8362 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8363 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_458)   --->   "%xor_ln132_458 = xor i8 %x_assign_270, i8 14" [src/dec.c:132]   --->   Operation 8363 'xor' 'xor_ln132_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8364 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_458 = select i1 %tmp_1044, i8 %xor_ln132_458, i8 %x_assign_270" [src/dec.c:131]   --->   Operation 8364 'select' 'select_ln131_458' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8365 [1/1] (0.00ns)   --->   "%trunc_ln134_1131 = trunc i8 %select_ln131_458" [src/dec.c:134]   --->   Operation 8365 'trunc' 'trunc_ln134_1131' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8366 [1/1] (0.00ns)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_458, i32 7" [src/dec.c:134]   --->   Operation 8366 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8367 [1/1] (0.00ns)   --->   "%x_assign_275 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1131, i1 %tmp_1045" [src/dec.c:134]   --->   Operation 8367 'bitconcatenate' 'x_assign_275' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8368 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_459)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_458, i32 6" [src/dec.c:131]   --->   Operation 8368 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8369 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_459)   --->   "%xor_ln132_459 = xor i8 %x_assign_275, i8 14" [src/dec.c:132]   --->   Operation 8369 'xor' 'xor_ln132_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 8370 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_459 = select i1 %tmp_1046, i8 %xor_ln132_459, i8 %x_assign_275" [src/dec.c:131]   --->   Operation 8370 'select' 'select_ln131_459' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 8371 [1/1] (0.00ns)   --->   "%trunc_ln134_1132 = trunc i8 %select_ln131_459" [src/dec.c:134]   --->   Operation 8371 'trunc' 'trunc_ln134_1132' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 8372 [1/1] (0.00ns)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_459, i32 7" [src/dec.c:134]   --->   Operation 8372 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 5.23>
ST_72 : Operation 8373 [1/1] (0.00ns)   --->   "%rk_addr_65 = getelementptr i8 %rk, i64 0, i64 65" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8373 'getelementptr' 'rk_addr_65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8374 [1/1] (0.00ns)   --->   "%rk_addr_66 = getelementptr i8 %rk, i64 0, i64 66" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8374 'getelementptr' 'rk_addr_66' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8375 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_281, i8 %rk_addr_65" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8375 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_72 : Operation 8376 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_282, i8 %rk_addr_66" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8376 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_72 : Operation 8377 [1/1] (0.00ns)   --->   "%or_ln134_171 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1103, i1 %tmp_989" [src/dec.c:134]   --->   Operation 8377 'bitconcatenate' 'or_ln134_171' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8378 [1/1] (0.00ns)   --->   "%or_ln134_172 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1107, i1 %tmp_997" [src/dec.c:134]   --->   Operation 8378 'bitconcatenate' 'or_ln134_172' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8379 [1/1] (0.00ns)   --->   "%or_ln134_173 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1110, i1 %tmp_1003" [src/dec.c:134]   --->   Operation 8379 'bitconcatenate' 'or_ln134_173' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8380 [1/1] (0.00ns)   --->   "%or_ln134_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1112, i1 %tmp_1007" [src/dec.c:134]   --->   Operation 8380 'bitconcatenate' 'or_ln134_174' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_564)   --->   "%xor_ln124_2733 = xor i8 %x_assign_259, i8 %or_ln134_171" [src/dec.c:124]   --->   Operation 8381 'xor' 'xor_ln124_2733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_564)   --->   "%xor_ln124_2734 = xor i8 %xor_ln124_2733, i8 %z_172" [src/dec.c:124]   --->   Operation 8382 'xor' 'xor_ln124_2734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_564)   --->   "%xor_ln124_2735 = xor i8 %x_assign_258, i8 %or_ln134_172" [src/dec.c:124]   --->   Operation 8383 'xor' 'xor_ln124_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_564)   --->   "%xor_ln124_2736 = xor i8 %xor_ln124_2735, i8 %xor_ln124_524" [src/dec.c:124]   --->   Operation 8384 'xor' 'xor_ln124_2736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8385 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_564 = xor i8 %xor_ln124_2736, i8 %xor_ln124_2734" [src/dec.c:124]   --->   Operation 8385 'xor' 'xor_ln124_564' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_565)   --->   "%xor_ln124_2737 = xor i8 %xor_ln124_525, i8 %or_ln134_173" [src/dec.c:124]   --->   Operation 8386 'xor' 'xor_ln124_2737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_565)   --->   "%xor_ln124_2738 = xor i8 %xor_ln124_2737, i8 %z_173" [src/dec.c:124]   --->   Operation 8387 'xor' 'xor_ln124_2738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_565)   --->   "%xor_ln124_2739 = xor i8 %x_assign_258, i8 %or_ln134_174" [src/dec.c:124]   --->   Operation 8388 'xor' 'xor_ln124_2739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_565)   --->   "%xor_ln124_2740 = xor i8 %xor_ln124_2739, i8 %x_assign_259" [src/dec.c:124]   --->   Operation 8389 'xor' 'xor_ln124_2740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8390 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_565 = xor i8 %xor_ln124_2740, i8 %xor_ln124_2738" [src/dec.c:124]   --->   Operation 8390 'xor' 'xor_ln124_565' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_566)   --->   "%xor_ln124_2741 = xor i8 %xor_ln124_526, i8 %or_ln134_171" [src/dec.c:124]   --->   Operation 8391 'xor' 'xor_ln124_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_566)   --->   "%xor_ln124_2742 = xor i8 %xor_ln124_2741, i8 %z_174" [src/dec.c:124]   --->   Operation 8392 'xor' 'xor_ln124_2742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_566)   --->   "%xor_ln124_2743 = xor i8 %x_assign_261, i8 %or_ln134_172" [src/dec.c:124]   --->   Operation 8393 'xor' 'xor_ln124_2743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_566)   --->   "%xor_ln124_2744 = xor i8 %xor_ln124_2743, i8 %x_assign_256" [src/dec.c:124]   --->   Operation 8394 'xor' 'xor_ln124_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8395 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_566 = xor i8 %xor_ln124_2744, i8 %xor_ln124_2742" [src/dec.c:124]   --->   Operation 8395 'xor' 'xor_ln124_566' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_567)   --->   "%xor_ln124_2745 = xor i8 %or_ln134_173, i8 %xor_ln124_527" [src/dec.c:124]   --->   Operation 8396 'xor' 'xor_ln124_2745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_567)   --->   "%xor_ln124_2746 = xor i8 %xor_ln124_2745, i8 %z_175" [src/dec.c:124]   --->   Operation 8397 'xor' 'xor_ln124_2746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_567)   --->   "%xor_ln124_2747 = xor i8 %x_assign_256, i8 %or_ln134_174" [src/dec.c:124]   --->   Operation 8398 'xor' 'xor_ln124_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_567)   --->   "%xor_ln124_2748 = xor i8 %xor_ln124_2747, i8 %x_assign_261" [src/dec.c:124]   --->   Operation 8399 'xor' 'xor_ln124_2748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8400 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_567 = xor i8 %xor_ln124_2748, i8 %xor_ln124_2746" [src/dec.c:124]   --->   Operation 8400 'xor' 'xor_ln124_567' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8401 [1/1] (0.99ns)   --->   "%xor_ln124_568 = xor i8 %xor_ln124_564, i8 %xor_ln124_280" [src/dec.c:124]   --->   Operation 8401 'xor' 'xor_ln124_568' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8402 [1/1] (0.99ns)   --->   "%xor_ln124_569 = xor i8 %xor_ln124_565, i8 %xor_ln124_281" [src/dec.c:124]   --->   Operation 8402 'xor' 'xor_ln124_569' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8403 [1/1] (0.99ns)   --->   "%xor_ln124_570 = xor i8 %xor_ln124_566, i8 %xor_ln124_282" [src/dec.c:124]   --->   Operation 8403 'xor' 'xor_ln124_570' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8404 [1/1] (0.99ns)   --->   "%xor_ln124_571 = xor i8 %xor_ln124_567, i8 %xor_ln124_283" [src/dec.c:124]   --->   Operation 8404 'xor' 'xor_ln124_571' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8405 [1/1] (0.00ns)   --->   "%zext_ln150_22 = zext i8 %xor_ln124_568" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8405 'zext' 'zext_ln150_22' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8406 [1/1] (0.00ns)   --->   "%clefia_s0_addr_88 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_22" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8406 'getelementptr' 'clefia_s0_addr_88' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8407 [2/2] (3.25ns)   --->   "%z_176 = load i8 %clefia_s0_addr_88" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8407 'load' 'z_176' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8408 [1/1] (0.00ns)   --->   "%zext_ln151_22 = zext i8 %xor_ln124_569" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8408 'zext' 'zext_ln151_22' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8409 [1/1] (0.00ns)   --->   "%clefia_s1_addr_88 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_22" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8409 'getelementptr' 'clefia_s1_addr_88' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8410 [2/2] (3.25ns)   --->   "%z_177 = load i8 %clefia_s1_addr_88" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8410 'load' 'z_177' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8411 [1/1] (0.00ns)   --->   "%zext_ln152_22 = zext i8 %xor_ln124_570" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8411 'zext' 'zext_ln152_22' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8412 [1/1] (0.00ns)   --->   "%clefia_s0_addr_89 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_22" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8412 'getelementptr' 'clefia_s0_addr_89' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8413 [2/2] (3.25ns)   --->   "%z_178 = load i8 %clefia_s0_addr_89" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8413 'load' 'z_178' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8414 [1/1] (0.00ns)   --->   "%zext_ln153_22 = zext i8 %xor_ln124_571" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8414 'zext' 'zext_ln153_22' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8415 [1/1] (0.00ns)   --->   "%clefia_s1_addr_89 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_22" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8415 'getelementptr' 'clefia_s1_addr_89' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8416 [2/2] (3.25ns)   --->   "%z_179 = load i8 %clefia_s1_addr_89" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8416 'load' 'z_179' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8417 [1/1] (0.00ns)   --->   "%or_ln134_179 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1123, i1 %tmp_1029" [src/dec.c:134]   --->   Operation 8417 'bitconcatenate' 'or_ln134_179' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8418 [1/1] (0.00ns)   --->   "%or_ln134_180 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1127, i1 %tmp_1037" [src/dec.c:134]   --->   Operation 8418 'bitconcatenate' 'or_ln134_180' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8419 [1/1] (0.00ns)   --->   "%or_ln134_181 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1130, i1 %tmp_1043" [src/dec.c:134]   --->   Operation 8419 'bitconcatenate' 'or_ln134_181' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8420 [1/1] (0.00ns)   --->   "%or_ln134_182 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1132, i1 %tmp_1047" [src/dec.c:134]   --->   Operation 8420 'bitconcatenate' 'or_ln134_182' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_580)   --->   "%xor_ln124_2765 = xor i8 %x_assign_271, i8 %or_ln134_179" [src/dec.c:124]   --->   Operation 8421 'xor' 'xor_ln124_2765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_580)   --->   "%xor_ln124_2766 = xor i8 %xor_ln124_2765, i8 %z_180" [src/dec.c:124]   --->   Operation 8422 'xor' 'xor_ln124_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_580)   --->   "%xor_ln124_2767 = xor i8 %x_assign_270, i8 %or_ln134_180" [src/dec.c:124]   --->   Operation 8423 'xor' 'xor_ln124_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_580)   --->   "%xor_ln124_2768 = xor i8 %xor_ln124_2767, i8 %xor_ln124_540" [src/dec.c:124]   --->   Operation 8424 'xor' 'xor_ln124_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8425 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_580 = xor i8 %xor_ln124_2768, i8 %xor_ln124_2766" [src/dec.c:124]   --->   Operation 8425 'xor' 'xor_ln124_580' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_581)   --->   "%xor_ln124_2769 = xor i8 %xor_ln124_541, i8 %or_ln134_181" [src/dec.c:124]   --->   Operation 8426 'xor' 'xor_ln124_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_581)   --->   "%xor_ln124_2770 = xor i8 %xor_ln124_2769, i8 %z_181" [src/dec.c:124]   --->   Operation 8427 'xor' 'xor_ln124_2770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_581)   --->   "%xor_ln124_2771 = xor i8 %x_assign_270, i8 %or_ln134_182" [src/dec.c:124]   --->   Operation 8428 'xor' 'xor_ln124_2771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_581)   --->   "%xor_ln124_2772 = xor i8 %xor_ln124_2771, i8 %x_assign_271" [src/dec.c:124]   --->   Operation 8429 'xor' 'xor_ln124_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8430 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_581 = xor i8 %xor_ln124_2772, i8 %xor_ln124_2770" [src/dec.c:124]   --->   Operation 8430 'xor' 'xor_ln124_581' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_582)   --->   "%xor_ln124_2773 = xor i8 %xor_ln124_542, i8 %or_ln134_179" [src/dec.c:124]   --->   Operation 8431 'xor' 'xor_ln124_2773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_582)   --->   "%xor_ln124_2774 = xor i8 %xor_ln124_2773, i8 %z_182" [src/dec.c:124]   --->   Operation 8432 'xor' 'xor_ln124_2774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_582)   --->   "%xor_ln124_2775 = xor i8 %x_assign_273, i8 %or_ln134_180" [src/dec.c:124]   --->   Operation 8433 'xor' 'xor_ln124_2775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_582)   --->   "%xor_ln124_2776 = xor i8 %xor_ln124_2775, i8 %x_assign_268" [src/dec.c:124]   --->   Operation 8434 'xor' 'xor_ln124_2776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8435 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_582 = xor i8 %xor_ln124_2776, i8 %xor_ln124_2774" [src/dec.c:124]   --->   Operation 8435 'xor' 'xor_ln124_582' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_583)   --->   "%xor_ln124_2777 = xor i8 %or_ln134_181, i8 %xor_ln124_543" [src/dec.c:124]   --->   Operation 8436 'xor' 'xor_ln124_2777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_583)   --->   "%xor_ln124_2778 = xor i8 %xor_ln124_2777, i8 %z_183" [src/dec.c:124]   --->   Operation 8437 'xor' 'xor_ln124_2778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_583)   --->   "%xor_ln124_2779 = xor i8 %x_assign_268, i8 %or_ln134_182" [src/dec.c:124]   --->   Operation 8438 'xor' 'xor_ln124_2779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_583)   --->   "%xor_ln124_2780 = xor i8 %xor_ln124_2779, i8 %x_assign_273" [src/dec.c:124]   --->   Operation 8439 'xor' 'xor_ln124_2780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8440 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_583 = xor i8 %xor_ln124_2780, i8 %xor_ln124_2778" [src/dec.c:124]   --->   Operation 8440 'xor' 'xor_ln124_583' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8441 [1/1] (0.99ns)   --->   "%xor_ln124_584 = xor i8 %xor_ln124_580, i8 %xor_ln124_272" [src/dec.c:124]   --->   Operation 8441 'xor' 'xor_ln124_584' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8442 [1/1] (0.99ns)   --->   "%xor_ln124_585 = xor i8 %xor_ln124_581, i8 %xor_ln124_273" [src/dec.c:124]   --->   Operation 8442 'xor' 'xor_ln124_585' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8443 [1/1] (0.99ns)   --->   "%xor_ln124_586 = xor i8 %xor_ln124_582, i8 %xor_ln124_274" [src/dec.c:124]   --->   Operation 8443 'xor' 'xor_ln124_586' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8444 [1/1] (0.99ns)   --->   "%xor_ln124_587 = xor i8 %xor_ln124_583, i8 %xor_ln124_275" [src/dec.c:124]   --->   Operation 8444 'xor' 'xor_ln124_587' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 8445 [1/1] (0.00ns)   --->   "%zext_ln150_23 = zext i8 %xor_ln124_584" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8445 'zext' 'zext_ln150_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8446 [1/1] (0.00ns)   --->   "%clefia_s0_addr_92 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_23" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8446 'getelementptr' 'clefia_s0_addr_92' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8447 [2/2] (3.25ns)   --->   "%z_184 = load i8 %clefia_s0_addr_92" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8447 'load' 'z_184' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8448 [1/1] (0.00ns)   --->   "%zext_ln151_23 = zext i8 %xor_ln124_585" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8448 'zext' 'zext_ln151_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8449 [1/1] (0.00ns)   --->   "%clefia_s1_addr_92 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_23" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8449 'getelementptr' 'clefia_s1_addr_92' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8450 [2/2] (3.25ns)   --->   "%z_185 = load i8 %clefia_s1_addr_92" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8450 'load' 'z_185' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8451 [1/1] (0.00ns)   --->   "%zext_ln152_23 = zext i8 %xor_ln124_586" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8451 'zext' 'zext_ln152_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8452 [1/1] (0.00ns)   --->   "%clefia_s0_addr_93 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_23" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8452 'getelementptr' 'clefia_s0_addr_93' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8453 [2/2] (3.25ns)   --->   "%z_186 = load i8 %clefia_s0_addr_93" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8453 'load' 'z_186' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_72 : Operation 8454 [1/1] (0.00ns)   --->   "%zext_ln153_23 = zext i8 %xor_ln124_587" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8454 'zext' 'zext_ln153_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8455 [1/1] (0.00ns)   --->   "%clefia_s1_addr_93 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_23" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8455 'getelementptr' 'clefia_s1_addr_93' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 8456 [2/2] (3.25ns)   --->   "%z_187 = load i8 %clefia_s1_addr_93" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8456 'load' 'z_187' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 73 <SV = 72> <Delay = 6.74>
ST_73 : Operation 8457 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 67" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8457 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8458 [1/1] (0.00ns)   --->   "%rk_addr_68 = getelementptr i8 %rk, i64 0, i64 68" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8458 'getelementptr' 'rk_addr_68' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8459 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_283, i8 %rk_addr_67" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8459 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_73 : Operation 8460 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_284, i8 %rk_addr_68" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8460 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_73 : Operation 8461 [1/2] (3.25ns)   --->   "%z_176 = load i8 %clefia_s0_addr_88" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8461 'load' 'z_176' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8462 [1/2] (3.25ns)   --->   "%z_177 = load i8 %clefia_s1_addr_88" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8462 'load' 'z_177' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8463 [1/2] (3.25ns)   --->   "%z_178 = load i8 %clefia_s0_addr_89" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8463 'load' 'z_178' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8464 [1/2] (3.25ns)   --->   "%z_179 = load i8 %clefia_s1_addr_89" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8464 'load' 'z_179' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8465 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_440)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_177, i32 7" [src/dec.c:131]   --->   Operation 8465 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8466 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_440)   --->   "%xor_ln132_440 = xor i8 %z_177, i8 14" [src/dec.c:132]   --->   Operation 8466 'xor' 'xor_ln132_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8467 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_440 = select i1 %tmp_1008, i8 %xor_ln132_440, i8 %z_177" [src/dec.c:131]   --->   Operation 8467 'select' 'select_ln131_440' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8468 [1/1] (0.00ns)   --->   "%trunc_ln134_1113 = trunc i8 %select_ln131_440" [src/dec.c:134]   --->   Operation 8468 'trunc' 'trunc_ln134_1113' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8469 [1/1] (0.00ns)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_440, i32 7" [src/dec.c:134]   --->   Operation 8469 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8470 [1/1] (0.00ns)   --->   "%x_assign_264 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1113, i1 %tmp_1009" [src/dec.c:134]   --->   Operation 8470 'bitconcatenate' 'x_assign_264' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8471 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_441)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_178, i32 7" [src/dec.c:131]   --->   Operation 8471 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8472 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_441)   --->   "%xor_ln132_441 = xor i8 %z_178, i8 14" [src/dec.c:132]   --->   Operation 8472 'xor' 'xor_ln132_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8473 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_441 = select i1 %tmp_1010, i8 %xor_ln132_441, i8 %z_178" [src/dec.c:131]   --->   Operation 8473 'select' 'select_ln131_441' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8474 [1/1] (0.00ns)   --->   "%trunc_ln134_1114 = trunc i8 %select_ln131_441" [src/dec.c:134]   --->   Operation 8474 'trunc' 'trunc_ln134_1114' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8475 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_441, i32 7" [src/dec.c:134]   --->   Operation 8475 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8476 [1/1] (0.00ns)   --->   "%x_assign_265 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1114, i1 %tmp_1011" [src/dec.c:134]   --->   Operation 8476 'bitconcatenate' 'x_assign_265' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8477 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_442)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_441, i32 6" [src/dec.c:131]   --->   Operation 8477 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8478 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_442)   --->   "%xor_ln132_442 = xor i8 %x_assign_265, i8 14" [src/dec.c:132]   --->   Operation 8478 'xor' 'xor_ln132_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8479 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_442 = select i1 %tmp_1012, i8 %xor_ln132_442, i8 %x_assign_265" [src/dec.c:131]   --->   Operation 8479 'select' 'select_ln131_442' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8480 [1/1] (0.00ns)   --->   "%trunc_ln134_1115 = trunc i8 %select_ln131_442" [src/dec.c:134]   --->   Operation 8480 'trunc' 'trunc_ln134_1115' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8481 [1/1] (0.00ns)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_442, i32 7" [src/dec.c:134]   --->   Operation 8481 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8482 [1/1] (0.00ns)   --->   "%or_ln134_175 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1115, i1 %tmp_1013" [src/dec.c:134]   --->   Operation 8482 'bitconcatenate' 'or_ln134_175' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8483 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_443)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_179, i32 7" [src/dec.c:131]   --->   Operation 8483 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8484 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_443)   --->   "%xor_ln132_443 = xor i8 %z_179, i8 14" [src/dec.c:132]   --->   Operation 8484 'xor' 'xor_ln132_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8485 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_443 = select i1 %tmp_1014, i8 %xor_ln132_443, i8 %z_179" [src/dec.c:131]   --->   Operation 8485 'select' 'select_ln131_443' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8486 [1/1] (0.00ns)   --->   "%trunc_ln134_1116 = trunc i8 %select_ln131_443" [src/dec.c:134]   --->   Operation 8486 'trunc' 'trunc_ln134_1116' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8487 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_443, i32 7" [src/dec.c:134]   --->   Operation 8487 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8488 [1/1] (0.00ns)   --->   "%x_assign_266 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1116, i1 %tmp_1015" [src/dec.c:134]   --->   Operation 8488 'bitconcatenate' 'x_assign_266' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8489 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_444)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_443, i32 6" [src/dec.c:131]   --->   Operation 8489 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8490 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_444)   --->   "%xor_ln132_444 = xor i8 %x_assign_266, i8 14" [src/dec.c:132]   --->   Operation 8490 'xor' 'xor_ln132_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8491 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_444 = select i1 %tmp_1016, i8 %xor_ln132_444, i8 %x_assign_266" [src/dec.c:131]   --->   Operation 8491 'select' 'select_ln131_444' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8492 [1/1] (0.00ns)   --->   "%trunc_ln134_1117 = trunc i8 %select_ln131_444" [src/dec.c:134]   --->   Operation 8492 'trunc' 'trunc_ln134_1117' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8493 [1/1] (0.00ns)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_444, i32 7" [src/dec.c:134]   --->   Operation 8493 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8494 [1/1] (0.00ns)   --->   "%or_ln134_176 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1117, i1 %tmp_1017" [src/dec.c:134]   --->   Operation 8494 'bitconcatenate' 'or_ln134_176' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8495 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_445)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_176, i32 7" [src/dec.c:131]   --->   Operation 8495 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8496 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_445)   --->   "%xor_ln132_445 = xor i8 %z_176, i8 14" [src/dec.c:132]   --->   Operation 8496 'xor' 'xor_ln132_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8497 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_445 = select i1 %tmp_1018, i8 %xor_ln132_445, i8 %z_176" [src/dec.c:131]   --->   Operation 8497 'select' 'select_ln131_445' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8498 [1/1] (0.00ns)   --->   "%trunc_ln134_1118 = trunc i8 %select_ln131_445" [src/dec.c:134]   --->   Operation 8498 'trunc' 'trunc_ln134_1118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8499 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_445, i32 7" [src/dec.c:134]   --->   Operation 8499 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8500 [1/1] (0.00ns)   --->   "%x_assign_267 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1118, i1 %tmp_1019" [src/dec.c:134]   --->   Operation 8500 'bitconcatenate' 'x_assign_267' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8501 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_446)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_445, i32 6" [src/dec.c:131]   --->   Operation 8501 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_446)   --->   "%xor_ln132_446 = xor i8 %x_assign_267, i8 14" [src/dec.c:132]   --->   Operation 8502 'xor' 'xor_ln132_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8503 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_446 = select i1 %tmp_1020, i8 %xor_ln132_446, i8 %x_assign_267" [src/dec.c:131]   --->   Operation 8503 'select' 'select_ln131_446' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8504 [1/1] (0.00ns)   --->   "%trunc_ln134_1119 = trunc i8 %select_ln131_446" [src/dec.c:134]   --->   Operation 8504 'trunc' 'trunc_ln134_1119' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8505 [1/1] (0.00ns)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_446, i32 7" [src/dec.c:134]   --->   Operation 8505 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8506 [1/1] (0.00ns)   --->   "%or_ln134_177 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1119, i1 %tmp_1021" [src/dec.c:134]   --->   Operation 8506 'bitconcatenate' 'or_ln134_177' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8507 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_447)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_440, i32 6" [src/dec.c:131]   --->   Operation 8507 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8508 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_447)   --->   "%xor_ln132_447 = xor i8 %x_assign_264, i8 14" [src/dec.c:132]   --->   Operation 8508 'xor' 'xor_ln132_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8509 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_447 = select i1 %tmp_1022, i8 %xor_ln132_447, i8 %x_assign_264" [src/dec.c:131]   --->   Operation 8509 'select' 'select_ln131_447' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8510 [1/1] (0.00ns)   --->   "%trunc_ln134_1120 = trunc i8 %select_ln131_447" [src/dec.c:134]   --->   Operation 8510 'trunc' 'trunc_ln134_1120' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8511 [1/1] (0.00ns)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_447, i32 7" [src/dec.c:134]   --->   Operation 8511 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8512 [1/1] (0.00ns)   --->   "%or_ln134_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1120, i1 %tmp_1023" [src/dec.c:134]   --->   Operation 8512 'bitconcatenate' 'or_ln134_178' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_572)   --->   "%xor_ln124_2749 = xor i8 %x_assign_266, i8 %or_ln134_175" [src/dec.c:124]   --->   Operation 8513 'xor' 'xor_ln124_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_572)   --->   "%xor_ln124_2750 = xor i8 %xor_ln124_2749, i8 %z_176" [src/dec.c:124]   --->   Operation 8514 'xor' 'xor_ln124_2750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_572)   --->   "%xor_ln124_2751 = xor i8 %x_assign_264, i8 %or_ln134_176" [src/dec.c:124]   --->   Operation 8515 'xor' 'xor_ln124_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_572)   --->   "%xor_ln124_2752 = xor i8 %xor_ln124_2751, i8 %xor_ln124_548" [src/dec.c:124]   --->   Operation 8516 'xor' 'xor_ln124_2752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8517 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_572 = xor i8 %xor_ln124_2752, i8 %xor_ln124_2750" [src/dec.c:124]   --->   Operation 8517 'xor' 'xor_ln124_572' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_573)   --->   "%xor_ln124_2753 = xor i8 %xor_ln124_549, i8 %or_ln134_175" [src/dec.c:124]   --->   Operation 8518 'xor' 'xor_ln124_2753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_573)   --->   "%xor_ln124_2754 = xor i8 %xor_ln124_2753, i8 %z_177" [src/dec.c:124]   --->   Operation 8519 'xor' 'xor_ln124_2754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_573)   --->   "%xor_ln124_2755 = xor i8 %x_assign_267, i8 %or_ln134_176" [src/dec.c:124]   --->   Operation 8520 'xor' 'xor_ln124_2755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_573)   --->   "%xor_ln124_2756 = xor i8 %xor_ln124_2755, i8 %x_assign_265" [src/dec.c:124]   --->   Operation 8521 'xor' 'xor_ln124_2756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8522 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_573 = xor i8 %xor_ln124_2756, i8 %xor_ln124_2754" [src/dec.c:124]   --->   Operation 8522 'xor' 'xor_ln124_573' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_574)   --->   "%xor_ln124_2757 = xor i8 %or_ln134_178, i8 %x_assign_266" [src/dec.c:124]   --->   Operation 8523 'xor' 'xor_ln124_2757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_574)   --->   "%xor_ln124_2758 = xor i8 %xor_ln124_2757, i8 %z_178" [src/dec.c:124]   --->   Operation 8524 'xor' 'xor_ln124_2758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_574)   --->   "%xor_ln124_2759 = xor i8 %x_assign_264, i8 %xor_ln124_550" [src/dec.c:124]   --->   Operation 8525 'xor' 'xor_ln124_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_574)   --->   "%xor_ln124_2760 = xor i8 %xor_ln124_2759, i8 %or_ln134_177" [src/dec.c:124]   --->   Operation 8526 'xor' 'xor_ln124_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8527 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_574 = xor i8 %xor_ln124_2760, i8 %xor_ln124_2758" [src/dec.c:124]   --->   Operation 8527 'xor' 'xor_ln124_574' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_575)   --->   "%xor_ln124_2761 = xor i8 %x_assign_265, i8 %or_ln134_178" [src/dec.c:124]   --->   Operation 8528 'xor' 'xor_ln124_2761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_575)   --->   "%xor_ln124_2762 = xor i8 %xor_ln124_2761, i8 %z_179" [src/dec.c:124]   --->   Operation 8529 'xor' 'xor_ln124_2762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_575)   --->   "%xor_ln124_2763 = xor i8 %x_assign_267, i8 %xor_ln124_551" [src/dec.c:124]   --->   Operation 8530 'xor' 'xor_ln124_2763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_575)   --->   "%xor_ln124_2764 = xor i8 %xor_ln124_2763, i8 %or_ln134_177" [src/dec.c:124]   --->   Operation 8531 'xor' 'xor_ln124_2764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8532 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_575 = xor i8 %xor_ln124_2764, i8 %xor_ln124_2762" [src/dec.c:124]   --->   Operation 8532 'xor' 'xor_ln124_575' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8533 [1/2] (3.25ns)   --->   "%z_184 = load i8 %clefia_s0_addr_92" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8533 'load' 'z_184' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8534 [1/2] (3.25ns)   --->   "%z_185 = load i8 %clefia_s1_addr_92" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8534 'load' 'z_185' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8535 [1/2] (3.25ns)   --->   "%z_186 = load i8 %clefia_s0_addr_93" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8535 'load' 'z_186' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8536 [1/2] (3.25ns)   --->   "%z_187 = load i8 %clefia_s1_addr_93" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8536 'load' 'z_187' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_73 : Operation 8537 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_460)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_185, i32 7" [src/dec.c:131]   --->   Operation 8537 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8538 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_460)   --->   "%xor_ln132_460 = xor i8 %z_185, i8 14" [src/dec.c:132]   --->   Operation 8538 'xor' 'xor_ln132_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8539 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_460 = select i1 %tmp_1048, i8 %xor_ln132_460, i8 %z_185" [src/dec.c:131]   --->   Operation 8539 'select' 'select_ln131_460' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8540 [1/1] (0.00ns)   --->   "%trunc_ln134_1133 = trunc i8 %select_ln131_460" [src/dec.c:134]   --->   Operation 8540 'trunc' 'trunc_ln134_1133' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8541 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_460, i32 7" [src/dec.c:134]   --->   Operation 8541 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8542 [1/1] (0.00ns)   --->   "%x_assign_276 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1133, i1 %tmp_1049" [src/dec.c:134]   --->   Operation 8542 'bitconcatenate' 'x_assign_276' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8543 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_461)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_186, i32 7" [src/dec.c:131]   --->   Operation 8543 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8544 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_461)   --->   "%xor_ln132_461 = xor i8 %z_186, i8 14" [src/dec.c:132]   --->   Operation 8544 'xor' 'xor_ln132_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8545 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_461 = select i1 %tmp_1050, i8 %xor_ln132_461, i8 %z_186" [src/dec.c:131]   --->   Operation 8545 'select' 'select_ln131_461' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8546 [1/1] (0.00ns)   --->   "%trunc_ln134_1134 = trunc i8 %select_ln131_461" [src/dec.c:134]   --->   Operation 8546 'trunc' 'trunc_ln134_1134' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8547 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_461, i32 7" [src/dec.c:134]   --->   Operation 8547 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8548 [1/1] (0.00ns)   --->   "%x_assign_277 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1134, i1 %tmp_1051" [src/dec.c:134]   --->   Operation 8548 'bitconcatenate' 'x_assign_277' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8549 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_462)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_461, i32 6" [src/dec.c:131]   --->   Operation 8549 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_462)   --->   "%xor_ln132_462 = xor i8 %x_assign_277, i8 14" [src/dec.c:132]   --->   Operation 8550 'xor' 'xor_ln132_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8551 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_462 = select i1 %tmp_1052, i8 %xor_ln132_462, i8 %x_assign_277" [src/dec.c:131]   --->   Operation 8551 'select' 'select_ln131_462' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8552 [1/1] (0.00ns)   --->   "%trunc_ln134_1135 = trunc i8 %select_ln131_462" [src/dec.c:134]   --->   Operation 8552 'trunc' 'trunc_ln134_1135' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8553 [1/1] (0.00ns)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_462, i32 7" [src/dec.c:134]   --->   Operation 8553 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8554 [1/1] (0.00ns)   --->   "%or_ln134_183 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1135, i1 %tmp_1053" [src/dec.c:134]   --->   Operation 8554 'bitconcatenate' 'or_ln134_183' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8555 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_463)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_187, i32 7" [src/dec.c:131]   --->   Operation 8555 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8556 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_463)   --->   "%xor_ln132_463 = xor i8 %z_187, i8 14" [src/dec.c:132]   --->   Operation 8556 'xor' 'xor_ln132_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8557 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_463 = select i1 %tmp_1054, i8 %xor_ln132_463, i8 %z_187" [src/dec.c:131]   --->   Operation 8557 'select' 'select_ln131_463' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8558 [1/1] (0.00ns)   --->   "%trunc_ln134_1136 = trunc i8 %select_ln131_463" [src/dec.c:134]   --->   Operation 8558 'trunc' 'trunc_ln134_1136' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8559 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_463, i32 7" [src/dec.c:134]   --->   Operation 8559 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8560 [1/1] (0.00ns)   --->   "%x_assign_278 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1136, i1 %tmp_1055" [src/dec.c:134]   --->   Operation 8560 'bitconcatenate' 'x_assign_278' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8561 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_464)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_463, i32 6" [src/dec.c:131]   --->   Operation 8561 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8562 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_464)   --->   "%xor_ln132_464 = xor i8 %x_assign_278, i8 14" [src/dec.c:132]   --->   Operation 8562 'xor' 'xor_ln132_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8563 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_464 = select i1 %tmp_1056, i8 %xor_ln132_464, i8 %x_assign_278" [src/dec.c:131]   --->   Operation 8563 'select' 'select_ln131_464' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8564 [1/1] (0.00ns)   --->   "%trunc_ln134_1137 = trunc i8 %select_ln131_464" [src/dec.c:134]   --->   Operation 8564 'trunc' 'trunc_ln134_1137' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8565 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_464, i32 7" [src/dec.c:134]   --->   Operation 8565 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8566 [1/1] (0.00ns)   --->   "%or_ln134_184 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1137, i1 %tmp_1057" [src/dec.c:134]   --->   Operation 8566 'bitconcatenate' 'or_ln134_184' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8567 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_465)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_184, i32 7" [src/dec.c:131]   --->   Operation 8567 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8568 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_465)   --->   "%xor_ln132_465 = xor i8 %z_184, i8 14" [src/dec.c:132]   --->   Operation 8568 'xor' 'xor_ln132_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8569 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_465 = select i1 %tmp_1058, i8 %xor_ln132_465, i8 %z_184" [src/dec.c:131]   --->   Operation 8569 'select' 'select_ln131_465' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8570 [1/1] (0.00ns)   --->   "%trunc_ln134_1138 = trunc i8 %select_ln131_465" [src/dec.c:134]   --->   Operation 8570 'trunc' 'trunc_ln134_1138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8571 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_465, i32 7" [src/dec.c:134]   --->   Operation 8571 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8572 [1/1] (0.00ns)   --->   "%x_assign_279 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1138, i1 %tmp_1059" [src/dec.c:134]   --->   Operation 8572 'bitconcatenate' 'x_assign_279' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8573 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_466)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_465, i32 6" [src/dec.c:131]   --->   Operation 8573 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8574 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_466)   --->   "%xor_ln132_466 = xor i8 %x_assign_279, i8 14" [src/dec.c:132]   --->   Operation 8574 'xor' 'xor_ln132_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8575 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_466 = select i1 %tmp_1060, i8 %xor_ln132_466, i8 %x_assign_279" [src/dec.c:131]   --->   Operation 8575 'select' 'select_ln131_466' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8576 [1/1] (0.00ns)   --->   "%trunc_ln134_1139 = trunc i8 %select_ln131_466" [src/dec.c:134]   --->   Operation 8576 'trunc' 'trunc_ln134_1139' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8577 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_466, i32 7" [src/dec.c:134]   --->   Operation 8577 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8578 [1/1] (0.00ns)   --->   "%or_ln134_185 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1139, i1 %tmp_1061" [src/dec.c:134]   --->   Operation 8578 'bitconcatenate' 'or_ln134_185' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8579 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_467)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_460, i32 6" [src/dec.c:131]   --->   Operation 8579 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8580 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_467)   --->   "%xor_ln132_467 = xor i8 %x_assign_276, i8 14" [src/dec.c:132]   --->   Operation 8580 'xor' 'xor_ln132_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8581 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_467 = select i1 %tmp_1062, i8 %xor_ln132_467, i8 %x_assign_276" [src/dec.c:131]   --->   Operation 8581 'select' 'select_ln131_467' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 8582 [1/1] (0.00ns)   --->   "%trunc_ln134_1140 = trunc i8 %select_ln131_467" [src/dec.c:134]   --->   Operation 8582 'trunc' 'trunc_ln134_1140' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8583 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_467, i32 7" [src/dec.c:134]   --->   Operation 8583 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8584 [1/1] (0.00ns)   --->   "%or_ln134_186 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1140, i1 %tmp_1063" [src/dec.c:134]   --->   Operation 8584 'bitconcatenate' 'or_ln134_186' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 8585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_588)   --->   "%xor_ln124_2781 = xor i8 %x_assign_278, i8 %or_ln134_183" [src/dec.c:124]   --->   Operation 8585 'xor' 'xor_ln124_2781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_588)   --->   "%xor_ln124_2782 = xor i8 %xor_ln124_2781, i8 %z_184" [src/dec.c:124]   --->   Operation 8586 'xor' 'xor_ln124_2782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_588)   --->   "%xor_ln124_2783 = xor i8 %x_assign_276, i8 %or_ln134_184" [src/dec.c:124]   --->   Operation 8587 'xor' 'xor_ln124_2783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_588)   --->   "%xor_ln124_2784 = xor i8 %xor_ln124_2783, i8 %xor_ln124_564" [src/dec.c:124]   --->   Operation 8588 'xor' 'xor_ln124_2784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8589 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_588 = xor i8 %xor_ln124_2784, i8 %xor_ln124_2782" [src/dec.c:124]   --->   Operation 8589 'xor' 'xor_ln124_588' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_589)   --->   "%xor_ln124_2785 = xor i8 %xor_ln124_565, i8 %or_ln134_183" [src/dec.c:124]   --->   Operation 8590 'xor' 'xor_ln124_2785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_589)   --->   "%xor_ln124_2786 = xor i8 %xor_ln124_2785, i8 %z_185" [src/dec.c:124]   --->   Operation 8591 'xor' 'xor_ln124_2786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_589)   --->   "%xor_ln124_2787 = xor i8 %x_assign_279, i8 %or_ln134_184" [src/dec.c:124]   --->   Operation 8592 'xor' 'xor_ln124_2787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_589)   --->   "%xor_ln124_2788 = xor i8 %xor_ln124_2787, i8 %x_assign_277" [src/dec.c:124]   --->   Operation 8593 'xor' 'xor_ln124_2788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8594 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_589 = xor i8 %xor_ln124_2788, i8 %xor_ln124_2786" [src/dec.c:124]   --->   Operation 8594 'xor' 'xor_ln124_589' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8595 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_590)   --->   "%xor_ln124_2789 = xor i8 %or_ln134_186, i8 %x_assign_278" [src/dec.c:124]   --->   Operation 8595 'xor' 'xor_ln124_2789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_590)   --->   "%xor_ln124_2790 = xor i8 %xor_ln124_2789, i8 %z_186" [src/dec.c:124]   --->   Operation 8596 'xor' 'xor_ln124_2790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_590)   --->   "%xor_ln124_2791 = xor i8 %x_assign_276, i8 %xor_ln124_566" [src/dec.c:124]   --->   Operation 8597 'xor' 'xor_ln124_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8598 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_590)   --->   "%xor_ln124_2792 = xor i8 %xor_ln124_2791, i8 %or_ln134_185" [src/dec.c:124]   --->   Operation 8598 'xor' 'xor_ln124_2792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8599 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_590 = xor i8 %xor_ln124_2792, i8 %xor_ln124_2790" [src/dec.c:124]   --->   Operation 8599 'xor' 'xor_ln124_590' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_591)   --->   "%xor_ln124_2793 = xor i8 %x_assign_277, i8 %or_ln134_186" [src/dec.c:124]   --->   Operation 8600 'xor' 'xor_ln124_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_591)   --->   "%xor_ln124_2794 = xor i8 %xor_ln124_2793, i8 %z_187" [src/dec.c:124]   --->   Operation 8601 'xor' 'xor_ln124_2794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_591)   --->   "%xor_ln124_2795 = xor i8 %x_assign_279, i8 %xor_ln124_567" [src/dec.c:124]   --->   Operation 8602 'xor' 'xor_ln124_2795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_591)   --->   "%xor_ln124_2796 = xor i8 %xor_ln124_2795, i8 %or_ln134_185" [src/dec.c:124]   --->   Operation 8603 'xor' 'xor_ln124_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 8604 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_591 = xor i8 %xor_ln124_2796, i8 %xor_ln124_2794" [src/dec.c:124]   --->   Operation 8604 'xor' 'xor_ln124_591' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.23>
ST_74 : Operation 8605 [1/1] (0.00ns)   --->   "%t_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln242_1, i1 %tmp_486, i1 %tmp_504" [src/dec.c:242->src/dec.c:295->src/dec.c:330]   --->   Operation 8605 'bitconcatenate' 't_30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8606 [1/1] (0.00ns)   --->   "%t_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i1.i1, i6 %trunc_ln243_2, i1 %tmp_487, i1 %tmp_505" [src/dec.c:243->src/dec.c:295->src/dec.c:330]   --->   Operation 8606 'bitconcatenate' 't_31' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8607 [1/1] (0.99ns)   --->   "%xor_ln124_254 = xor i8 %t_30, i8 213" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8607 'xor' 'xor_ln124_254' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8608 [1/1] (0.99ns)   --->   "%xor_ln124_255 = xor i8 %t_31, i8 67" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8608 'xor' 'xor_ln124_255' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8609 [1/1] (0.00ns)   --->   "%rk_addr_69 = getelementptr i8 %rk, i64 0, i64 69" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8609 'getelementptr' 'rk_addr_69' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8610 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_285, i8 %rk_addr_69" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 8610 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_74 : Operation 8611 [1/1] (0.00ns)   --->   "%rk_addr_80 = getelementptr i8 %rk, i64 0, i64 80" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8611 'getelementptr' 'rk_addr_80' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8612 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_296, i8 %rk_addr_80" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8612 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_74 : Operation 8613 [1/1] (0.99ns)   --->   "%xor_ln124_592 = xor i8 %xor_ln124_572, i8 %xor_ln124_276" [src/dec.c:124]   --->   Operation 8613 'xor' 'xor_ln124_592' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8614 [1/1] (0.99ns)   --->   "%xor_ln124_593 = xor i8 %xor_ln124_573, i8 %xor_ln124_277" [src/dec.c:124]   --->   Operation 8614 'xor' 'xor_ln124_593' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8615 [1/1] (0.99ns)   --->   "%xor_ln124_594 = xor i8 %xor_ln124_574, i8 %xor_ln124_278" [src/dec.c:124]   --->   Operation 8615 'xor' 'xor_ln124_594' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8616 [1/1] (0.99ns)   --->   "%xor_ln124_595 = xor i8 %xor_ln124_575, i8 %xor_ln124_279" [src/dec.c:124]   --->   Operation 8616 'xor' 'xor_ln124_595' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8617 [1/1] (0.00ns)   --->   "%zext_ln173_23 = zext i8 %xor_ln124_592" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8617 'zext' 'zext_ln173_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8618 [1/1] (0.00ns)   --->   "%clefia_s1_addr_94 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_23" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8618 'getelementptr' 'clefia_s1_addr_94' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8619 [2/2] (3.25ns)   --->   "%z_188 = load i8 %clefia_s1_addr_94" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8619 'load' 'z_188' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8620 [1/1] (0.00ns)   --->   "%zext_ln174_23 = zext i8 %xor_ln124_593" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8620 'zext' 'zext_ln174_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8621 [1/1] (0.00ns)   --->   "%clefia_s0_addr_94 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_23" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8621 'getelementptr' 'clefia_s0_addr_94' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8622 [2/2] (3.25ns)   --->   "%z_189 = load i8 %clefia_s0_addr_94" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8622 'load' 'z_189' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8623 [1/1] (0.00ns)   --->   "%zext_ln175_23 = zext i8 %xor_ln124_594" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8623 'zext' 'zext_ln175_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8624 [1/1] (0.00ns)   --->   "%clefia_s1_addr_95 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_23" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8624 'getelementptr' 'clefia_s1_addr_95' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8625 [2/2] (3.25ns)   --->   "%z_190 = load i8 %clefia_s1_addr_95" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8625 'load' 'z_190' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8626 [1/1] (0.00ns)   --->   "%zext_ln176_23 = zext i8 %xor_ln124_595" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8626 'zext' 'zext_ln176_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8627 [1/1] (0.00ns)   --->   "%clefia_s0_addr_95 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_23" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8627 'getelementptr' 'clefia_s0_addr_95' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8628 [2/2] (3.25ns)   --->   "%z_191 = load i8 %clefia_s0_addr_95" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8628 'load' 'z_191' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8629 [1/1] (0.99ns)   --->   "%xor_ln124_608 = xor i8 %xor_ln124_588, i8 %xor_ln124_252" [src/dec.c:124]   --->   Operation 8629 'xor' 'xor_ln124_608' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8630 [1/1] (0.99ns)   --->   "%xor_ln124_609 = xor i8 %xor_ln124_589, i8 %xor_ln124_253" [src/dec.c:124]   --->   Operation 8630 'xor' 'xor_ln124_609' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8631 [1/1] (0.99ns)   --->   "%xor_ln124_610 = xor i8 %xor_ln124_590, i8 %xor_ln124_254" [src/dec.c:124]   --->   Operation 8631 'xor' 'xor_ln124_610' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8632 [1/1] (0.99ns)   --->   "%xor_ln124_611 = xor i8 %xor_ln124_591, i8 %xor_ln124_255" [src/dec.c:124]   --->   Operation 8632 'xor' 'xor_ln124_611' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 8633 [1/1] (0.00ns)   --->   "%zext_ln173_24 = zext i8 %xor_ln124_608" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8633 'zext' 'zext_ln173_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8634 [1/1] (0.00ns)   --->   "%clefia_s1_addr_98 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_24" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8634 'getelementptr' 'clefia_s1_addr_98' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8635 [2/2] (3.25ns)   --->   "%z_196 = load i8 %clefia_s1_addr_98" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8635 'load' 'z_196' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8636 [1/1] (0.00ns)   --->   "%zext_ln174_24 = zext i8 %xor_ln124_609" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8636 'zext' 'zext_ln174_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8637 [1/1] (0.00ns)   --->   "%clefia_s0_addr_98 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_24" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8637 'getelementptr' 'clefia_s0_addr_98' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8638 [2/2] (3.25ns)   --->   "%z_197 = load i8 %clefia_s0_addr_98" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8638 'load' 'z_197' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8639 [1/1] (0.00ns)   --->   "%zext_ln175_24 = zext i8 %xor_ln124_610" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8639 'zext' 'zext_ln175_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8640 [1/1] (0.00ns)   --->   "%clefia_s1_addr_99 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_24" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8640 'getelementptr' 'clefia_s1_addr_99' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8641 [2/2] (3.25ns)   --->   "%z_198 = load i8 %clefia_s1_addr_99" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8641 'load' 'z_198' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_74 : Operation 8642 [1/1] (0.00ns)   --->   "%zext_ln176_24 = zext i8 %xor_ln124_611" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8642 'zext' 'zext_ln176_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8643 [1/1] (0.00ns)   --->   "%clefia_s0_addr_99 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_24" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8643 'getelementptr' 'clefia_s0_addr_99' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 8644 [2/2] (3.25ns)   --->   "%z_199 = load i8 %clefia_s0_addr_99" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8644 'load' 'z_199' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 75 <SV = 74> <Delay = 6.99>
ST_75 : Operation 8645 [1/1] (0.00ns)   --->   "%rk_addr_81 = getelementptr i8 %rk, i64 0, i64 81" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8645 'getelementptr' 'rk_addr_81' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8646 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_297, i8 %rk_addr_81" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8646 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_75 : Operation 8647 [1/1] (0.00ns)   --->   "%rk_addr_82 = getelementptr i8 %rk, i64 0, i64 82" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8647 'getelementptr' 'rk_addr_82' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8648 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_298, i8 %rk_addr_82" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8648 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_75 : Operation 8649 [1/2] (3.25ns)   --->   "%z_188 = load i8 %clefia_s1_addr_94" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8649 'load' 'z_188' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8650 [1/2] (3.25ns)   --->   "%z_189 = load i8 %clefia_s0_addr_94" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8650 'load' 'z_189' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8651 [1/2] (3.25ns)   --->   "%z_190 = load i8 %clefia_s1_addr_95" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8651 'load' 'z_190' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8652 [1/2] (3.25ns)   --->   "%z_191 = load i8 %clefia_s0_addr_95" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8652 'load' 'z_191' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8653 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_468)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_189, i32 7" [src/dec.c:131]   --->   Operation 8653 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8654 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_468)   --->   "%xor_ln132_468 = xor i8 %z_189, i8 14" [src/dec.c:132]   --->   Operation 8654 'xor' 'xor_ln132_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8655 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_468 = select i1 %tmp_1064, i8 %xor_ln132_468, i8 %z_189" [src/dec.c:131]   --->   Operation 8655 'select' 'select_ln131_468' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8656 [1/1] (0.00ns)   --->   "%trunc_ln134_1141 = trunc i8 %select_ln131_468" [src/dec.c:134]   --->   Operation 8656 'trunc' 'trunc_ln134_1141' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8657 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_468, i32 7" [src/dec.c:134]   --->   Operation 8657 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8658 [1/1] (0.00ns)   --->   "%x_assign_280 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1141, i1 %tmp_1065" [src/dec.c:134]   --->   Operation 8658 'bitconcatenate' 'x_assign_280' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8659 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_469)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_468, i32 6" [src/dec.c:131]   --->   Operation 8659 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8660 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_469)   --->   "%xor_ln132_469 = xor i8 %x_assign_280, i8 14" [src/dec.c:132]   --->   Operation 8660 'xor' 'xor_ln132_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8661 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_469 = select i1 %tmp_1066, i8 %xor_ln132_469, i8 %x_assign_280" [src/dec.c:131]   --->   Operation 8661 'select' 'select_ln131_469' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8662 [1/1] (0.00ns)   --->   "%trunc_ln134_1142 = trunc i8 %select_ln131_469" [src/dec.c:134]   --->   Operation 8662 'trunc' 'trunc_ln134_1142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8663 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_469, i32 7" [src/dec.c:134]   --->   Operation 8663 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8664 [1/1] (0.00ns)   --->   "%x_assign_281 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1142, i1 %tmp_1067" [src/dec.c:134]   --->   Operation 8664 'bitconcatenate' 'x_assign_281' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8665 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_470)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_469, i32 6" [src/dec.c:131]   --->   Operation 8665 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8666 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_470)   --->   "%xor_ln132_470 = xor i8 %x_assign_281, i8 14" [src/dec.c:132]   --->   Operation 8666 'xor' 'xor_ln132_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8667 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_470 = select i1 %tmp_1068, i8 %xor_ln132_470, i8 %x_assign_281" [src/dec.c:131]   --->   Operation 8667 'select' 'select_ln131_470' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8668 [1/1] (0.00ns)   --->   "%trunc_ln134_1143 = trunc i8 %select_ln131_470" [src/dec.c:134]   --->   Operation 8668 'trunc' 'trunc_ln134_1143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8669 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_470, i32 7" [src/dec.c:134]   --->   Operation 8669 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8670 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_471)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_190, i32 7" [src/dec.c:131]   --->   Operation 8670 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8671 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_471)   --->   "%xor_ln132_471 = xor i8 %z_190, i8 14" [src/dec.c:132]   --->   Operation 8671 'xor' 'xor_ln132_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8672 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_471 = select i1 %tmp_1070, i8 %xor_ln132_471, i8 %z_190" [src/dec.c:131]   --->   Operation 8672 'select' 'select_ln131_471' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8673 [1/1] (0.00ns)   --->   "%trunc_ln134_1144 = trunc i8 %select_ln131_471" [src/dec.c:134]   --->   Operation 8673 'trunc' 'trunc_ln134_1144' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8674 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_471, i32 7" [src/dec.c:134]   --->   Operation 8674 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8675 [1/1] (0.00ns)   --->   "%x_assign_282 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1144, i1 %tmp_1071" [src/dec.c:134]   --->   Operation 8675 'bitconcatenate' 'x_assign_282' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8676 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_472)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_191, i32 7" [src/dec.c:131]   --->   Operation 8676 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8677 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_472)   --->   "%xor_ln132_472 = xor i8 %z_191, i8 14" [src/dec.c:132]   --->   Operation 8677 'xor' 'xor_ln132_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8678 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_472 = select i1 %tmp_1072, i8 %xor_ln132_472, i8 %z_191" [src/dec.c:131]   --->   Operation 8678 'select' 'select_ln131_472' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8679 [1/1] (0.00ns)   --->   "%trunc_ln134_1145 = trunc i8 %select_ln131_472" [src/dec.c:134]   --->   Operation 8679 'trunc' 'trunc_ln134_1145' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8680 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_472, i32 7" [src/dec.c:134]   --->   Operation 8680 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8681 [1/1] (0.00ns)   --->   "%x_assign_283 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1145, i1 %tmp_1073" [src/dec.c:134]   --->   Operation 8681 'bitconcatenate' 'x_assign_283' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8682 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_473)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_472, i32 6" [src/dec.c:131]   --->   Operation 8682 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8683 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_473)   --->   "%xor_ln132_473 = xor i8 %x_assign_283, i8 14" [src/dec.c:132]   --->   Operation 8683 'xor' 'xor_ln132_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8684 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_473 = select i1 %tmp_1074, i8 %xor_ln132_473, i8 %x_assign_283" [src/dec.c:131]   --->   Operation 8684 'select' 'select_ln131_473' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8685 [1/1] (0.00ns)   --->   "%trunc_ln134_1146 = trunc i8 %select_ln131_473" [src/dec.c:134]   --->   Operation 8685 'trunc' 'trunc_ln134_1146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8686 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_473, i32 7" [src/dec.c:134]   --->   Operation 8686 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8687 [1/1] (0.00ns)   --->   "%x_assign_284 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1146, i1 %tmp_1075" [src/dec.c:134]   --->   Operation 8687 'bitconcatenate' 'x_assign_284' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8688 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_474)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_473, i32 6" [src/dec.c:131]   --->   Operation 8688 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8689 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_474)   --->   "%xor_ln132_474 = xor i8 %x_assign_284, i8 14" [src/dec.c:132]   --->   Operation 8689 'xor' 'xor_ln132_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8690 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_474 = select i1 %tmp_1076, i8 %xor_ln132_474, i8 %x_assign_284" [src/dec.c:131]   --->   Operation 8690 'select' 'select_ln131_474' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8691 [1/1] (0.00ns)   --->   "%trunc_ln134_1147 = trunc i8 %select_ln131_474" [src/dec.c:134]   --->   Operation 8691 'trunc' 'trunc_ln134_1147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8692 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_474, i32 7" [src/dec.c:134]   --->   Operation 8692 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8693 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_475)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_188, i32 7" [src/dec.c:131]   --->   Operation 8693 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8694 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_475)   --->   "%xor_ln132_475 = xor i8 %z_188, i8 14" [src/dec.c:132]   --->   Operation 8694 'xor' 'xor_ln132_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8695 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_475 = select i1 %tmp_1078, i8 %xor_ln132_475, i8 %z_188" [src/dec.c:131]   --->   Operation 8695 'select' 'select_ln131_475' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8696 [1/1] (0.00ns)   --->   "%trunc_ln134_1148 = trunc i8 %select_ln131_475" [src/dec.c:134]   --->   Operation 8696 'trunc' 'trunc_ln134_1148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8697 [1/1] (0.00ns)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_475, i32 7" [src/dec.c:134]   --->   Operation 8697 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8698 [1/1] (0.00ns)   --->   "%x_assign_285 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1148, i1 %tmp_1079" [src/dec.c:134]   --->   Operation 8698 'bitconcatenate' 'x_assign_285' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8699 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_476)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_475, i32 6" [src/dec.c:131]   --->   Operation 8699 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8700 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_476)   --->   "%xor_ln132_476 = xor i8 %x_assign_285, i8 14" [src/dec.c:132]   --->   Operation 8700 'xor' 'xor_ln132_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8701 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_476 = select i1 %tmp_1080, i8 %xor_ln132_476, i8 %x_assign_285" [src/dec.c:131]   --->   Operation 8701 'select' 'select_ln131_476' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8702 [1/1] (0.00ns)   --->   "%trunc_ln134_1149 = trunc i8 %select_ln131_476" [src/dec.c:134]   --->   Operation 8702 'trunc' 'trunc_ln134_1149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8703 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_476, i32 7" [src/dec.c:134]   --->   Operation 8703 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8704 [1/1] (0.00ns)   --->   "%x_assign_286 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1149, i1 %tmp_1081" [src/dec.c:134]   --->   Operation 8704 'bitconcatenate' 'x_assign_286' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8705 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_477)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_476, i32 6" [src/dec.c:131]   --->   Operation 8705 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8706 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_477)   --->   "%xor_ln132_477 = xor i8 %x_assign_286, i8 14" [src/dec.c:132]   --->   Operation 8706 'xor' 'xor_ln132_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8707 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_477 = select i1 %tmp_1082, i8 %xor_ln132_477, i8 %x_assign_286" [src/dec.c:131]   --->   Operation 8707 'select' 'select_ln131_477' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8708 [1/1] (0.00ns)   --->   "%trunc_ln134_1150 = trunc i8 %select_ln131_477" [src/dec.c:134]   --->   Operation 8708 'trunc' 'trunc_ln134_1150' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8709 [1/1] (0.00ns)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_477, i32 7" [src/dec.c:134]   --->   Operation 8709 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8710 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_478)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_471, i32 6" [src/dec.c:131]   --->   Operation 8710 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8711 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_478)   --->   "%xor_ln132_478 = xor i8 %x_assign_282, i8 14" [src/dec.c:132]   --->   Operation 8711 'xor' 'xor_ln132_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8712 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_478 = select i1 %tmp_1084, i8 %xor_ln132_478, i8 %x_assign_282" [src/dec.c:131]   --->   Operation 8712 'select' 'select_ln131_478' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8713 [1/1] (0.00ns)   --->   "%trunc_ln134_1151 = trunc i8 %select_ln131_478" [src/dec.c:134]   --->   Operation 8713 'trunc' 'trunc_ln134_1151' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8714 [1/1] (0.00ns)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_478, i32 7" [src/dec.c:134]   --->   Operation 8714 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8715 [1/1] (0.00ns)   --->   "%x_assign_287 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1151, i1 %tmp_1085" [src/dec.c:134]   --->   Operation 8715 'bitconcatenate' 'x_assign_287' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8716 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_479)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_478, i32 6" [src/dec.c:131]   --->   Operation 8716 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8717 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_479)   --->   "%xor_ln132_479 = xor i8 %x_assign_287, i8 14" [src/dec.c:132]   --->   Operation 8717 'xor' 'xor_ln132_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8718 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_479 = select i1 %tmp_1086, i8 %xor_ln132_479, i8 %x_assign_287" [src/dec.c:131]   --->   Operation 8718 'select' 'select_ln131_479' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8719 [1/1] (0.00ns)   --->   "%trunc_ln134_1152 = trunc i8 %select_ln131_479" [src/dec.c:134]   --->   Operation 8719 'trunc' 'trunc_ln134_1152' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8720 [1/1] (0.00ns)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_479, i32 7" [src/dec.c:134]   --->   Operation 8720 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8721 [1/2] (3.25ns)   --->   "%z_196 = load i8 %clefia_s1_addr_98" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8721 'load' 'z_196' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8722 [1/2] (3.25ns)   --->   "%z_197 = load i8 %clefia_s0_addr_98" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8722 'load' 'z_197' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8723 [1/2] (3.25ns)   --->   "%z_198 = load i8 %clefia_s1_addr_99" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8723 'load' 'z_198' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8724 [1/2] (3.25ns)   --->   "%z_199 = load i8 %clefia_s0_addr_99" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 8724 'load' 'z_199' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 8725 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_488)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_197, i32 7" [src/dec.c:131]   --->   Operation 8725 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8726 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_488)   --->   "%xor_ln132_488 = xor i8 %z_197, i8 14" [src/dec.c:132]   --->   Operation 8726 'xor' 'xor_ln132_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8727 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_488 = select i1 %tmp_1104, i8 %xor_ln132_488, i8 %z_197" [src/dec.c:131]   --->   Operation 8727 'select' 'select_ln131_488' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8728 [1/1] (0.00ns)   --->   "%trunc_ln134_1161 = trunc i8 %select_ln131_488" [src/dec.c:134]   --->   Operation 8728 'trunc' 'trunc_ln134_1161' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8729 [1/1] (0.00ns)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_488, i32 7" [src/dec.c:134]   --->   Operation 8729 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8730 [1/1] (0.00ns)   --->   "%x_assign_292 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1161, i1 %tmp_1105" [src/dec.c:134]   --->   Operation 8730 'bitconcatenate' 'x_assign_292' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8731 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_489)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_488, i32 6" [src/dec.c:131]   --->   Operation 8731 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8732 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_489)   --->   "%xor_ln132_489 = xor i8 %x_assign_292, i8 14" [src/dec.c:132]   --->   Operation 8732 'xor' 'xor_ln132_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8733 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_489 = select i1 %tmp_1106, i8 %xor_ln132_489, i8 %x_assign_292" [src/dec.c:131]   --->   Operation 8733 'select' 'select_ln131_489' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8734 [1/1] (0.00ns)   --->   "%trunc_ln134_1162 = trunc i8 %select_ln131_489" [src/dec.c:134]   --->   Operation 8734 'trunc' 'trunc_ln134_1162' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8735 [1/1] (0.00ns)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_489, i32 7" [src/dec.c:134]   --->   Operation 8735 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8736 [1/1] (0.00ns)   --->   "%x_assign_293 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1162, i1 %tmp_1107" [src/dec.c:134]   --->   Operation 8736 'bitconcatenate' 'x_assign_293' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8737 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_490)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_489, i32 6" [src/dec.c:131]   --->   Operation 8737 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8738 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_490)   --->   "%xor_ln132_490 = xor i8 %x_assign_293, i8 14" [src/dec.c:132]   --->   Operation 8738 'xor' 'xor_ln132_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8739 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_490 = select i1 %tmp_1108, i8 %xor_ln132_490, i8 %x_assign_293" [src/dec.c:131]   --->   Operation 8739 'select' 'select_ln131_490' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8740 [1/1] (0.00ns)   --->   "%trunc_ln134_1163 = trunc i8 %select_ln131_490" [src/dec.c:134]   --->   Operation 8740 'trunc' 'trunc_ln134_1163' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8741 [1/1] (0.00ns)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_490, i32 7" [src/dec.c:134]   --->   Operation 8741 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8742 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_491)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_198, i32 7" [src/dec.c:131]   --->   Operation 8742 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8743 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_491)   --->   "%xor_ln132_491 = xor i8 %z_198, i8 14" [src/dec.c:132]   --->   Operation 8743 'xor' 'xor_ln132_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8744 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_491 = select i1 %tmp_1110, i8 %xor_ln132_491, i8 %z_198" [src/dec.c:131]   --->   Operation 8744 'select' 'select_ln131_491' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8745 [1/1] (0.00ns)   --->   "%trunc_ln134_1164 = trunc i8 %select_ln131_491" [src/dec.c:134]   --->   Operation 8745 'trunc' 'trunc_ln134_1164' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8746 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_491, i32 7" [src/dec.c:134]   --->   Operation 8746 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8747 [1/1] (0.00ns)   --->   "%x_assign_294 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1164, i1 %tmp_1111" [src/dec.c:134]   --->   Operation 8747 'bitconcatenate' 'x_assign_294' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8748 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_492)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_199, i32 7" [src/dec.c:131]   --->   Operation 8748 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8749 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_492)   --->   "%xor_ln132_492 = xor i8 %z_199, i8 14" [src/dec.c:132]   --->   Operation 8749 'xor' 'xor_ln132_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8750 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_492 = select i1 %tmp_1112, i8 %xor_ln132_492, i8 %z_199" [src/dec.c:131]   --->   Operation 8750 'select' 'select_ln131_492' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8751 [1/1] (0.00ns)   --->   "%trunc_ln134_1165 = trunc i8 %select_ln131_492" [src/dec.c:134]   --->   Operation 8751 'trunc' 'trunc_ln134_1165' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8752 [1/1] (0.00ns)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_492, i32 7" [src/dec.c:134]   --->   Operation 8752 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8753 [1/1] (0.00ns)   --->   "%x_assign_295 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1165, i1 %tmp_1113" [src/dec.c:134]   --->   Operation 8753 'bitconcatenate' 'x_assign_295' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8754 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_493)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_492, i32 6" [src/dec.c:131]   --->   Operation 8754 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8755 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_493)   --->   "%xor_ln132_493 = xor i8 %x_assign_295, i8 14" [src/dec.c:132]   --->   Operation 8755 'xor' 'xor_ln132_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8756 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_493 = select i1 %tmp_1114, i8 %xor_ln132_493, i8 %x_assign_295" [src/dec.c:131]   --->   Operation 8756 'select' 'select_ln131_493' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8757 [1/1] (0.00ns)   --->   "%trunc_ln134_1166 = trunc i8 %select_ln131_493" [src/dec.c:134]   --->   Operation 8757 'trunc' 'trunc_ln134_1166' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8758 [1/1] (0.00ns)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_493, i32 7" [src/dec.c:134]   --->   Operation 8758 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8759 [1/1] (0.00ns)   --->   "%x_assign_296 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1166, i1 %tmp_1115" [src/dec.c:134]   --->   Operation 8759 'bitconcatenate' 'x_assign_296' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8760 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_494)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_493, i32 6" [src/dec.c:131]   --->   Operation 8760 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8761 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_494)   --->   "%xor_ln132_494 = xor i8 %x_assign_296, i8 14" [src/dec.c:132]   --->   Operation 8761 'xor' 'xor_ln132_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8762 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_494 = select i1 %tmp_1116, i8 %xor_ln132_494, i8 %x_assign_296" [src/dec.c:131]   --->   Operation 8762 'select' 'select_ln131_494' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8763 [1/1] (0.00ns)   --->   "%trunc_ln134_1167 = trunc i8 %select_ln131_494" [src/dec.c:134]   --->   Operation 8763 'trunc' 'trunc_ln134_1167' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8764 [1/1] (0.00ns)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_494, i32 7" [src/dec.c:134]   --->   Operation 8764 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8765 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_495)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_196, i32 7" [src/dec.c:131]   --->   Operation 8765 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8766 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_495)   --->   "%xor_ln132_495 = xor i8 %z_196, i8 14" [src/dec.c:132]   --->   Operation 8766 'xor' 'xor_ln132_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8767 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_495 = select i1 %tmp_1118, i8 %xor_ln132_495, i8 %z_196" [src/dec.c:131]   --->   Operation 8767 'select' 'select_ln131_495' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8768 [1/1] (0.00ns)   --->   "%trunc_ln134_1168 = trunc i8 %select_ln131_495" [src/dec.c:134]   --->   Operation 8768 'trunc' 'trunc_ln134_1168' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8769 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_495, i32 7" [src/dec.c:134]   --->   Operation 8769 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8770 [1/1] (0.00ns)   --->   "%x_assign_297 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1168, i1 %tmp_1119" [src/dec.c:134]   --->   Operation 8770 'bitconcatenate' 'x_assign_297' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8771 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_496)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_495, i32 6" [src/dec.c:131]   --->   Operation 8771 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8772 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_496)   --->   "%xor_ln132_496 = xor i8 %x_assign_297, i8 14" [src/dec.c:132]   --->   Operation 8772 'xor' 'xor_ln132_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8773 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_496 = select i1 %tmp_1120, i8 %xor_ln132_496, i8 %x_assign_297" [src/dec.c:131]   --->   Operation 8773 'select' 'select_ln131_496' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8774 [1/1] (0.00ns)   --->   "%trunc_ln134_1169 = trunc i8 %select_ln131_496" [src/dec.c:134]   --->   Operation 8774 'trunc' 'trunc_ln134_1169' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8775 [1/1] (0.00ns)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_496, i32 7" [src/dec.c:134]   --->   Operation 8775 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8776 [1/1] (0.00ns)   --->   "%x_assign_298 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1169, i1 %tmp_1121" [src/dec.c:134]   --->   Operation 8776 'bitconcatenate' 'x_assign_298' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8777 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_497)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_496, i32 6" [src/dec.c:131]   --->   Operation 8777 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8778 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_497)   --->   "%xor_ln132_497 = xor i8 %x_assign_298, i8 14" [src/dec.c:132]   --->   Operation 8778 'xor' 'xor_ln132_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8779 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_497 = select i1 %tmp_1122, i8 %xor_ln132_497, i8 %x_assign_298" [src/dec.c:131]   --->   Operation 8779 'select' 'select_ln131_497' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8780 [1/1] (0.00ns)   --->   "%trunc_ln134_1170 = trunc i8 %select_ln131_497" [src/dec.c:134]   --->   Operation 8780 'trunc' 'trunc_ln134_1170' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8781 [1/1] (0.00ns)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_497, i32 7" [src/dec.c:134]   --->   Operation 8781 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8782 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_498)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_491, i32 6" [src/dec.c:131]   --->   Operation 8782 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8783 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_498)   --->   "%xor_ln132_498 = xor i8 %x_assign_294, i8 14" [src/dec.c:132]   --->   Operation 8783 'xor' 'xor_ln132_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8784 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_498 = select i1 %tmp_1124, i8 %xor_ln132_498, i8 %x_assign_294" [src/dec.c:131]   --->   Operation 8784 'select' 'select_ln131_498' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8785 [1/1] (0.00ns)   --->   "%trunc_ln134_1171 = trunc i8 %select_ln131_498" [src/dec.c:134]   --->   Operation 8785 'trunc' 'trunc_ln134_1171' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8786 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_498, i32 7" [src/dec.c:134]   --->   Operation 8786 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8787 [1/1] (0.00ns)   --->   "%x_assign_299 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1171, i1 %tmp_1125" [src/dec.c:134]   --->   Operation 8787 'bitconcatenate' 'x_assign_299' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8788 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_499)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_498, i32 6" [src/dec.c:131]   --->   Operation 8788 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8789 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_499)   --->   "%xor_ln132_499 = xor i8 %x_assign_299, i8 14" [src/dec.c:132]   --->   Operation 8789 'xor' 'xor_ln132_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 8790 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_499 = select i1 %tmp_1126, i8 %xor_ln132_499, i8 %x_assign_299" [src/dec.c:131]   --->   Operation 8790 'select' 'select_ln131_499' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 8791 [1/1] (0.00ns)   --->   "%trunc_ln134_1172 = trunc i8 %select_ln131_499" [src/dec.c:134]   --->   Operation 8791 'trunc' 'trunc_ln134_1172' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 8792 [1/1] (0.00ns)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_499, i32 7" [src/dec.c:134]   --->   Operation 8792 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 5.23>
ST_76 : Operation 8793 [1/1] (0.00ns)   --->   "%t_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln229_1, i6 %tmp_491" [src/dec.c:229->src/dec.c:295->src/dec.c:330]   --->   Operation 8793 'bitconcatenate' 't_18' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8794 [1/1] (0.00ns)   --->   "%t_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln230_1, i6 %tmp_492" [src/dec.c:230->src/dec.c:295->src/dec.c:330]   --->   Operation 8794 'bitconcatenate' 't_19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8795 [1/1] (0.99ns)   --->   "%xor_ln124_242 = xor i8 %t_18, i8 240" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8795 'xor' 'xor_ln124_242' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8796 [1/1] (0.99ns)   --->   "%xor_ln124_243 = xor i8 %t_19, i8 170" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8796 'xor' 'xor_ln124_243' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8797 [1/1] (0.00ns)   --->   "%rk_addr_83 = getelementptr i8 %rk, i64 0, i64 83" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8797 'getelementptr' 'rk_addr_83' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8798 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_299, i8 %rk_addr_83" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8798 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_76 : Operation 8799 [1/1] (0.00ns)   --->   "%rk_addr_84 = getelementptr i8 %rk, i64 0, i64 84" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8799 'getelementptr' 'rk_addr_84' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8800 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_300, i8 %rk_addr_84" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8800 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_76 : Operation 8801 [1/1] (0.00ns)   --->   "%or_ln134_187 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1143, i1 %tmp_1069" [src/dec.c:134]   --->   Operation 8801 'bitconcatenate' 'or_ln134_187' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8802 [1/1] (0.00ns)   --->   "%or_ln134_188 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1147, i1 %tmp_1077" [src/dec.c:134]   --->   Operation 8802 'bitconcatenate' 'or_ln134_188' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8803 [1/1] (0.00ns)   --->   "%or_ln134_189 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1150, i1 %tmp_1083" [src/dec.c:134]   --->   Operation 8803 'bitconcatenate' 'or_ln134_189' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8804 [1/1] (0.00ns)   --->   "%or_ln134_190 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1152, i1 %tmp_1087" [src/dec.c:134]   --->   Operation 8804 'bitconcatenate' 'or_ln134_190' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8805 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_596)   --->   "%xor_ln124_2797 = xor i8 %x_assign_283, i8 %or_ln134_187" [src/dec.c:124]   --->   Operation 8805 'xor' 'xor_ln124_2797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_596)   --->   "%xor_ln124_2798 = xor i8 %xor_ln124_2797, i8 %z_188" [src/dec.c:124]   --->   Operation 8806 'xor' 'xor_ln124_2798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_596)   --->   "%xor_ln124_2799 = xor i8 %x_assign_282, i8 %or_ln134_188" [src/dec.c:124]   --->   Operation 8807 'xor' 'xor_ln124_2799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_596)   --->   "%xor_ln124_2800 = xor i8 %xor_ln124_2799, i8 %xor_ln124_556" [src/dec.c:124]   --->   Operation 8808 'xor' 'xor_ln124_2800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8809 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_596 = xor i8 %xor_ln124_2800, i8 %xor_ln124_2798" [src/dec.c:124]   --->   Operation 8809 'xor' 'xor_ln124_596' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_597)   --->   "%xor_ln124_2801 = xor i8 %xor_ln124_557, i8 %or_ln134_189" [src/dec.c:124]   --->   Operation 8810 'xor' 'xor_ln124_2801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_597)   --->   "%xor_ln124_2802 = xor i8 %xor_ln124_2801, i8 %z_189" [src/dec.c:124]   --->   Operation 8811 'xor' 'xor_ln124_2802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_597)   --->   "%xor_ln124_2803 = xor i8 %x_assign_282, i8 %or_ln134_190" [src/dec.c:124]   --->   Operation 8812 'xor' 'xor_ln124_2803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_597)   --->   "%xor_ln124_2804 = xor i8 %xor_ln124_2803, i8 %x_assign_283" [src/dec.c:124]   --->   Operation 8813 'xor' 'xor_ln124_2804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8814 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_597 = xor i8 %xor_ln124_2804, i8 %xor_ln124_2802" [src/dec.c:124]   --->   Operation 8814 'xor' 'xor_ln124_597' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_598)   --->   "%xor_ln124_2805 = xor i8 %xor_ln124_558, i8 %or_ln134_187" [src/dec.c:124]   --->   Operation 8815 'xor' 'xor_ln124_2805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_598)   --->   "%xor_ln124_2806 = xor i8 %xor_ln124_2805, i8 %z_190" [src/dec.c:124]   --->   Operation 8816 'xor' 'xor_ln124_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_598)   --->   "%xor_ln124_2807 = xor i8 %x_assign_285, i8 %or_ln134_188" [src/dec.c:124]   --->   Operation 8817 'xor' 'xor_ln124_2807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_598)   --->   "%xor_ln124_2808 = xor i8 %xor_ln124_2807, i8 %x_assign_280" [src/dec.c:124]   --->   Operation 8818 'xor' 'xor_ln124_2808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8819 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_598 = xor i8 %xor_ln124_2808, i8 %xor_ln124_2806" [src/dec.c:124]   --->   Operation 8819 'xor' 'xor_ln124_598' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_599)   --->   "%xor_ln124_2809 = xor i8 %or_ln134_189, i8 %xor_ln124_559" [src/dec.c:124]   --->   Operation 8820 'xor' 'xor_ln124_2809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_599)   --->   "%xor_ln124_2810 = xor i8 %xor_ln124_2809, i8 %z_191" [src/dec.c:124]   --->   Operation 8821 'xor' 'xor_ln124_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_599)   --->   "%xor_ln124_2811 = xor i8 %x_assign_280, i8 %or_ln134_190" [src/dec.c:124]   --->   Operation 8822 'xor' 'xor_ln124_2811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_599)   --->   "%xor_ln124_2812 = xor i8 %xor_ln124_2811, i8 %x_assign_285" [src/dec.c:124]   --->   Operation 8823 'xor' 'xor_ln124_2812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8824 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_599 = xor i8 %xor_ln124_2812, i8 %xor_ln124_2810" [src/dec.c:124]   --->   Operation 8824 'xor' 'xor_ln124_599' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8825 [1/1] (0.99ns)   --->   "%xor_ln124_600 = xor i8 %xor_ln124_596, i8 %xor_ln124_248" [src/dec.c:124]   --->   Operation 8825 'xor' 'xor_ln124_600' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8826 [1/1] (0.99ns)   --->   "%xor_ln124_601 = xor i8 %xor_ln124_597, i8 %xor_ln124_249" [src/dec.c:124]   --->   Operation 8826 'xor' 'xor_ln124_601' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8827 [1/1] (0.99ns)   --->   "%xor_ln124_602 = xor i8 %xor_ln124_598, i8 %xor_ln124_250" [src/dec.c:124]   --->   Operation 8827 'xor' 'xor_ln124_602' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8828 [1/1] (0.99ns)   --->   "%xor_ln124_603 = xor i8 %xor_ln124_599, i8 %xor_ln124_251" [src/dec.c:124]   --->   Operation 8828 'xor' 'xor_ln124_603' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8829 [1/1] (0.00ns)   --->   "%zext_ln150_24 = zext i8 %xor_ln124_600" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8829 'zext' 'zext_ln150_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8830 [1/1] (0.00ns)   --->   "%clefia_s0_addr_96 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_24" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8830 'getelementptr' 'clefia_s0_addr_96' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8831 [2/2] (3.25ns)   --->   "%z_192 = load i8 %clefia_s0_addr_96" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8831 'load' 'z_192' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8832 [1/1] (0.00ns)   --->   "%zext_ln151_24 = zext i8 %xor_ln124_601" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8832 'zext' 'zext_ln151_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8833 [1/1] (0.00ns)   --->   "%clefia_s1_addr_96 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_24" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8833 'getelementptr' 'clefia_s1_addr_96' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8834 [2/2] (3.25ns)   --->   "%z_193 = load i8 %clefia_s1_addr_96" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8834 'load' 'z_193' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8835 [1/1] (0.00ns)   --->   "%zext_ln152_24 = zext i8 %xor_ln124_602" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8835 'zext' 'zext_ln152_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8836 [1/1] (0.00ns)   --->   "%clefia_s0_addr_97 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_24" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8836 'getelementptr' 'clefia_s0_addr_97' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8837 [2/2] (3.25ns)   --->   "%z_194 = load i8 %clefia_s0_addr_97" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8837 'load' 'z_194' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8838 [1/1] (0.00ns)   --->   "%zext_ln153_24 = zext i8 %xor_ln124_603" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8838 'zext' 'zext_ln153_24' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8839 [1/1] (0.00ns)   --->   "%clefia_s1_addr_97 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_24" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8839 'getelementptr' 'clefia_s1_addr_97' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8840 [2/2] (3.25ns)   --->   "%z_195 = load i8 %clefia_s1_addr_97" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8840 'load' 'z_195' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8841 [1/1] (0.00ns)   --->   "%or_ln134_195 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1163, i1 %tmp_1109" [src/dec.c:134]   --->   Operation 8841 'bitconcatenate' 'or_ln134_195' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8842 [1/1] (0.00ns)   --->   "%or_ln134_196 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1167, i1 %tmp_1117" [src/dec.c:134]   --->   Operation 8842 'bitconcatenate' 'or_ln134_196' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8843 [1/1] (0.00ns)   --->   "%or_ln134_197 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1170, i1 %tmp_1123" [src/dec.c:134]   --->   Operation 8843 'bitconcatenate' 'or_ln134_197' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8844 [1/1] (0.00ns)   --->   "%or_ln134_198 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1172, i1 %tmp_1127" [src/dec.c:134]   --->   Operation 8844 'bitconcatenate' 'or_ln134_198' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_612)   --->   "%xor_ln124_2829 = xor i8 %x_assign_295, i8 %or_ln134_195" [src/dec.c:124]   --->   Operation 8845 'xor' 'xor_ln124_2829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_612)   --->   "%xor_ln124_2830 = xor i8 %xor_ln124_2829, i8 %z_196" [src/dec.c:124]   --->   Operation 8846 'xor' 'xor_ln124_2830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_612)   --->   "%xor_ln124_2831 = xor i8 %x_assign_294, i8 %or_ln134_196" [src/dec.c:124]   --->   Operation 8847 'xor' 'xor_ln124_2831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_612)   --->   "%xor_ln124_2832 = xor i8 %xor_ln124_2831, i8 %xor_ln124_572" [src/dec.c:124]   --->   Operation 8848 'xor' 'xor_ln124_2832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8849 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_612 = xor i8 %xor_ln124_2832, i8 %xor_ln124_2830" [src/dec.c:124]   --->   Operation 8849 'xor' 'xor_ln124_612' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_613)   --->   "%xor_ln124_2833 = xor i8 %xor_ln124_573, i8 %or_ln134_197" [src/dec.c:124]   --->   Operation 8850 'xor' 'xor_ln124_2833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_613)   --->   "%xor_ln124_2834 = xor i8 %xor_ln124_2833, i8 %z_197" [src/dec.c:124]   --->   Operation 8851 'xor' 'xor_ln124_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_613)   --->   "%xor_ln124_2835 = xor i8 %x_assign_294, i8 %or_ln134_198" [src/dec.c:124]   --->   Operation 8852 'xor' 'xor_ln124_2835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_613)   --->   "%xor_ln124_2836 = xor i8 %xor_ln124_2835, i8 %x_assign_295" [src/dec.c:124]   --->   Operation 8853 'xor' 'xor_ln124_2836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8854 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_613 = xor i8 %xor_ln124_2836, i8 %xor_ln124_2834" [src/dec.c:124]   --->   Operation 8854 'xor' 'xor_ln124_613' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_614)   --->   "%xor_ln124_2837 = xor i8 %xor_ln124_574, i8 %or_ln134_195" [src/dec.c:124]   --->   Operation 8855 'xor' 'xor_ln124_2837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_614)   --->   "%xor_ln124_2838 = xor i8 %xor_ln124_2837, i8 %z_198" [src/dec.c:124]   --->   Operation 8856 'xor' 'xor_ln124_2838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_614)   --->   "%xor_ln124_2839 = xor i8 %x_assign_297, i8 %or_ln134_196" [src/dec.c:124]   --->   Operation 8857 'xor' 'xor_ln124_2839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_614)   --->   "%xor_ln124_2840 = xor i8 %xor_ln124_2839, i8 %x_assign_292" [src/dec.c:124]   --->   Operation 8858 'xor' 'xor_ln124_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8859 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_614 = xor i8 %xor_ln124_2840, i8 %xor_ln124_2838" [src/dec.c:124]   --->   Operation 8859 'xor' 'xor_ln124_614' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_615)   --->   "%xor_ln124_2841 = xor i8 %or_ln134_197, i8 %xor_ln124_575" [src/dec.c:124]   --->   Operation 8860 'xor' 'xor_ln124_2841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_615)   --->   "%xor_ln124_2842 = xor i8 %xor_ln124_2841, i8 %z_199" [src/dec.c:124]   --->   Operation 8861 'xor' 'xor_ln124_2842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_615)   --->   "%xor_ln124_2843 = xor i8 %x_assign_292, i8 %or_ln134_198" [src/dec.c:124]   --->   Operation 8862 'xor' 'xor_ln124_2843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_615)   --->   "%xor_ln124_2844 = xor i8 %xor_ln124_2843, i8 %x_assign_297" [src/dec.c:124]   --->   Operation 8863 'xor' 'xor_ln124_2844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8864 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_615 = xor i8 %xor_ln124_2844, i8 %xor_ln124_2842" [src/dec.c:124]   --->   Operation 8864 'xor' 'xor_ln124_615' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8865 [1/1] (0.99ns)   --->   "%xor_ln124_616 = xor i8 %xor_ln124_612, i8 %xor_ln124_240" [src/dec.c:124]   --->   Operation 8865 'xor' 'xor_ln124_616' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8866 [1/1] (0.99ns)   --->   "%xor_ln124_617 = xor i8 %xor_ln124_613, i8 %xor_ln124_241" [src/dec.c:124]   --->   Operation 8866 'xor' 'xor_ln124_617' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8867 [1/1] (0.99ns)   --->   "%xor_ln124_618 = xor i8 %xor_ln124_614, i8 %xor_ln124_242" [src/dec.c:124]   --->   Operation 8867 'xor' 'xor_ln124_618' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8868 [1/1] (0.99ns)   --->   "%xor_ln124_619 = xor i8 %xor_ln124_615, i8 %xor_ln124_243" [src/dec.c:124]   --->   Operation 8868 'xor' 'xor_ln124_619' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 8869 [1/1] (0.00ns)   --->   "%zext_ln150_25 = zext i8 %xor_ln124_616" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8869 'zext' 'zext_ln150_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8870 [1/1] (0.00ns)   --->   "%clefia_s0_addr_100 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_25" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8870 'getelementptr' 'clefia_s0_addr_100' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8871 [2/2] (3.25ns)   --->   "%z_200 = load i8 %clefia_s0_addr_100" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8871 'load' 'z_200' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8872 [1/1] (0.00ns)   --->   "%zext_ln151_25 = zext i8 %xor_ln124_617" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8872 'zext' 'zext_ln151_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8873 [1/1] (0.00ns)   --->   "%clefia_s1_addr_100 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_25" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8873 'getelementptr' 'clefia_s1_addr_100' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8874 [2/2] (3.25ns)   --->   "%z_201 = load i8 %clefia_s1_addr_100" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8874 'load' 'z_201' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8875 [1/1] (0.00ns)   --->   "%zext_ln152_25 = zext i8 %xor_ln124_618" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8875 'zext' 'zext_ln152_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8876 [1/1] (0.00ns)   --->   "%clefia_s0_addr_101 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_25" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8876 'getelementptr' 'clefia_s0_addr_101' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8877 [2/2] (3.25ns)   --->   "%z_202 = load i8 %clefia_s0_addr_101" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8877 'load' 'z_202' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 8878 [1/1] (0.00ns)   --->   "%zext_ln153_25 = zext i8 %xor_ln124_619" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8878 'zext' 'zext_ln153_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8879 [1/1] (0.00ns)   --->   "%clefia_s1_addr_101 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_25" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8879 'getelementptr' 'clefia_s1_addr_101' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 8880 [2/2] (3.25ns)   --->   "%z_203 = load i8 %clefia_s1_addr_101" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8880 'load' 'z_203' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 77 <SV = 76> <Delay = 6.74>
ST_77 : Operation 8881 [1/1] (0.00ns)   --->   "%rk_addr_85 = getelementptr i8 %rk, i64 0, i64 85" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8881 'getelementptr' 'rk_addr_85' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8882 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_301, i8 %rk_addr_85" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8882 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_77 : Operation 8883 [1/1] (0.00ns)   --->   "%rk_addr_86 = getelementptr i8 %rk, i64 0, i64 86" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 8883 'getelementptr' 'rk_addr_86' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8884 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_302, i8 %rk_addr_86" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 8884 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_77 : Operation 8885 [1/2] (3.25ns)   --->   "%z_192 = load i8 %clefia_s0_addr_96" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8885 'load' 'z_192' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8886 [1/2] (3.25ns)   --->   "%z_193 = load i8 %clefia_s1_addr_96" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8886 'load' 'z_193' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8887 [1/2] (3.25ns)   --->   "%z_194 = load i8 %clefia_s0_addr_97" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8887 'load' 'z_194' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8888 [1/2] (3.25ns)   --->   "%z_195 = load i8 %clefia_s1_addr_97" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8888 'load' 'z_195' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8889 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_480)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_193, i32 7" [src/dec.c:131]   --->   Operation 8889 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8890 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_480)   --->   "%xor_ln132_480 = xor i8 %z_193, i8 14" [src/dec.c:132]   --->   Operation 8890 'xor' 'xor_ln132_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8891 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_480 = select i1 %tmp_1088, i8 %xor_ln132_480, i8 %z_193" [src/dec.c:131]   --->   Operation 8891 'select' 'select_ln131_480' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8892 [1/1] (0.00ns)   --->   "%trunc_ln134_1153 = trunc i8 %select_ln131_480" [src/dec.c:134]   --->   Operation 8892 'trunc' 'trunc_ln134_1153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8893 [1/1] (0.00ns)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_480, i32 7" [src/dec.c:134]   --->   Operation 8893 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8894 [1/1] (0.00ns)   --->   "%x_assign_288 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1153, i1 %tmp_1089" [src/dec.c:134]   --->   Operation 8894 'bitconcatenate' 'x_assign_288' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8895 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_481)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_194, i32 7" [src/dec.c:131]   --->   Operation 8895 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8896 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_481)   --->   "%xor_ln132_481 = xor i8 %z_194, i8 14" [src/dec.c:132]   --->   Operation 8896 'xor' 'xor_ln132_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8897 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_481 = select i1 %tmp_1090, i8 %xor_ln132_481, i8 %z_194" [src/dec.c:131]   --->   Operation 8897 'select' 'select_ln131_481' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8898 [1/1] (0.00ns)   --->   "%trunc_ln134_1154 = trunc i8 %select_ln131_481" [src/dec.c:134]   --->   Operation 8898 'trunc' 'trunc_ln134_1154' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8899 [1/1] (0.00ns)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_481, i32 7" [src/dec.c:134]   --->   Operation 8899 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8900 [1/1] (0.00ns)   --->   "%x_assign_289 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1154, i1 %tmp_1091" [src/dec.c:134]   --->   Operation 8900 'bitconcatenate' 'x_assign_289' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8901 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_482)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_481, i32 6" [src/dec.c:131]   --->   Operation 8901 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8902 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_482)   --->   "%xor_ln132_482 = xor i8 %x_assign_289, i8 14" [src/dec.c:132]   --->   Operation 8902 'xor' 'xor_ln132_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8903 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_482 = select i1 %tmp_1092, i8 %xor_ln132_482, i8 %x_assign_289" [src/dec.c:131]   --->   Operation 8903 'select' 'select_ln131_482' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8904 [1/1] (0.00ns)   --->   "%trunc_ln134_1155 = trunc i8 %select_ln131_482" [src/dec.c:134]   --->   Operation 8904 'trunc' 'trunc_ln134_1155' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8905 [1/1] (0.00ns)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_482, i32 7" [src/dec.c:134]   --->   Operation 8905 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8906 [1/1] (0.00ns)   --->   "%or_ln134_191 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1155, i1 %tmp_1093" [src/dec.c:134]   --->   Operation 8906 'bitconcatenate' 'or_ln134_191' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8907 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_483)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_195, i32 7" [src/dec.c:131]   --->   Operation 8907 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8908 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_483)   --->   "%xor_ln132_483 = xor i8 %z_195, i8 14" [src/dec.c:132]   --->   Operation 8908 'xor' 'xor_ln132_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8909 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_483 = select i1 %tmp_1094, i8 %xor_ln132_483, i8 %z_195" [src/dec.c:131]   --->   Operation 8909 'select' 'select_ln131_483' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8910 [1/1] (0.00ns)   --->   "%trunc_ln134_1156 = trunc i8 %select_ln131_483" [src/dec.c:134]   --->   Operation 8910 'trunc' 'trunc_ln134_1156' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8911 [1/1] (0.00ns)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_483, i32 7" [src/dec.c:134]   --->   Operation 8911 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8912 [1/1] (0.00ns)   --->   "%x_assign_290 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1156, i1 %tmp_1095" [src/dec.c:134]   --->   Operation 8912 'bitconcatenate' 'x_assign_290' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8913 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_484)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_483, i32 6" [src/dec.c:131]   --->   Operation 8913 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8914 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_484)   --->   "%xor_ln132_484 = xor i8 %x_assign_290, i8 14" [src/dec.c:132]   --->   Operation 8914 'xor' 'xor_ln132_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8915 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_484 = select i1 %tmp_1096, i8 %xor_ln132_484, i8 %x_assign_290" [src/dec.c:131]   --->   Operation 8915 'select' 'select_ln131_484' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8916 [1/1] (0.00ns)   --->   "%trunc_ln134_1157 = trunc i8 %select_ln131_484" [src/dec.c:134]   --->   Operation 8916 'trunc' 'trunc_ln134_1157' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8917 [1/1] (0.00ns)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_484, i32 7" [src/dec.c:134]   --->   Operation 8917 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8918 [1/1] (0.00ns)   --->   "%or_ln134_192 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1157, i1 %tmp_1097" [src/dec.c:134]   --->   Operation 8918 'bitconcatenate' 'or_ln134_192' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8919 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_485)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_192, i32 7" [src/dec.c:131]   --->   Operation 8919 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8920 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_485)   --->   "%xor_ln132_485 = xor i8 %z_192, i8 14" [src/dec.c:132]   --->   Operation 8920 'xor' 'xor_ln132_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8921 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_485 = select i1 %tmp_1098, i8 %xor_ln132_485, i8 %z_192" [src/dec.c:131]   --->   Operation 8921 'select' 'select_ln131_485' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8922 [1/1] (0.00ns)   --->   "%trunc_ln134_1158 = trunc i8 %select_ln131_485" [src/dec.c:134]   --->   Operation 8922 'trunc' 'trunc_ln134_1158' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8923 [1/1] (0.00ns)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_485, i32 7" [src/dec.c:134]   --->   Operation 8923 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8924 [1/1] (0.00ns)   --->   "%x_assign_291 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1158, i1 %tmp_1099" [src/dec.c:134]   --->   Operation 8924 'bitconcatenate' 'x_assign_291' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8925 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_486)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_485, i32 6" [src/dec.c:131]   --->   Operation 8925 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8926 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_486)   --->   "%xor_ln132_486 = xor i8 %x_assign_291, i8 14" [src/dec.c:132]   --->   Operation 8926 'xor' 'xor_ln132_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8927 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_486 = select i1 %tmp_1100, i8 %xor_ln132_486, i8 %x_assign_291" [src/dec.c:131]   --->   Operation 8927 'select' 'select_ln131_486' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8928 [1/1] (0.00ns)   --->   "%trunc_ln134_1159 = trunc i8 %select_ln131_486" [src/dec.c:134]   --->   Operation 8928 'trunc' 'trunc_ln134_1159' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8929 [1/1] (0.00ns)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_486, i32 7" [src/dec.c:134]   --->   Operation 8929 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8930 [1/1] (0.00ns)   --->   "%or_ln134_193 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1159, i1 %tmp_1101" [src/dec.c:134]   --->   Operation 8930 'bitconcatenate' 'or_ln134_193' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8931 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_487)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_480, i32 6" [src/dec.c:131]   --->   Operation 8931 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8932 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_487)   --->   "%xor_ln132_487 = xor i8 %x_assign_288, i8 14" [src/dec.c:132]   --->   Operation 8932 'xor' 'xor_ln132_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8933 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_487 = select i1 %tmp_1102, i8 %xor_ln132_487, i8 %x_assign_288" [src/dec.c:131]   --->   Operation 8933 'select' 'select_ln131_487' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8934 [1/1] (0.00ns)   --->   "%trunc_ln134_1160 = trunc i8 %select_ln131_487" [src/dec.c:134]   --->   Operation 8934 'trunc' 'trunc_ln134_1160' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8935 [1/1] (0.00ns)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_487, i32 7" [src/dec.c:134]   --->   Operation 8935 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8936 [1/1] (0.00ns)   --->   "%or_ln134_194 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1160, i1 %tmp_1103" [src/dec.c:134]   --->   Operation 8936 'bitconcatenate' 'or_ln134_194' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_604)   --->   "%xor_ln124_2813 = xor i8 %x_assign_290, i8 %or_ln134_191" [src/dec.c:124]   --->   Operation 8937 'xor' 'xor_ln124_2813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_604)   --->   "%xor_ln124_2814 = xor i8 %xor_ln124_2813, i8 %z_192" [src/dec.c:124]   --->   Operation 8938 'xor' 'xor_ln124_2814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_604)   --->   "%xor_ln124_2815 = xor i8 %x_assign_288, i8 %or_ln134_192" [src/dec.c:124]   --->   Operation 8939 'xor' 'xor_ln124_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_604)   --->   "%xor_ln124_2816 = xor i8 %xor_ln124_2815, i8 %xor_ln124_580" [src/dec.c:124]   --->   Operation 8940 'xor' 'xor_ln124_2816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8941 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_604 = xor i8 %xor_ln124_2816, i8 %xor_ln124_2814" [src/dec.c:124]   --->   Operation 8941 'xor' 'xor_ln124_604' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_605)   --->   "%xor_ln124_2817 = xor i8 %xor_ln124_581, i8 %or_ln134_191" [src/dec.c:124]   --->   Operation 8942 'xor' 'xor_ln124_2817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_605)   --->   "%xor_ln124_2818 = xor i8 %xor_ln124_2817, i8 %z_193" [src/dec.c:124]   --->   Operation 8943 'xor' 'xor_ln124_2818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_605)   --->   "%xor_ln124_2819 = xor i8 %x_assign_291, i8 %or_ln134_192" [src/dec.c:124]   --->   Operation 8944 'xor' 'xor_ln124_2819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8945 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_605)   --->   "%xor_ln124_2820 = xor i8 %xor_ln124_2819, i8 %x_assign_289" [src/dec.c:124]   --->   Operation 8945 'xor' 'xor_ln124_2820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8946 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_605 = xor i8 %xor_ln124_2820, i8 %xor_ln124_2818" [src/dec.c:124]   --->   Operation 8946 'xor' 'xor_ln124_605' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_606)   --->   "%xor_ln124_2821 = xor i8 %or_ln134_194, i8 %x_assign_290" [src/dec.c:124]   --->   Operation 8947 'xor' 'xor_ln124_2821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_606)   --->   "%xor_ln124_2822 = xor i8 %xor_ln124_2821, i8 %z_194" [src/dec.c:124]   --->   Operation 8948 'xor' 'xor_ln124_2822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_606)   --->   "%xor_ln124_2823 = xor i8 %x_assign_288, i8 %xor_ln124_582" [src/dec.c:124]   --->   Operation 8949 'xor' 'xor_ln124_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_606)   --->   "%xor_ln124_2824 = xor i8 %xor_ln124_2823, i8 %or_ln134_193" [src/dec.c:124]   --->   Operation 8950 'xor' 'xor_ln124_2824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8951 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_606 = xor i8 %xor_ln124_2824, i8 %xor_ln124_2822" [src/dec.c:124]   --->   Operation 8951 'xor' 'xor_ln124_606' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_607)   --->   "%xor_ln124_2825 = xor i8 %x_assign_289, i8 %or_ln134_194" [src/dec.c:124]   --->   Operation 8952 'xor' 'xor_ln124_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8953 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_607)   --->   "%xor_ln124_2826 = xor i8 %xor_ln124_2825, i8 %z_195" [src/dec.c:124]   --->   Operation 8953 'xor' 'xor_ln124_2826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8954 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_607)   --->   "%xor_ln124_2827 = xor i8 %x_assign_291, i8 %xor_ln124_583" [src/dec.c:124]   --->   Operation 8954 'xor' 'xor_ln124_2827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8955 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_607)   --->   "%xor_ln124_2828 = xor i8 %xor_ln124_2827, i8 %or_ln134_193" [src/dec.c:124]   --->   Operation 8955 'xor' 'xor_ln124_2828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8956 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_607 = xor i8 %xor_ln124_2828, i8 %xor_ln124_2826" [src/dec.c:124]   --->   Operation 8956 'xor' 'xor_ln124_607' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8957 [1/2] (3.25ns)   --->   "%z_200 = load i8 %clefia_s0_addr_100" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8957 'load' 'z_200' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8958 [1/2] (3.25ns)   --->   "%z_201 = load i8 %clefia_s1_addr_100" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8958 'load' 'z_201' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8959 [1/2] (3.25ns)   --->   "%z_202 = load i8 %clefia_s0_addr_101" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8959 'load' 'z_202' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8960 [1/2] (3.25ns)   --->   "%z_203 = load i8 %clefia_s1_addr_101" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 8960 'load' 'z_203' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 8961 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_500)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_201, i32 7" [src/dec.c:131]   --->   Operation 8961 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8962 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_500)   --->   "%xor_ln132_500 = xor i8 %z_201, i8 14" [src/dec.c:132]   --->   Operation 8962 'xor' 'xor_ln132_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8963 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_500 = select i1 %tmp_1128, i8 %xor_ln132_500, i8 %z_201" [src/dec.c:131]   --->   Operation 8963 'select' 'select_ln131_500' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8964 [1/1] (0.00ns)   --->   "%trunc_ln134_1173 = trunc i8 %select_ln131_500" [src/dec.c:134]   --->   Operation 8964 'trunc' 'trunc_ln134_1173' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8965 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_500, i32 7" [src/dec.c:134]   --->   Operation 8965 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8966 [1/1] (0.00ns)   --->   "%x_assign_300 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1173, i1 %tmp_1129" [src/dec.c:134]   --->   Operation 8966 'bitconcatenate' 'x_assign_300' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8967 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_501)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_202, i32 7" [src/dec.c:131]   --->   Operation 8967 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8968 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_501)   --->   "%xor_ln132_501 = xor i8 %z_202, i8 14" [src/dec.c:132]   --->   Operation 8968 'xor' 'xor_ln132_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8969 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_501 = select i1 %tmp_1130, i8 %xor_ln132_501, i8 %z_202" [src/dec.c:131]   --->   Operation 8969 'select' 'select_ln131_501' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8970 [1/1] (0.00ns)   --->   "%trunc_ln134_1174 = trunc i8 %select_ln131_501" [src/dec.c:134]   --->   Operation 8970 'trunc' 'trunc_ln134_1174' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8971 [1/1] (0.00ns)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_501, i32 7" [src/dec.c:134]   --->   Operation 8971 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8972 [1/1] (0.00ns)   --->   "%x_assign_301 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1174, i1 %tmp_1131" [src/dec.c:134]   --->   Operation 8972 'bitconcatenate' 'x_assign_301' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8973 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_502)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_501, i32 6" [src/dec.c:131]   --->   Operation 8973 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8974 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_502)   --->   "%xor_ln132_502 = xor i8 %x_assign_301, i8 14" [src/dec.c:132]   --->   Operation 8974 'xor' 'xor_ln132_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8975 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_502 = select i1 %tmp_1132, i8 %xor_ln132_502, i8 %x_assign_301" [src/dec.c:131]   --->   Operation 8975 'select' 'select_ln131_502' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8976 [1/1] (0.00ns)   --->   "%trunc_ln134_1175 = trunc i8 %select_ln131_502" [src/dec.c:134]   --->   Operation 8976 'trunc' 'trunc_ln134_1175' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8977 [1/1] (0.00ns)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_502, i32 7" [src/dec.c:134]   --->   Operation 8977 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8978 [1/1] (0.00ns)   --->   "%or_ln134_199 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1175, i1 %tmp_1133" [src/dec.c:134]   --->   Operation 8978 'bitconcatenate' 'or_ln134_199' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8979 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_503)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_203, i32 7" [src/dec.c:131]   --->   Operation 8979 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8980 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_503)   --->   "%xor_ln132_503 = xor i8 %z_203, i8 14" [src/dec.c:132]   --->   Operation 8980 'xor' 'xor_ln132_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8981 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_503 = select i1 %tmp_1134, i8 %xor_ln132_503, i8 %z_203" [src/dec.c:131]   --->   Operation 8981 'select' 'select_ln131_503' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8982 [1/1] (0.00ns)   --->   "%trunc_ln134_1176 = trunc i8 %select_ln131_503" [src/dec.c:134]   --->   Operation 8982 'trunc' 'trunc_ln134_1176' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8983 [1/1] (0.00ns)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_503, i32 7" [src/dec.c:134]   --->   Operation 8983 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8984 [1/1] (0.00ns)   --->   "%x_assign_302 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1176, i1 %tmp_1135" [src/dec.c:134]   --->   Operation 8984 'bitconcatenate' 'x_assign_302' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8985 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_504)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_503, i32 6" [src/dec.c:131]   --->   Operation 8985 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8986 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_504)   --->   "%xor_ln132_504 = xor i8 %x_assign_302, i8 14" [src/dec.c:132]   --->   Operation 8986 'xor' 'xor_ln132_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8987 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_504 = select i1 %tmp_1136, i8 %xor_ln132_504, i8 %x_assign_302" [src/dec.c:131]   --->   Operation 8987 'select' 'select_ln131_504' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8988 [1/1] (0.00ns)   --->   "%trunc_ln134_1177 = trunc i8 %select_ln131_504" [src/dec.c:134]   --->   Operation 8988 'trunc' 'trunc_ln134_1177' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8989 [1/1] (0.00ns)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_504, i32 7" [src/dec.c:134]   --->   Operation 8989 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8990 [1/1] (0.00ns)   --->   "%or_ln134_200 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1177, i1 %tmp_1137" [src/dec.c:134]   --->   Operation 8990 'bitconcatenate' 'or_ln134_200' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8991 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_505)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_200, i32 7" [src/dec.c:131]   --->   Operation 8991 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8992 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_505)   --->   "%xor_ln132_505 = xor i8 %z_200, i8 14" [src/dec.c:132]   --->   Operation 8992 'xor' 'xor_ln132_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8993 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_505 = select i1 %tmp_1138, i8 %xor_ln132_505, i8 %z_200" [src/dec.c:131]   --->   Operation 8993 'select' 'select_ln131_505' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 8994 [1/1] (0.00ns)   --->   "%trunc_ln134_1178 = trunc i8 %select_ln131_505" [src/dec.c:134]   --->   Operation 8994 'trunc' 'trunc_ln134_1178' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8995 [1/1] (0.00ns)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_505, i32 7" [src/dec.c:134]   --->   Operation 8995 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8996 [1/1] (0.00ns)   --->   "%x_assign_303 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1178, i1 %tmp_1139" [src/dec.c:134]   --->   Operation 8996 'bitconcatenate' 'x_assign_303' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8997 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_506)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_505, i32 6" [src/dec.c:131]   --->   Operation 8997 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 8998 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_506)   --->   "%xor_ln132_506 = xor i8 %x_assign_303, i8 14" [src/dec.c:132]   --->   Operation 8998 'xor' 'xor_ln132_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 8999 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_506 = select i1 %tmp_1140, i8 %xor_ln132_506, i8 %x_assign_303" [src/dec.c:131]   --->   Operation 8999 'select' 'select_ln131_506' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 9000 [1/1] (0.00ns)   --->   "%trunc_ln134_1179 = trunc i8 %select_ln131_506" [src/dec.c:134]   --->   Operation 9000 'trunc' 'trunc_ln134_1179' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9001 [1/1] (0.00ns)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_506, i32 7" [src/dec.c:134]   --->   Operation 9001 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9002 [1/1] (0.00ns)   --->   "%or_ln134_201 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1179, i1 %tmp_1141" [src/dec.c:134]   --->   Operation 9002 'bitconcatenate' 'or_ln134_201' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9003 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_507)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_500, i32 6" [src/dec.c:131]   --->   Operation 9003 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9004 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_507)   --->   "%xor_ln132_507 = xor i8 %x_assign_300, i8 14" [src/dec.c:132]   --->   Operation 9004 'xor' 'xor_ln132_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9005 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_507 = select i1 %tmp_1142, i8 %xor_ln132_507, i8 %x_assign_300" [src/dec.c:131]   --->   Operation 9005 'select' 'select_ln131_507' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 9006 [1/1] (0.00ns)   --->   "%trunc_ln134_1180 = trunc i8 %select_ln131_507" [src/dec.c:134]   --->   Operation 9006 'trunc' 'trunc_ln134_1180' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9007 [1/1] (0.00ns)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_507, i32 7" [src/dec.c:134]   --->   Operation 9007 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9008 [1/1] (0.00ns)   --->   "%or_ln134_202 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1180, i1 %tmp_1143" [src/dec.c:134]   --->   Operation 9008 'bitconcatenate' 'or_ln134_202' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 9009 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_620)   --->   "%xor_ln124_2845 = xor i8 %x_assign_302, i8 %or_ln134_199" [src/dec.c:124]   --->   Operation 9009 'xor' 'xor_ln124_2845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9010 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_620)   --->   "%xor_ln124_2846 = xor i8 %xor_ln124_2845, i8 %z_200" [src/dec.c:124]   --->   Operation 9010 'xor' 'xor_ln124_2846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_620)   --->   "%xor_ln124_2847 = xor i8 %x_assign_300, i8 %or_ln134_200" [src/dec.c:124]   --->   Operation 9011 'xor' 'xor_ln124_2847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_620)   --->   "%xor_ln124_2848 = xor i8 %xor_ln124_2847, i8 %xor_ln124_596" [src/dec.c:124]   --->   Operation 9012 'xor' 'xor_ln124_2848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9013 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_620 = xor i8 %xor_ln124_2848, i8 %xor_ln124_2846" [src/dec.c:124]   --->   Operation 9013 'xor' 'xor_ln124_620' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_621)   --->   "%xor_ln124_2849 = xor i8 %xor_ln124_597, i8 %or_ln134_199" [src/dec.c:124]   --->   Operation 9014 'xor' 'xor_ln124_2849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_621)   --->   "%xor_ln124_2850 = xor i8 %xor_ln124_2849, i8 %z_201" [src/dec.c:124]   --->   Operation 9015 'xor' 'xor_ln124_2850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_621)   --->   "%xor_ln124_2851 = xor i8 %x_assign_303, i8 %or_ln134_200" [src/dec.c:124]   --->   Operation 9016 'xor' 'xor_ln124_2851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_621)   --->   "%xor_ln124_2852 = xor i8 %xor_ln124_2851, i8 %x_assign_301" [src/dec.c:124]   --->   Operation 9017 'xor' 'xor_ln124_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9018 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_621 = xor i8 %xor_ln124_2852, i8 %xor_ln124_2850" [src/dec.c:124]   --->   Operation 9018 'xor' 'xor_ln124_621' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_622)   --->   "%xor_ln124_2853 = xor i8 %or_ln134_202, i8 %x_assign_302" [src/dec.c:124]   --->   Operation 9019 'xor' 'xor_ln124_2853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_622)   --->   "%xor_ln124_2854 = xor i8 %xor_ln124_2853, i8 %z_202" [src/dec.c:124]   --->   Operation 9020 'xor' 'xor_ln124_2854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9021 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_622)   --->   "%xor_ln124_2855 = xor i8 %x_assign_300, i8 %xor_ln124_598" [src/dec.c:124]   --->   Operation 9021 'xor' 'xor_ln124_2855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_622)   --->   "%xor_ln124_2856 = xor i8 %xor_ln124_2855, i8 %or_ln134_201" [src/dec.c:124]   --->   Operation 9022 'xor' 'xor_ln124_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9023 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_622 = xor i8 %xor_ln124_2856, i8 %xor_ln124_2854" [src/dec.c:124]   --->   Operation 9023 'xor' 'xor_ln124_622' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_623)   --->   "%xor_ln124_2857 = xor i8 %x_assign_301, i8 %or_ln134_202" [src/dec.c:124]   --->   Operation 9024 'xor' 'xor_ln124_2857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_623)   --->   "%xor_ln124_2858 = xor i8 %xor_ln124_2857, i8 %z_203" [src/dec.c:124]   --->   Operation 9025 'xor' 'xor_ln124_2858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_623)   --->   "%xor_ln124_2859 = xor i8 %x_assign_303, i8 %xor_ln124_599" [src/dec.c:124]   --->   Operation 9026 'xor' 'xor_ln124_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_623)   --->   "%xor_ln124_2860 = xor i8 %xor_ln124_2859, i8 %or_ln134_201" [src/dec.c:124]   --->   Operation 9027 'xor' 'xor_ln124_2860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 9028 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_623 = xor i8 %xor_ln124_2860, i8 %xor_ln124_2858" [src/dec.c:124]   --->   Operation 9028 'xor' 'xor_ln124_623' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.23>
ST_78 : Operation 9029 [1/1] (0.00ns)   --->   "%t_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln231_1, i6 %tmp_493" [src/dec.c:231->src/dec.c:295->src/dec.c:330]   --->   Operation 9029 'bitconcatenate' 't_20' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9030 [1/1] (0.00ns)   --->   "%t_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln232_1, i6 %tmp_494" [src/dec.c:232->src/dec.c:295->src/dec.c:330]   --->   Operation 9030 'bitconcatenate' 't_21' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9031 [1/1] (0.99ns)   --->   "%xor_ln124_244 = xor i8 %t_20, i8 92" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9031 'xor' 'xor_ln124_244' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9032 [1/1] (0.99ns)   --->   "%xor_ln124_245 = xor i8 %t_21, i8 106" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9032 'xor' 'xor_ln124_245' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9033 [1/1] (0.00ns)   --->   "%rk_addr_97 = getelementptr i8 %rk, i64 0, i64 97" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9033 'getelementptr' 'rk_addr_97' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9034 [1/1] (0.00ns)   --->   "%rk_addr_98 = getelementptr i8 %rk, i64 0, i64 98" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9034 'getelementptr' 'rk_addr_98' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9035 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_329, i8 %rk_addr_97" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9035 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_78 : Operation 9036 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_330, i8 %rk_addr_98" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9036 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_78 : Operation 9037 [1/1] (0.99ns)   --->   "%xor_ln124_624 = xor i8 %xor_ln124_604, i8 %xor_ln124_244" [src/dec.c:124]   --->   Operation 9037 'xor' 'xor_ln124_624' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9038 [1/1] (0.99ns)   --->   "%xor_ln124_625 = xor i8 %xor_ln124_605, i8 %xor_ln124_245" [src/dec.c:124]   --->   Operation 9038 'xor' 'xor_ln124_625' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9039 [1/1] (0.99ns)   --->   "%xor_ln124_626 = xor i8 %xor_ln124_606, i8 %xor_ln124_246" [src/dec.c:124]   --->   Operation 9039 'xor' 'xor_ln124_626' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9040 [1/1] (0.99ns)   --->   "%xor_ln124_627 = xor i8 %xor_ln124_607, i8 %xor_ln124_247" [src/dec.c:124]   --->   Operation 9040 'xor' 'xor_ln124_627' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9041 [1/1] (0.00ns)   --->   "%zext_ln173_25 = zext i8 %xor_ln124_624" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9041 'zext' 'zext_ln173_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9042 [1/1] (0.00ns)   --->   "%clefia_s1_addr_102 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_25" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9042 'getelementptr' 'clefia_s1_addr_102' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9043 [2/2] (3.25ns)   --->   "%z_204 = load i8 %clefia_s1_addr_102" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9043 'load' 'z_204' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9044 [1/1] (0.00ns)   --->   "%zext_ln174_25 = zext i8 %xor_ln124_625" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9044 'zext' 'zext_ln174_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9045 [1/1] (0.00ns)   --->   "%clefia_s0_addr_102 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_25" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9045 'getelementptr' 'clefia_s0_addr_102' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9046 [2/2] (3.25ns)   --->   "%z_205 = load i8 %clefia_s0_addr_102" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9046 'load' 'z_205' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9047 [1/1] (0.00ns)   --->   "%zext_ln175_25 = zext i8 %xor_ln124_626" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9047 'zext' 'zext_ln175_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9048 [1/1] (0.00ns)   --->   "%clefia_s1_addr_103 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_25" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9048 'getelementptr' 'clefia_s1_addr_103' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9049 [2/2] (3.25ns)   --->   "%z_206 = load i8 %clefia_s1_addr_103" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9049 'load' 'z_206' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9050 [1/1] (0.00ns)   --->   "%zext_ln176_25 = zext i8 %xor_ln124_627" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9050 'zext' 'zext_ln176_25' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9051 [1/1] (0.00ns)   --->   "%clefia_s0_addr_103 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_25" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9051 'getelementptr' 'clefia_s0_addr_103' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9052 [2/2] (3.25ns)   --->   "%z_207 = load i8 %clefia_s0_addr_103" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9052 'load' 'z_207' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9053 [1/1] (0.99ns)   --->   "%xor_ln124_640 = xor i8 %xor_ln124_236, i8 %xor_ln124_620" [src/dec.c:124]   --->   Operation 9053 'xor' 'xor_ln124_640' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9054 [1/1] (0.99ns)   --->   "%xor_ln124_641 = xor i8 %xor_ln124_237, i8 %xor_ln124_621" [src/dec.c:124]   --->   Operation 9054 'xor' 'xor_ln124_641' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9055 [1/1] (0.99ns)   --->   "%xor_ln124_642 = xor i8 %xor_ln124_238, i8 %xor_ln124_622" [src/dec.c:124]   --->   Operation 9055 'xor' 'xor_ln124_642' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9056 [1/1] (0.99ns)   --->   "%xor_ln124_643 = xor i8 %xor_ln124_239, i8 %xor_ln124_623" [src/dec.c:124]   --->   Operation 9056 'xor' 'xor_ln124_643' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 9057 [1/1] (0.00ns)   --->   "%zext_ln173_26 = zext i8 %xor_ln124_640" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9057 'zext' 'zext_ln173_26' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9058 [1/1] (0.00ns)   --->   "%clefia_s1_addr_106 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_26" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9058 'getelementptr' 'clefia_s1_addr_106' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9059 [2/2] (3.25ns)   --->   "%z_212 = load i8 %clefia_s1_addr_106" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9059 'load' 'z_212' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9060 [1/1] (0.00ns)   --->   "%zext_ln174_26 = zext i8 %xor_ln124_641" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9060 'zext' 'zext_ln174_26' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9061 [1/1] (0.00ns)   --->   "%clefia_s0_addr_106 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_26" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9061 'getelementptr' 'clefia_s0_addr_106' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9062 [2/2] (3.25ns)   --->   "%z_213 = load i8 %clefia_s0_addr_106" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9062 'load' 'z_213' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9063 [1/1] (0.00ns)   --->   "%zext_ln175_26 = zext i8 %xor_ln124_642" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9063 'zext' 'zext_ln175_26' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9064 [1/1] (0.00ns)   --->   "%clefia_s1_addr_107 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_26" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9064 'getelementptr' 'clefia_s1_addr_107' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9065 [2/2] (3.25ns)   --->   "%z_214 = load i8 %clefia_s1_addr_107" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9065 'load' 'z_214' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_78 : Operation 9066 [1/1] (0.00ns)   --->   "%zext_ln176_26 = zext i8 %xor_ln124_643" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9066 'zext' 'zext_ln176_26' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9067 [1/1] (0.00ns)   --->   "%clefia_s0_addr_107 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_26" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9067 'getelementptr' 'clefia_s0_addr_107' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 9068 [2/2] (3.25ns)   --->   "%z_215 = load i8 %clefia_s0_addr_107" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9068 'load' 'z_215' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 79 <SV = 78> <Delay = 6.99>
ST_79 : Operation 9069 [1/1] (0.00ns)   --->   "%rk_addr_99 = getelementptr i8 %rk, i64 0, i64 99" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9069 'getelementptr' 'rk_addr_99' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9070 [1/1] (0.00ns)   --->   "%rk_addr_100 = getelementptr i8 %rk, i64 0, i64 100" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9070 'getelementptr' 'rk_addr_100' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9071 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_331, i8 %rk_addr_99" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9071 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_79 : Operation 9072 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_332, i8 %rk_addr_100" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9072 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_79 : Operation 9073 [1/2] (3.25ns)   --->   "%z_204 = load i8 %clefia_s1_addr_102" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9073 'load' 'z_204' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9074 [1/2] (3.25ns)   --->   "%z_205 = load i8 %clefia_s0_addr_102" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9074 'load' 'z_205' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9075 [1/2] (3.25ns)   --->   "%z_206 = load i8 %clefia_s1_addr_103" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9075 'load' 'z_206' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9076 [1/2] (3.25ns)   --->   "%z_207 = load i8 %clefia_s0_addr_103" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9076 'load' 'z_207' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9077 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_508)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_205, i32 7" [src/dec.c:131]   --->   Operation 9077 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9078 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_508)   --->   "%xor_ln132_508 = xor i8 %z_205, i8 14" [src/dec.c:132]   --->   Operation 9078 'xor' 'xor_ln132_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9079 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_508 = select i1 %tmp_1144, i8 %xor_ln132_508, i8 %z_205" [src/dec.c:131]   --->   Operation 9079 'select' 'select_ln131_508' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9080 [1/1] (0.00ns)   --->   "%trunc_ln134_1181 = trunc i8 %select_ln131_508" [src/dec.c:134]   --->   Operation 9080 'trunc' 'trunc_ln134_1181' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9081 [1/1] (0.00ns)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_508, i32 7" [src/dec.c:134]   --->   Operation 9081 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9082 [1/1] (0.00ns)   --->   "%x_assign_304 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1181, i1 %tmp_1145" [src/dec.c:134]   --->   Operation 9082 'bitconcatenate' 'x_assign_304' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9083 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_509)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_508, i32 6" [src/dec.c:131]   --->   Operation 9083 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9084 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_509)   --->   "%xor_ln132_509 = xor i8 %x_assign_304, i8 14" [src/dec.c:132]   --->   Operation 9084 'xor' 'xor_ln132_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9085 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_509 = select i1 %tmp_1146, i8 %xor_ln132_509, i8 %x_assign_304" [src/dec.c:131]   --->   Operation 9085 'select' 'select_ln131_509' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9086 [1/1] (0.00ns)   --->   "%trunc_ln134_1182 = trunc i8 %select_ln131_509" [src/dec.c:134]   --->   Operation 9086 'trunc' 'trunc_ln134_1182' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9087 [1/1] (0.00ns)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_509, i32 7" [src/dec.c:134]   --->   Operation 9087 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9088 [1/1] (0.00ns)   --->   "%x_assign_305 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1182, i1 %tmp_1147" [src/dec.c:134]   --->   Operation 9088 'bitconcatenate' 'x_assign_305' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9089 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_510)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_509, i32 6" [src/dec.c:131]   --->   Operation 9089 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9090 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_510)   --->   "%xor_ln132_510 = xor i8 %x_assign_305, i8 14" [src/dec.c:132]   --->   Operation 9090 'xor' 'xor_ln132_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9091 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_510 = select i1 %tmp_1148, i8 %xor_ln132_510, i8 %x_assign_305" [src/dec.c:131]   --->   Operation 9091 'select' 'select_ln131_510' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9092 [1/1] (0.00ns)   --->   "%trunc_ln134_1183 = trunc i8 %select_ln131_510" [src/dec.c:134]   --->   Operation 9092 'trunc' 'trunc_ln134_1183' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9093 [1/1] (0.00ns)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_510, i32 7" [src/dec.c:134]   --->   Operation 9093 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9094 [1/1] (0.00ns)   --->   "%or_ln134_203 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1183, i1 %tmp_1149" [src/dec.c:134]   --->   Operation 9094 'bitconcatenate' 'or_ln134_203' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9095 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_511)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_206, i32 7" [src/dec.c:131]   --->   Operation 9095 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9096 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_511)   --->   "%xor_ln132_511 = xor i8 %z_206, i8 14" [src/dec.c:132]   --->   Operation 9096 'xor' 'xor_ln132_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9097 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_511 = select i1 %tmp_1150, i8 %xor_ln132_511, i8 %z_206" [src/dec.c:131]   --->   Operation 9097 'select' 'select_ln131_511' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9098 [1/1] (0.00ns)   --->   "%trunc_ln134_1184 = trunc i8 %select_ln131_511" [src/dec.c:134]   --->   Operation 9098 'trunc' 'trunc_ln134_1184' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9099 [1/1] (0.00ns)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_511, i32 7" [src/dec.c:134]   --->   Operation 9099 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9100 [1/1] (0.00ns)   --->   "%x_assign_306 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1184, i1 %tmp_1151" [src/dec.c:134]   --->   Operation 9100 'bitconcatenate' 'x_assign_306' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_512)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_207, i32 7" [src/dec.c:131]   --->   Operation 9101 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_512)   --->   "%xor_ln132_512 = xor i8 %z_207, i8 14" [src/dec.c:132]   --->   Operation 9102 'xor' 'xor_ln132_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_512 = select i1 %tmp_1152, i8 %xor_ln132_512, i8 %z_207" [src/dec.c:131]   --->   Operation 9103 'select' 'select_ln131_512' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9104 [1/1] (0.00ns)   --->   "%trunc_ln134_1185 = trunc i8 %select_ln131_512" [src/dec.c:134]   --->   Operation 9104 'trunc' 'trunc_ln134_1185' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9105 [1/1] (0.00ns)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_512, i32 7" [src/dec.c:134]   --->   Operation 9105 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9106 [1/1] (0.00ns)   --->   "%x_assign_307 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1185, i1 %tmp_1153" [src/dec.c:134]   --->   Operation 9106 'bitconcatenate' 'x_assign_307' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_513)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_512, i32 6" [src/dec.c:131]   --->   Operation 9107 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_513)   --->   "%xor_ln132_513 = xor i8 %x_assign_307, i8 14" [src/dec.c:132]   --->   Operation 9108 'xor' 'xor_ln132_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_513 = select i1 %tmp_1154, i8 %xor_ln132_513, i8 %x_assign_307" [src/dec.c:131]   --->   Operation 9109 'select' 'select_ln131_513' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9110 [1/1] (0.00ns)   --->   "%trunc_ln134_1186 = trunc i8 %select_ln131_513" [src/dec.c:134]   --->   Operation 9110 'trunc' 'trunc_ln134_1186' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9111 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_513, i32 7" [src/dec.c:134]   --->   Operation 9111 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9112 [1/1] (0.00ns)   --->   "%x_assign_308 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1186, i1 %tmp_1155" [src/dec.c:134]   --->   Operation 9112 'bitconcatenate' 'x_assign_308' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_514)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_513, i32 6" [src/dec.c:131]   --->   Operation 9113 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_514)   --->   "%xor_ln132_514 = xor i8 %x_assign_308, i8 14" [src/dec.c:132]   --->   Operation 9114 'xor' 'xor_ln132_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_514 = select i1 %tmp_1156, i8 %xor_ln132_514, i8 %x_assign_308" [src/dec.c:131]   --->   Operation 9115 'select' 'select_ln131_514' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9116 [1/1] (0.00ns)   --->   "%trunc_ln134_1187 = trunc i8 %select_ln131_514" [src/dec.c:134]   --->   Operation 9116 'trunc' 'trunc_ln134_1187' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9117 [1/1] (0.00ns)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_514, i32 7" [src/dec.c:134]   --->   Operation 9117 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_515)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_204, i32 7" [src/dec.c:131]   --->   Operation 9118 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9119 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_515)   --->   "%xor_ln132_515 = xor i8 %z_204, i8 14" [src/dec.c:132]   --->   Operation 9119 'xor' 'xor_ln132_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_515 = select i1 %tmp_1158, i8 %xor_ln132_515, i8 %z_204" [src/dec.c:131]   --->   Operation 9120 'select' 'select_ln131_515' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9121 [1/1] (0.00ns)   --->   "%trunc_ln134_1188 = trunc i8 %select_ln131_515" [src/dec.c:134]   --->   Operation 9121 'trunc' 'trunc_ln134_1188' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9122 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_515, i32 7" [src/dec.c:134]   --->   Operation 9122 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9123 [1/1] (0.00ns)   --->   "%x_assign_309 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1188, i1 %tmp_1159" [src/dec.c:134]   --->   Operation 9123 'bitconcatenate' 'x_assign_309' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_516)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_515, i32 6" [src/dec.c:131]   --->   Operation 9124 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9125 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_516)   --->   "%xor_ln132_516 = xor i8 %x_assign_309, i8 14" [src/dec.c:132]   --->   Operation 9125 'xor' 'xor_ln132_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_516 = select i1 %tmp_1160, i8 %xor_ln132_516, i8 %x_assign_309" [src/dec.c:131]   --->   Operation 9126 'select' 'select_ln131_516' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9127 [1/1] (0.00ns)   --->   "%trunc_ln134_1189 = trunc i8 %select_ln131_516" [src/dec.c:134]   --->   Operation 9127 'trunc' 'trunc_ln134_1189' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9128 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_516, i32 7" [src/dec.c:134]   --->   Operation 9128 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9129 [1/1] (0.00ns)   --->   "%x_assign_310 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1189, i1 %tmp_1161" [src/dec.c:134]   --->   Operation 9129 'bitconcatenate' 'x_assign_310' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9130 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_517)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_516, i32 6" [src/dec.c:131]   --->   Operation 9130 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9131 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_517)   --->   "%xor_ln132_517 = xor i8 %x_assign_310, i8 14" [src/dec.c:132]   --->   Operation 9131 'xor' 'xor_ln132_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9132 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_517 = select i1 %tmp_1162, i8 %xor_ln132_517, i8 %x_assign_310" [src/dec.c:131]   --->   Operation 9132 'select' 'select_ln131_517' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9133 [1/1] (0.00ns)   --->   "%trunc_ln134_1190 = trunc i8 %select_ln131_517" [src/dec.c:134]   --->   Operation 9133 'trunc' 'trunc_ln134_1190' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9134 [1/1] (0.00ns)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_517, i32 7" [src/dec.c:134]   --->   Operation 9134 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9135 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_518)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_511, i32 6" [src/dec.c:131]   --->   Operation 9135 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9136 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_518)   --->   "%xor_ln132_518 = xor i8 %x_assign_306, i8 14" [src/dec.c:132]   --->   Operation 9136 'xor' 'xor_ln132_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9137 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_518 = select i1 %tmp_1164, i8 %xor_ln132_518, i8 %x_assign_306" [src/dec.c:131]   --->   Operation 9137 'select' 'select_ln131_518' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9138 [1/1] (0.00ns)   --->   "%trunc_ln134_1191 = trunc i8 %select_ln131_518" [src/dec.c:134]   --->   Operation 9138 'trunc' 'trunc_ln134_1191' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9139 [1/1] (0.00ns)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_518, i32 7" [src/dec.c:134]   --->   Operation 9139 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9140 [1/1] (0.00ns)   --->   "%x_assign_311 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1191, i1 %tmp_1165" [src/dec.c:134]   --->   Operation 9140 'bitconcatenate' 'x_assign_311' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9141 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_519)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_518, i32 6" [src/dec.c:131]   --->   Operation 9141 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9142 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_519)   --->   "%xor_ln132_519 = xor i8 %x_assign_311, i8 14" [src/dec.c:132]   --->   Operation 9142 'xor' 'xor_ln132_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9143 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_519 = select i1 %tmp_1166, i8 %xor_ln132_519, i8 %x_assign_311" [src/dec.c:131]   --->   Operation 9143 'select' 'select_ln131_519' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9144 [1/1] (0.00ns)   --->   "%trunc_ln134_1192 = trunc i8 %select_ln131_519" [src/dec.c:134]   --->   Operation 9144 'trunc' 'trunc_ln134_1192' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9145 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_519, i32 7" [src/dec.c:134]   --->   Operation 9145 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9146 [1/2] (3.25ns)   --->   "%z_212 = load i8 %clefia_s1_addr_106" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9146 'load' 'z_212' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9147 [1/2] (3.25ns)   --->   "%z_213 = load i8 %clefia_s0_addr_106" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9147 'load' 'z_213' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9148 [1/2] (3.25ns)   --->   "%z_214 = load i8 %clefia_s1_addr_107" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9148 'load' 'z_214' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9149 [1/2] (3.25ns)   --->   "%z_215 = load i8 %clefia_s0_addr_107" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9149 'load' 'z_215' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_79 : Operation 9150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_528)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_213, i32 7" [src/dec.c:131]   --->   Operation 9150 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_528)   --->   "%xor_ln132_528 = xor i8 %z_213, i8 14" [src/dec.c:132]   --->   Operation 9151 'xor' 'xor_ln132_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_528 = select i1 %tmp_1184, i8 %xor_ln132_528, i8 %z_213" [src/dec.c:131]   --->   Operation 9152 'select' 'select_ln131_528' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9153 [1/1] (0.00ns)   --->   "%trunc_ln134_1201 = trunc i8 %select_ln131_528" [src/dec.c:134]   --->   Operation 9153 'trunc' 'trunc_ln134_1201' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9154 [1/1] (0.00ns)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_528, i32 7" [src/dec.c:134]   --->   Operation 9154 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9155 [1/1] (0.00ns)   --->   "%x_assign_316 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1201, i1 %tmp_1185" [src/dec.c:134]   --->   Operation 9155 'bitconcatenate' 'x_assign_316' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9156 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_529)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_528, i32 6" [src/dec.c:131]   --->   Operation 9156 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9157 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_529)   --->   "%xor_ln132_529 = xor i8 %x_assign_316, i8 14" [src/dec.c:132]   --->   Operation 9157 'xor' 'xor_ln132_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9158 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_529 = select i1 %tmp_1186, i8 %xor_ln132_529, i8 %x_assign_316" [src/dec.c:131]   --->   Operation 9158 'select' 'select_ln131_529' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9159 [1/1] (0.00ns)   --->   "%trunc_ln134_1202 = trunc i8 %select_ln131_529" [src/dec.c:134]   --->   Operation 9159 'trunc' 'trunc_ln134_1202' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9160 [1/1] (0.00ns)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_529, i32 7" [src/dec.c:134]   --->   Operation 9160 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9161 [1/1] (0.00ns)   --->   "%x_assign_317 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1202, i1 %tmp_1187" [src/dec.c:134]   --->   Operation 9161 'bitconcatenate' 'x_assign_317' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9162 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_530)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_529, i32 6" [src/dec.c:131]   --->   Operation 9162 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9163 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_530)   --->   "%xor_ln132_530 = xor i8 %x_assign_317, i8 14" [src/dec.c:132]   --->   Operation 9163 'xor' 'xor_ln132_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9164 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_530 = select i1 %tmp_1188, i8 %xor_ln132_530, i8 %x_assign_317" [src/dec.c:131]   --->   Operation 9164 'select' 'select_ln131_530' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9165 [1/1] (0.00ns)   --->   "%trunc_ln134_1203 = trunc i8 %select_ln131_530" [src/dec.c:134]   --->   Operation 9165 'trunc' 'trunc_ln134_1203' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9166 [1/1] (0.00ns)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_530, i32 7" [src/dec.c:134]   --->   Operation 9166 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9167 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_531)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_214, i32 7" [src/dec.c:131]   --->   Operation 9167 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9168 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_531)   --->   "%xor_ln132_531 = xor i8 %z_214, i8 14" [src/dec.c:132]   --->   Operation 9168 'xor' 'xor_ln132_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9169 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_531 = select i1 %tmp_1190, i8 %xor_ln132_531, i8 %z_214" [src/dec.c:131]   --->   Operation 9169 'select' 'select_ln131_531' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9170 [1/1] (0.00ns)   --->   "%trunc_ln134_1204 = trunc i8 %select_ln131_531" [src/dec.c:134]   --->   Operation 9170 'trunc' 'trunc_ln134_1204' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9171 [1/1] (0.00ns)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_531, i32 7" [src/dec.c:134]   --->   Operation 9171 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9172 [1/1] (0.00ns)   --->   "%x_assign_318 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1204, i1 %tmp_1191" [src/dec.c:134]   --->   Operation 9172 'bitconcatenate' 'x_assign_318' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9173 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_532)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_215, i32 7" [src/dec.c:131]   --->   Operation 9173 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9174 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_532)   --->   "%xor_ln132_532 = xor i8 %z_215, i8 14" [src/dec.c:132]   --->   Operation 9174 'xor' 'xor_ln132_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9175 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_532 = select i1 %tmp_1192, i8 %xor_ln132_532, i8 %z_215" [src/dec.c:131]   --->   Operation 9175 'select' 'select_ln131_532' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9176 [1/1] (0.00ns)   --->   "%trunc_ln134_1205 = trunc i8 %select_ln131_532" [src/dec.c:134]   --->   Operation 9176 'trunc' 'trunc_ln134_1205' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9177 [1/1] (0.00ns)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_532, i32 7" [src/dec.c:134]   --->   Operation 9177 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9178 [1/1] (0.00ns)   --->   "%x_assign_319 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1205, i1 %tmp_1193" [src/dec.c:134]   --->   Operation 9178 'bitconcatenate' 'x_assign_319' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9179 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_533)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_532, i32 6" [src/dec.c:131]   --->   Operation 9179 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9180 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_533)   --->   "%xor_ln132_533 = xor i8 %x_assign_319, i8 14" [src/dec.c:132]   --->   Operation 9180 'xor' 'xor_ln132_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9181 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_533 = select i1 %tmp_1194, i8 %xor_ln132_533, i8 %x_assign_319" [src/dec.c:131]   --->   Operation 9181 'select' 'select_ln131_533' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9182 [1/1] (0.00ns)   --->   "%trunc_ln134_1206 = trunc i8 %select_ln131_533" [src/dec.c:134]   --->   Operation 9182 'trunc' 'trunc_ln134_1206' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9183 [1/1] (0.00ns)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_533, i32 7" [src/dec.c:134]   --->   Operation 9183 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9184 [1/1] (0.00ns)   --->   "%x_assign_320 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1206, i1 %tmp_1195" [src/dec.c:134]   --->   Operation 9184 'bitconcatenate' 'x_assign_320' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9185 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_534)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_533, i32 6" [src/dec.c:131]   --->   Operation 9185 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9186 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_534)   --->   "%xor_ln132_534 = xor i8 %x_assign_320, i8 14" [src/dec.c:132]   --->   Operation 9186 'xor' 'xor_ln132_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9187 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_534 = select i1 %tmp_1196, i8 %xor_ln132_534, i8 %x_assign_320" [src/dec.c:131]   --->   Operation 9187 'select' 'select_ln131_534' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9188 [1/1] (0.00ns)   --->   "%trunc_ln134_1207 = trunc i8 %select_ln131_534" [src/dec.c:134]   --->   Operation 9188 'trunc' 'trunc_ln134_1207' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9189 [1/1] (0.00ns)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_534, i32 7" [src/dec.c:134]   --->   Operation 9189 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9190 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_535)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_212, i32 7" [src/dec.c:131]   --->   Operation 9190 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9191 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_535)   --->   "%xor_ln132_535 = xor i8 %z_212, i8 14" [src/dec.c:132]   --->   Operation 9191 'xor' 'xor_ln132_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9192 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_535 = select i1 %tmp_1198, i8 %xor_ln132_535, i8 %z_212" [src/dec.c:131]   --->   Operation 9192 'select' 'select_ln131_535' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9193 [1/1] (0.00ns)   --->   "%trunc_ln134_1208 = trunc i8 %select_ln131_535" [src/dec.c:134]   --->   Operation 9193 'trunc' 'trunc_ln134_1208' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9194 [1/1] (0.00ns)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_535, i32 7" [src/dec.c:134]   --->   Operation 9194 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9195 [1/1] (0.00ns)   --->   "%x_assign_321 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1208, i1 %tmp_1199" [src/dec.c:134]   --->   Operation 9195 'bitconcatenate' 'x_assign_321' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9196 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_536)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_535, i32 6" [src/dec.c:131]   --->   Operation 9196 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9197 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_536)   --->   "%xor_ln132_536 = xor i8 %x_assign_321, i8 14" [src/dec.c:132]   --->   Operation 9197 'xor' 'xor_ln132_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_536 = select i1 %tmp_1200, i8 %xor_ln132_536, i8 %x_assign_321" [src/dec.c:131]   --->   Operation 9198 'select' 'select_ln131_536' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9199 [1/1] (0.00ns)   --->   "%trunc_ln134_1209 = trunc i8 %select_ln131_536" [src/dec.c:134]   --->   Operation 9199 'trunc' 'trunc_ln134_1209' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9200 [1/1] (0.00ns)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_536, i32 7" [src/dec.c:134]   --->   Operation 9200 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9201 [1/1] (0.00ns)   --->   "%x_assign_322 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1209, i1 %tmp_1201" [src/dec.c:134]   --->   Operation 9201 'bitconcatenate' 'x_assign_322' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9202 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_537)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_536, i32 6" [src/dec.c:131]   --->   Operation 9202 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9203 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_537)   --->   "%xor_ln132_537 = xor i8 %x_assign_322, i8 14" [src/dec.c:132]   --->   Operation 9203 'xor' 'xor_ln132_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9204 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_537 = select i1 %tmp_1202, i8 %xor_ln132_537, i8 %x_assign_322" [src/dec.c:131]   --->   Operation 9204 'select' 'select_ln131_537' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9205 [1/1] (0.00ns)   --->   "%trunc_ln134_1210 = trunc i8 %select_ln131_537" [src/dec.c:134]   --->   Operation 9205 'trunc' 'trunc_ln134_1210' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9206 [1/1] (0.00ns)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_537, i32 7" [src/dec.c:134]   --->   Operation 9206 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9207 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_538)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_531, i32 6" [src/dec.c:131]   --->   Operation 9207 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9208 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_538)   --->   "%xor_ln132_538 = xor i8 %x_assign_318, i8 14" [src/dec.c:132]   --->   Operation 9208 'xor' 'xor_ln132_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9209 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_538 = select i1 %tmp_1204, i8 %xor_ln132_538, i8 %x_assign_318" [src/dec.c:131]   --->   Operation 9209 'select' 'select_ln131_538' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9210 [1/1] (0.00ns)   --->   "%trunc_ln134_1211 = trunc i8 %select_ln131_538" [src/dec.c:134]   --->   Operation 9210 'trunc' 'trunc_ln134_1211' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9211 [1/1] (0.00ns)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_538, i32 7" [src/dec.c:134]   --->   Operation 9211 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9212 [1/1] (0.00ns)   --->   "%x_assign_323 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1211, i1 %tmp_1205" [src/dec.c:134]   --->   Operation 9212 'bitconcatenate' 'x_assign_323' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9213 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_539)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_538, i32 6" [src/dec.c:131]   --->   Operation 9213 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9214 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_539)   --->   "%xor_ln132_539 = xor i8 %x_assign_323, i8 14" [src/dec.c:132]   --->   Operation 9214 'xor' 'xor_ln132_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 9215 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_539 = select i1 %tmp_1206, i8 %xor_ln132_539, i8 %x_assign_323" [src/dec.c:131]   --->   Operation 9215 'select' 'select_ln131_539' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 9216 [1/1] (0.00ns)   --->   "%trunc_ln134_1212 = trunc i8 %select_ln131_539" [src/dec.c:134]   --->   Operation 9216 'trunc' 'trunc_ln134_1212' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 9217 [1/1] (0.00ns)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_539, i32 7" [src/dec.c:134]   --->   Operation 9217 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 5.23>
ST_80 : Operation 9218 [1/1] (0.00ns)   --->   "%rk_addr_101 = getelementptr i8 %rk, i64 0, i64 101" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9218 'getelementptr' 'rk_addr_101' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9219 [1/1] (0.00ns)   --->   "%rk_addr_102 = getelementptr i8 %rk, i64 0, i64 102" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9219 'getelementptr' 'rk_addr_102' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9220 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_333, i8 %rk_addr_101" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9220 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_80 : Operation 9221 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_334, i8 %rk_addr_102" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9221 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_80 : Operation 9222 [1/1] (0.00ns)   --->   "%or_ln134_204 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1187, i1 %tmp_1157" [src/dec.c:134]   --->   Operation 9222 'bitconcatenate' 'or_ln134_204' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9223 [1/1] (0.00ns)   --->   "%or_ln134_205 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1190, i1 %tmp_1163" [src/dec.c:134]   --->   Operation 9223 'bitconcatenate' 'or_ln134_205' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9224 [1/1] (0.00ns)   --->   "%or_ln134_206 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1192, i1 %tmp_1167" [src/dec.c:134]   --->   Operation 9224 'bitconcatenate' 'or_ln134_206' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_628)   --->   "%xor_ln124_2861 = xor i8 %x_assign_307, i8 %or_ln134_203" [src/dec.c:124]   --->   Operation 9225 'xor' 'xor_ln124_2861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_628)   --->   "%xor_ln124_2862 = xor i8 %xor_ln124_2861, i8 %z_204" [src/dec.c:124]   --->   Operation 9226 'xor' 'xor_ln124_2862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_628)   --->   "%xor_ln124_2863 = xor i8 %x_assign_306, i8 %or_ln134_204" [src/dec.c:124]   --->   Operation 9227 'xor' 'xor_ln124_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_628)   --->   "%xor_ln124_2864 = xor i8 %xor_ln124_2863, i8 %xor_ln124_588" [src/dec.c:124]   --->   Operation 9228 'xor' 'xor_ln124_2864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9229 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_628 = xor i8 %xor_ln124_2864, i8 %xor_ln124_2862" [src/dec.c:124]   --->   Operation 9229 'xor' 'xor_ln124_628' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_629)   --->   "%xor_ln124_2865 = xor i8 %xor_ln124_589, i8 %or_ln134_205" [src/dec.c:124]   --->   Operation 9230 'xor' 'xor_ln124_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_629)   --->   "%xor_ln124_2866 = xor i8 %xor_ln124_2865, i8 %z_205" [src/dec.c:124]   --->   Operation 9231 'xor' 'xor_ln124_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_629)   --->   "%xor_ln124_2867 = xor i8 %x_assign_306, i8 %or_ln134_206" [src/dec.c:124]   --->   Operation 9232 'xor' 'xor_ln124_2867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_629)   --->   "%xor_ln124_2868 = xor i8 %xor_ln124_2867, i8 %x_assign_307" [src/dec.c:124]   --->   Operation 9233 'xor' 'xor_ln124_2868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9234 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_629 = xor i8 %xor_ln124_2868, i8 %xor_ln124_2866" [src/dec.c:124]   --->   Operation 9234 'xor' 'xor_ln124_629' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_630)   --->   "%xor_ln124_2869 = xor i8 %xor_ln124_590, i8 %or_ln134_203" [src/dec.c:124]   --->   Operation 9235 'xor' 'xor_ln124_2869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_630)   --->   "%xor_ln124_2870 = xor i8 %xor_ln124_2869, i8 %z_206" [src/dec.c:124]   --->   Operation 9236 'xor' 'xor_ln124_2870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_630)   --->   "%xor_ln124_2871 = xor i8 %x_assign_309, i8 %or_ln134_204" [src/dec.c:124]   --->   Operation 9237 'xor' 'xor_ln124_2871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_630)   --->   "%xor_ln124_2872 = xor i8 %xor_ln124_2871, i8 %x_assign_304" [src/dec.c:124]   --->   Operation 9238 'xor' 'xor_ln124_2872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9239 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_630 = xor i8 %xor_ln124_2872, i8 %xor_ln124_2870" [src/dec.c:124]   --->   Operation 9239 'xor' 'xor_ln124_630' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_631)   --->   "%xor_ln124_2873 = xor i8 %or_ln134_205, i8 %xor_ln124_591" [src/dec.c:124]   --->   Operation 9240 'xor' 'xor_ln124_2873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_631)   --->   "%xor_ln124_2874 = xor i8 %xor_ln124_2873, i8 %z_207" [src/dec.c:124]   --->   Operation 9241 'xor' 'xor_ln124_2874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_631)   --->   "%xor_ln124_2875 = xor i8 %x_assign_304, i8 %or_ln134_206" [src/dec.c:124]   --->   Operation 9242 'xor' 'xor_ln124_2875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_631)   --->   "%xor_ln124_2876 = xor i8 %xor_ln124_2875, i8 %x_assign_309" [src/dec.c:124]   --->   Operation 9243 'xor' 'xor_ln124_2876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9244 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_631 = xor i8 %xor_ln124_2876, i8 %xor_ln124_2874" [src/dec.c:124]   --->   Operation 9244 'xor' 'xor_ln124_631' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9245 [1/1] (0.99ns)   --->   "%xor_ln124_632 = xor i8 %xor_ln124_232, i8 %xor_ln124_628" [src/dec.c:124]   --->   Operation 9245 'xor' 'xor_ln124_632' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9246 [1/1] (0.99ns)   --->   "%xor_ln124_633 = xor i8 %xor_ln124_233, i8 %xor_ln124_629" [src/dec.c:124]   --->   Operation 9246 'xor' 'xor_ln124_633' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9247 [1/1] (0.99ns)   --->   "%xor_ln124_634 = xor i8 %xor_ln124_234, i8 %xor_ln124_630" [src/dec.c:124]   --->   Operation 9247 'xor' 'xor_ln124_634' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9248 [1/1] (0.99ns)   --->   "%xor_ln124_635 = xor i8 %xor_ln124_235, i8 %xor_ln124_631" [src/dec.c:124]   --->   Operation 9248 'xor' 'xor_ln124_635' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9249 [1/1] (0.00ns)   --->   "%zext_ln150_26 = zext i8 %xor_ln124_632" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9249 'zext' 'zext_ln150_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9250 [1/1] (0.00ns)   --->   "%clefia_s0_addr_104 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_26" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9250 'getelementptr' 'clefia_s0_addr_104' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9251 [2/2] (3.25ns)   --->   "%z_208 = load i8 %clefia_s0_addr_104" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9251 'load' 'z_208' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9252 [1/1] (0.00ns)   --->   "%zext_ln151_26 = zext i8 %xor_ln124_633" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9252 'zext' 'zext_ln151_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9253 [1/1] (0.00ns)   --->   "%clefia_s1_addr_104 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_26" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9253 'getelementptr' 'clefia_s1_addr_104' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9254 [2/2] (3.25ns)   --->   "%z_209 = load i8 %clefia_s1_addr_104" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9254 'load' 'z_209' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9255 [1/1] (0.00ns)   --->   "%zext_ln152_26 = zext i8 %xor_ln124_634" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9255 'zext' 'zext_ln152_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9256 [1/1] (0.00ns)   --->   "%clefia_s0_addr_105 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_26" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9256 'getelementptr' 'clefia_s0_addr_105' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9257 [2/2] (3.25ns)   --->   "%z_210 = load i8 %clefia_s0_addr_105" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9257 'load' 'z_210' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9258 [1/1] (0.00ns)   --->   "%zext_ln153_26 = zext i8 %xor_ln124_635" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9258 'zext' 'zext_ln153_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9259 [1/1] (0.00ns)   --->   "%clefia_s1_addr_105 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_26" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9259 'getelementptr' 'clefia_s1_addr_105' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9260 [2/2] (3.25ns)   --->   "%z_211 = load i8 %clefia_s1_addr_105" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9260 'load' 'z_211' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9261 [1/1] (0.00ns)   --->   "%or_ln134_211 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1203, i1 %tmp_1189" [src/dec.c:134]   --->   Operation 9261 'bitconcatenate' 'or_ln134_211' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9262 [1/1] (0.00ns)   --->   "%or_ln134_212 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1207, i1 %tmp_1197" [src/dec.c:134]   --->   Operation 9262 'bitconcatenate' 'or_ln134_212' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9263 [1/1] (0.00ns)   --->   "%or_ln134_213 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1210, i1 %tmp_1203" [src/dec.c:134]   --->   Operation 9263 'bitconcatenate' 'or_ln134_213' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9264 [1/1] (0.00ns)   --->   "%or_ln134_214 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1212, i1 %tmp_1207" [src/dec.c:134]   --->   Operation 9264 'bitconcatenate' 'or_ln134_214' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_644)   --->   "%xor_ln124_2893 = xor i8 %x_assign_319, i8 %or_ln134_211" [src/dec.c:124]   --->   Operation 9265 'xor' 'xor_ln124_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_644)   --->   "%xor_ln124_2894 = xor i8 %xor_ln124_2893, i8 %z_212" [src/dec.c:124]   --->   Operation 9266 'xor' 'xor_ln124_2894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_644)   --->   "%xor_ln124_2895 = xor i8 %x_assign_318, i8 %or_ln134_212" [src/dec.c:124]   --->   Operation 9267 'xor' 'xor_ln124_2895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9268 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_644)   --->   "%xor_ln124_2896 = xor i8 %xor_ln124_2895, i8 %xor_ln124_604" [src/dec.c:124]   --->   Operation 9268 'xor' 'xor_ln124_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9269 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_644 = xor i8 %xor_ln124_2896, i8 %xor_ln124_2894" [src/dec.c:124]   --->   Operation 9269 'xor' 'xor_ln124_644' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_645)   --->   "%xor_ln124_2897 = xor i8 %xor_ln124_605, i8 %or_ln134_213" [src/dec.c:124]   --->   Operation 9270 'xor' 'xor_ln124_2897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_645)   --->   "%xor_ln124_2898 = xor i8 %xor_ln124_2897, i8 %z_213" [src/dec.c:124]   --->   Operation 9271 'xor' 'xor_ln124_2898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_645)   --->   "%xor_ln124_2899 = xor i8 %x_assign_318, i8 %or_ln134_214" [src/dec.c:124]   --->   Operation 9272 'xor' 'xor_ln124_2899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_645)   --->   "%xor_ln124_2900 = xor i8 %xor_ln124_2899, i8 %x_assign_319" [src/dec.c:124]   --->   Operation 9273 'xor' 'xor_ln124_2900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9274 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_645 = xor i8 %xor_ln124_2900, i8 %xor_ln124_2898" [src/dec.c:124]   --->   Operation 9274 'xor' 'xor_ln124_645' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_646)   --->   "%xor_ln124_2901 = xor i8 %xor_ln124_606, i8 %or_ln134_211" [src/dec.c:124]   --->   Operation 9275 'xor' 'xor_ln124_2901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_646)   --->   "%xor_ln124_2902 = xor i8 %xor_ln124_2901, i8 %z_214" [src/dec.c:124]   --->   Operation 9276 'xor' 'xor_ln124_2902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_646)   --->   "%xor_ln124_2903 = xor i8 %x_assign_321, i8 %or_ln134_212" [src/dec.c:124]   --->   Operation 9277 'xor' 'xor_ln124_2903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_646)   --->   "%xor_ln124_2904 = xor i8 %xor_ln124_2903, i8 %x_assign_316" [src/dec.c:124]   --->   Operation 9278 'xor' 'xor_ln124_2904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9279 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_646 = xor i8 %xor_ln124_2904, i8 %xor_ln124_2902" [src/dec.c:124]   --->   Operation 9279 'xor' 'xor_ln124_646' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_647)   --->   "%xor_ln124_2905 = xor i8 %or_ln134_213, i8 %xor_ln124_607" [src/dec.c:124]   --->   Operation 9280 'xor' 'xor_ln124_2905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_647)   --->   "%xor_ln124_2906 = xor i8 %xor_ln124_2905, i8 %z_215" [src/dec.c:124]   --->   Operation 9281 'xor' 'xor_ln124_2906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_647)   --->   "%xor_ln124_2907 = xor i8 %x_assign_316, i8 %or_ln134_214" [src/dec.c:124]   --->   Operation 9282 'xor' 'xor_ln124_2907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_647)   --->   "%xor_ln124_2908 = xor i8 %xor_ln124_2907, i8 %x_assign_321" [src/dec.c:124]   --->   Operation 9283 'xor' 'xor_ln124_2908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9284 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_647 = xor i8 %xor_ln124_2908, i8 %xor_ln124_2906" [src/dec.c:124]   --->   Operation 9284 'xor' 'xor_ln124_647' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9285 [1/1] (0.99ns)   --->   "%xor_ln124_648 = xor i8 %xor_ln124_224, i8 %xor_ln124_644" [src/dec.c:124]   --->   Operation 9285 'xor' 'xor_ln124_648' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9286 [1/1] (0.99ns)   --->   "%xor_ln124_649 = xor i8 %xor_ln124_225, i8 %xor_ln124_645" [src/dec.c:124]   --->   Operation 9286 'xor' 'xor_ln124_649' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9287 [1/1] (0.99ns)   --->   "%xor_ln124_650 = xor i8 %xor_ln124_226, i8 %xor_ln124_646" [src/dec.c:124]   --->   Operation 9287 'xor' 'xor_ln124_650' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9288 [1/1] (0.99ns)   --->   "%xor_ln124_651 = xor i8 %xor_ln124_227, i8 %xor_ln124_647" [src/dec.c:124]   --->   Operation 9288 'xor' 'xor_ln124_651' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 9289 [1/1] (0.00ns)   --->   "%zext_ln150_27 = zext i8 %xor_ln124_648" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9289 'zext' 'zext_ln150_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9290 [1/1] (0.00ns)   --->   "%clefia_s0_addr_108 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_27" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9290 'getelementptr' 'clefia_s0_addr_108' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9291 [2/2] (3.25ns)   --->   "%z_216 = load i8 %clefia_s0_addr_108" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9291 'load' 'z_216' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9292 [1/1] (0.00ns)   --->   "%zext_ln151_27 = zext i8 %xor_ln124_649" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9292 'zext' 'zext_ln151_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9293 [1/1] (0.00ns)   --->   "%clefia_s1_addr_108 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_27" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9293 'getelementptr' 'clefia_s1_addr_108' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9294 [2/2] (3.25ns)   --->   "%z_217 = load i8 %clefia_s1_addr_108" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9294 'load' 'z_217' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9295 [1/1] (0.00ns)   --->   "%zext_ln152_27 = zext i8 %xor_ln124_650" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9295 'zext' 'zext_ln152_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9296 [1/1] (0.00ns)   --->   "%clefia_s0_addr_109 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_27" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9296 'getelementptr' 'clefia_s0_addr_109' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9297 [2/2] (3.25ns)   --->   "%z_218 = load i8 %clefia_s0_addr_109" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9297 'load' 'z_218' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_80 : Operation 9298 [1/1] (0.00ns)   --->   "%zext_ln153_27 = zext i8 %xor_ln124_651" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9298 'zext' 'zext_ln153_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9299 [1/1] (0.00ns)   --->   "%clefia_s1_addr_109 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_27" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9299 'getelementptr' 'clefia_s1_addr_109' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 9300 [2/2] (3.25ns)   --->   "%z_219 = load i8 %clefia_s1_addr_109" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9300 'load' 'z_219' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 81 <SV = 80> <Delay = 6.74>
ST_81 : Operation 9301 [1/1] (0.00ns)   --->   "%rk_addr_103 = getelementptr i8 %rk, i64 0, i64 103" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9301 'getelementptr' 'rk_addr_103' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9302 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_335, i8 %rk_addr_103" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9302 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_81 : Operation 9303 [1/1] (0.00ns)   --->   "%rk_addr_114 = getelementptr i8 %rk, i64 0, i64 114" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9303 'getelementptr' 'rk_addr_114' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9304 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_346, i8 %rk_addr_114" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9304 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_81 : Operation 9305 [1/2] (3.25ns)   --->   "%z_208 = load i8 %clefia_s0_addr_104" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9305 'load' 'z_208' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9306 [1/2] (3.25ns)   --->   "%z_209 = load i8 %clefia_s1_addr_104" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9306 'load' 'z_209' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9307 [1/2] (3.25ns)   --->   "%z_210 = load i8 %clefia_s0_addr_105" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9307 'load' 'z_210' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9308 [1/2] (3.25ns)   --->   "%z_211 = load i8 %clefia_s1_addr_105" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9308 'load' 'z_211' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9309 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_520)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_209, i32 7" [src/dec.c:131]   --->   Operation 9309 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9310 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_520)   --->   "%xor_ln132_520 = xor i8 %z_209, i8 14" [src/dec.c:132]   --->   Operation 9310 'xor' 'xor_ln132_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9311 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_520 = select i1 %tmp_1168, i8 %xor_ln132_520, i8 %z_209" [src/dec.c:131]   --->   Operation 9311 'select' 'select_ln131_520' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9312 [1/1] (0.00ns)   --->   "%trunc_ln134_1193 = trunc i8 %select_ln131_520" [src/dec.c:134]   --->   Operation 9312 'trunc' 'trunc_ln134_1193' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9313 [1/1] (0.00ns)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_520, i32 7" [src/dec.c:134]   --->   Operation 9313 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9314 [1/1] (0.00ns)   --->   "%x_assign_312 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1193, i1 %tmp_1169" [src/dec.c:134]   --->   Operation 9314 'bitconcatenate' 'x_assign_312' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9315 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_521)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_210, i32 7" [src/dec.c:131]   --->   Operation 9315 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9316 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_521)   --->   "%xor_ln132_521 = xor i8 %z_210, i8 14" [src/dec.c:132]   --->   Operation 9316 'xor' 'xor_ln132_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9317 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_521 = select i1 %tmp_1170, i8 %xor_ln132_521, i8 %z_210" [src/dec.c:131]   --->   Operation 9317 'select' 'select_ln131_521' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9318 [1/1] (0.00ns)   --->   "%trunc_ln134_1194 = trunc i8 %select_ln131_521" [src/dec.c:134]   --->   Operation 9318 'trunc' 'trunc_ln134_1194' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9319 [1/1] (0.00ns)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_521, i32 7" [src/dec.c:134]   --->   Operation 9319 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9320 [1/1] (0.00ns)   --->   "%x_assign_313 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1194, i1 %tmp_1171" [src/dec.c:134]   --->   Operation 9320 'bitconcatenate' 'x_assign_313' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9321 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_522)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_521, i32 6" [src/dec.c:131]   --->   Operation 9321 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9322 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_522)   --->   "%xor_ln132_522 = xor i8 %x_assign_313, i8 14" [src/dec.c:132]   --->   Operation 9322 'xor' 'xor_ln132_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9323 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_522 = select i1 %tmp_1172, i8 %xor_ln132_522, i8 %x_assign_313" [src/dec.c:131]   --->   Operation 9323 'select' 'select_ln131_522' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9324 [1/1] (0.00ns)   --->   "%trunc_ln134_1195 = trunc i8 %select_ln131_522" [src/dec.c:134]   --->   Operation 9324 'trunc' 'trunc_ln134_1195' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9325 [1/1] (0.00ns)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_522, i32 7" [src/dec.c:134]   --->   Operation 9325 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9326 [1/1] (0.00ns)   --->   "%or_ln134_207 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1195, i1 %tmp_1173" [src/dec.c:134]   --->   Operation 9326 'bitconcatenate' 'or_ln134_207' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9327 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_523)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_211, i32 7" [src/dec.c:131]   --->   Operation 9327 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9328 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_523)   --->   "%xor_ln132_523 = xor i8 %z_211, i8 14" [src/dec.c:132]   --->   Operation 9328 'xor' 'xor_ln132_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9329 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_523 = select i1 %tmp_1174, i8 %xor_ln132_523, i8 %z_211" [src/dec.c:131]   --->   Operation 9329 'select' 'select_ln131_523' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9330 [1/1] (0.00ns)   --->   "%trunc_ln134_1196 = trunc i8 %select_ln131_523" [src/dec.c:134]   --->   Operation 9330 'trunc' 'trunc_ln134_1196' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9331 [1/1] (0.00ns)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_523, i32 7" [src/dec.c:134]   --->   Operation 9331 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9332 [1/1] (0.00ns)   --->   "%x_assign_314 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1196, i1 %tmp_1175" [src/dec.c:134]   --->   Operation 9332 'bitconcatenate' 'x_assign_314' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9333 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_524)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_523, i32 6" [src/dec.c:131]   --->   Operation 9333 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9334 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_524)   --->   "%xor_ln132_524 = xor i8 %x_assign_314, i8 14" [src/dec.c:132]   --->   Operation 9334 'xor' 'xor_ln132_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9335 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_524 = select i1 %tmp_1176, i8 %xor_ln132_524, i8 %x_assign_314" [src/dec.c:131]   --->   Operation 9335 'select' 'select_ln131_524' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9336 [1/1] (0.00ns)   --->   "%trunc_ln134_1197 = trunc i8 %select_ln131_524" [src/dec.c:134]   --->   Operation 9336 'trunc' 'trunc_ln134_1197' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9337 [1/1] (0.00ns)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_524, i32 7" [src/dec.c:134]   --->   Operation 9337 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9338 [1/1] (0.00ns)   --->   "%or_ln134_208 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1197, i1 %tmp_1177" [src/dec.c:134]   --->   Operation 9338 'bitconcatenate' 'or_ln134_208' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9339 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_525)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_208, i32 7" [src/dec.c:131]   --->   Operation 9339 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9340 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_525)   --->   "%xor_ln132_525 = xor i8 %z_208, i8 14" [src/dec.c:132]   --->   Operation 9340 'xor' 'xor_ln132_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9341 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_525 = select i1 %tmp_1178, i8 %xor_ln132_525, i8 %z_208" [src/dec.c:131]   --->   Operation 9341 'select' 'select_ln131_525' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9342 [1/1] (0.00ns)   --->   "%trunc_ln134_1198 = trunc i8 %select_ln131_525" [src/dec.c:134]   --->   Operation 9342 'trunc' 'trunc_ln134_1198' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9343 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_525, i32 7" [src/dec.c:134]   --->   Operation 9343 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9344 [1/1] (0.00ns)   --->   "%x_assign_315 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1198, i1 %tmp_1179" [src/dec.c:134]   --->   Operation 9344 'bitconcatenate' 'x_assign_315' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9345 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_526)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_525, i32 6" [src/dec.c:131]   --->   Operation 9345 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9346 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_526)   --->   "%xor_ln132_526 = xor i8 %x_assign_315, i8 14" [src/dec.c:132]   --->   Operation 9346 'xor' 'xor_ln132_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9347 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_526 = select i1 %tmp_1180, i8 %xor_ln132_526, i8 %x_assign_315" [src/dec.c:131]   --->   Operation 9347 'select' 'select_ln131_526' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9348 [1/1] (0.00ns)   --->   "%trunc_ln134_1199 = trunc i8 %select_ln131_526" [src/dec.c:134]   --->   Operation 9348 'trunc' 'trunc_ln134_1199' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9349 [1/1] (0.00ns)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_526, i32 7" [src/dec.c:134]   --->   Operation 9349 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9350 [1/1] (0.00ns)   --->   "%or_ln134_209 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1199, i1 %tmp_1181" [src/dec.c:134]   --->   Operation 9350 'bitconcatenate' 'or_ln134_209' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9351 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_527)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_520, i32 6" [src/dec.c:131]   --->   Operation 9351 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9352 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_527)   --->   "%xor_ln132_527 = xor i8 %x_assign_312, i8 14" [src/dec.c:132]   --->   Operation 9352 'xor' 'xor_ln132_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_527 = select i1 %tmp_1182, i8 %xor_ln132_527, i8 %x_assign_312" [src/dec.c:131]   --->   Operation 9353 'select' 'select_ln131_527' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9354 [1/1] (0.00ns)   --->   "%trunc_ln134_1200 = trunc i8 %select_ln131_527" [src/dec.c:134]   --->   Operation 9354 'trunc' 'trunc_ln134_1200' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9355 [1/1] (0.00ns)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_527, i32 7" [src/dec.c:134]   --->   Operation 9355 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9356 [1/1] (0.00ns)   --->   "%or_ln134_210 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1200, i1 %tmp_1183" [src/dec.c:134]   --->   Operation 9356 'bitconcatenate' 'or_ln134_210' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_636)   --->   "%xor_ln124_2877 = xor i8 %x_assign_314, i8 %or_ln134_207" [src/dec.c:124]   --->   Operation 9357 'xor' 'xor_ln124_2877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_636)   --->   "%xor_ln124_2878 = xor i8 %xor_ln124_2877, i8 %z_208" [src/dec.c:124]   --->   Operation 9358 'xor' 'xor_ln124_2878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_636)   --->   "%xor_ln124_2879 = xor i8 %x_assign_312, i8 %or_ln134_208" [src/dec.c:124]   --->   Operation 9359 'xor' 'xor_ln124_2879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_636)   --->   "%xor_ln124_2880 = xor i8 %xor_ln124_2879, i8 %xor_ln124_612" [src/dec.c:124]   --->   Operation 9360 'xor' 'xor_ln124_2880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9361 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_636 = xor i8 %xor_ln124_2880, i8 %xor_ln124_2878" [src/dec.c:124]   --->   Operation 9361 'xor' 'xor_ln124_636' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_637)   --->   "%xor_ln124_2881 = xor i8 %xor_ln124_613, i8 %or_ln134_207" [src/dec.c:124]   --->   Operation 9362 'xor' 'xor_ln124_2881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_637)   --->   "%xor_ln124_2882 = xor i8 %xor_ln124_2881, i8 %z_209" [src/dec.c:124]   --->   Operation 9363 'xor' 'xor_ln124_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_637)   --->   "%xor_ln124_2883 = xor i8 %x_assign_315, i8 %or_ln134_208" [src/dec.c:124]   --->   Operation 9364 'xor' 'xor_ln124_2883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_637)   --->   "%xor_ln124_2884 = xor i8 %xor_ln124_2883, i8 %x_assign_313" [src/dec.c:124]   --->   Operation 9365 'xor' 'xor_ln124_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9366 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_637 = xor i8 %xor_ln124_2884, i8 %xor_ln124_2882" [src/dec.c:124]   --->   Operation 9366 'xor' 'xor_ln124_637' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_638)   --->   "%xor_ln124_2885 = xor i8 %or_ln134_210, i8 %x_assign_314" [src/dec.c:124]   --->   Operation 9367 'xor' 'xor_ln124_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_638)   --->   "%xor_ln124_2886 = xor i8 %xor_ln124_2885, i8 %z_210" [src/dec.c:124]   --->   Operation 9368 'xor' 'xor_ln124_2886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_638)   --->   "%xor_ln124_2887 = xor i8 %x_assign_312, i8 %xor_ln124_614" [src/dec.c:124]   --->   Operation 9369 'xor' 'xor_ln124_2887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_638)   --->   "%xor_ln124_2888 = xor i8 %xor_ln124_2887, i8 %or_ln134_209" [src/dec.c:124]   --->   Operation 9370 'xor' 'xor_ln124_2888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9371 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_638 = xor i8 %xor_ln124_2888, i8 %xor_ln124_2886" [src/dec.c:124]   --->   Operation 9371 'xor' 'xor_ln124_638' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_639)   --->   "%xor_ln124_2889 = xor i8 %x_assign_313, i8 %or_ln134_210" [src/dec.c:124]   --->   Operation 9372 'xor' 'xor_ln124_2889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_639)   --->   "%xor_ln124_2890 = xor i8 %xor_ln124_2889, i8 %z_211" [src/dec.c:124]   --->   Operation 9373 'xor' 'xor_ln124_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_639)   --->   "%xor_ln124_2891 = xor i8 %x_assign_315, i8 %xor_ln124_615" [src/dec.c:124]   --->   Operation 9374 'xor' 'xor_ln124_2891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_639)   --->   "%xor_ln124_2892 = xor i8 %xor_ln124_2891, i8 %or_ln134_209" [src/dec.c:124]   --->   Operation 9375 'xor' 'xor_ln124_2892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9376 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_639 = xor i8 %xor_ln124_2892, i8 %xor_ln124_2890" [src/dec.c:124]   --->   Operation 9376 'xor' 'xor_ln124_639' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9377 [1/2] (3.25ns)   --->   "%z_216 = load i8 %clefia_s0_addr_108" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9377 'load' 'z_216' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9378 [1/2] (3.25ns)   --->   "%z_217 = load i8 %clefia_s1_addr_108" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9378 'load' 'z_217' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9379 [1/2] (3.25ns)   --->   "%z_218 = load i8 %clefia_s0_addr_109" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9379 'load' 'z_218' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9380 [1/2] (3.25ns)   --->   "%z_219 = load i8 %clefia_s1_addr_109" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9380 'load' 'z_219' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_81 : Operation 9381 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_540)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_217, i32 7" [src/dec.c:131]   --->   Operation 9381 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9382 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_540)   --->   "%xor_ln132_540 = xor i8 %z_217, i8 14" [src/dec.c:132]   --->   Operation 9382 'xor' 'xor_ln132_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9383 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_540 = select i1 %tmp_1208, i8 %xor_ln132_540, i8 %z_217" [src/dec.c:131]   --->   Operation 9383 'select' 'select_ln131_540' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9384 [1/1] (0.00ns)   --->   "%trunc_ln134_1213 = trunc i8 %select_ln131_540" [src/dec.c:134]   --->   Operation 9384 'trunc' 'trunc_ln134_1213' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9385 [1/1] (0.00ns)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_540, i32 7" [src/dec.c:134]   --->   Operation 9385 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9386 [1/1] (0.00ns)   --->   "%x_assign_324 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1213, i1 %tmp_1209" [src/dec.c:134]   --->   Operation 9386 'bitconcatenate' 'x_assign_324' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9387 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_541)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_218, i32 7" [src/dec.c:131]   --->   Operation 9387 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9388 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_541)   --->   "%xor_ln132_541 = xor i8 %z_218, i8 14" [src/dec.c:132]   --->   Operation 9388 'xor' 'xor_ln132_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9389 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_541 = select i1 %tmp_1210, i8 %xor_ln132_541, i8 %z_218" [src/dec.c:131]   --->   Operation 9389 'select' 'select_ln131_541' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9390 [1/1] (0.00ns)   --->   "%trunc_ln134_1214 = trunc i8 %select_ln131_541" [src/dec.c:134]   --->   Operation 9390 'trunc' 'trunc_ln134_1214' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9391 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_541, i32 7" [src/dec.c:134]   --->   Operation 9391 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9392 [1/1] (0.00ns)   --->   "%x_assign_325 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1214, i1 %tmp_1211" [src/dec.c:134]   --->   Operation 9392 'bitconcatenate' 'x_assign_325' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9393 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_542)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_541, i32 6" [src/dec.c:131]   --->   Operation 9393 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9394 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_542)   --->   "%xor_ln132_542 = xor i8 %x_assign_325, i8 14" [src/dec.c:132]   --->   Operation 9394 'xor' 'xor_ln132_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9395 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_542 = select i1 %tmp_1212, i8 %xor_ln132_542, i8 %x_assign_325" [src/dec.c:131]   --->   Operation 9395 'select' 'select_ln131_542' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9396 [1/1] (0.00ns)   --->   "%trunc_ln134_1215 = trunc i8 %select_ln131_542" [src/dec.c:134]   --->   Operation 9396 'trunc' 'trunc_ln134_1215' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9397 [1/1] (0.00ns)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_542, i32 7" [src/dec.c:134]   --->   Operation 9397 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9398 [1/1] (0.00ns)   --->   "%or_ln134_215 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1215, i1 %tmp_1213" [src/dec.c:134]   --->   Operation 9398 'bitconcatenate' 'or_ln134_215' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9399 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_543)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_219, i32 7" [src/dec.c:131]   --->   Operation 9399 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9400 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_543)   --->   "%xor_ln132_543 = xor i8 %z_219, i8 14" [src/dec.c:132]   --->   Operation 9400 'xor' 'xor_ln132_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9401 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_543 = select i1 %tmp_1214, i8 %xor_ln132_543, i8 %z_219" [src/dec.c:131]   --->   Operation 9401 'select' 'select_ln131_543' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9402 [1/1] (0.00ns)   --->   "%trunc_ln134_1216 = trunc i8 %select_ln131_543" [src/dec.c:134]   --->   Operation 9402 'trunc' 'trunc_ln134_1216' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9403 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_543, i32 7" [src/dec.c:134]   --->   Operation 9403 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9404 [1/1] (0.00ns)   --->   "%x_assign_326 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1216, i1 %tmp_1215" [src/dec.c:134]   --->   Operation 9404 'bitconcatenate' 'x_assign_326' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9405 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_544)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_543, i32 6" [src/dec.c:131]   --->   Operation 9405 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9406 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_544)   --->   "%xor_ln132_544 = xor i8 %x_assign_326, i8 14" [src/dec.c:132]   --->   Operation 9406 'xor' 'xor_ln132_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9407 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_544 = select i1 %tmp_1216, i8 %xor_ln132_544, i8 %x_assign_326" [src/dec.c:131]   --->   Operation 9407 'select' 'select_ln131_544' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9408 [1/1] (0.00ns)   --->   "%trunc_ln134_1217 = trunc i8 %select_ln131_544" [src/dec.c:134]   --->   Operation 9408 'trunc' 'trunc_ln134_1217' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9409 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_544, i32 7" [src/dec.c:134]   --->   Operation 9409 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9410 [1/1] (0.00ns)   --->   "%or_ln134_216 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1217, i1 %tmp_1217" [src/dec.c:134]   --->   Operation 9410 'bitconcatenate' 'or_ln134_216' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9411 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_545)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_216, i32 7" [src/dec.c:131]   --->   Operation 9411 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9412 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_545)   --->   "%xor_ln132_545 = xor i8 %z_216, i8 14" [src/dec.c:132]   --->   Operation 9412 'xor' 'xor_ln132_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9413 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_545 = select i1 %tmp_1218, i8 %xor_ln132_545, i8 %z_216" [src/dec.c:131]   --->   Operation 9413 'select' 'select_ln131_545' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9414 [1/1] (0.00ns)   --->   "%trunc_ln134_1218 = trunc i8 %select_ln131_545" [src/dec.c:134]   --->   Operation 9414 'trunc' 'trunc_ln134_1218' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9415 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_545, i32 7" [src/dec.c:134]   --->   Operation 9415 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9416 [1/1] (0.00ns)   --->   "%x_assign_327 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1218, i1 %tmp_1219" [src/dec.c:134]   --->   Operation 9416 'bitconcatenate' 'x_assign_327' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9417 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_546)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_545, i32 6" [src/dec.c:131]   --->   Operation 9417 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9418 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_546)   --->   "%xor_ln132_546 = xor i8 %x_assign_327, i8 14" [src/dec.c:132]   --->   Operation 9418 'xor' 'xor_ln132_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9419 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_546 = select i1 %tmp_1220, i8 %xor_ln132_546, i8 %x_assign_327" [src/dec.c:131]   --->   Operation 9419 'select' 'select_ln131_546' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9420 [1/1] (0.00ns)   --->   "%trunc_ln134_1219 = trunc i8 %select_ln131_546" [src/dec.c:134]   --->   Operation 9420 'trunc' 'trunc_ln134_1219' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9421 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_546, i32 7" [src/dec.c:134]   --->   Operation 9421 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9422 [1/1] (0.00ns)   --->   "%or_ln134_217 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1219, i1 %tmp_1221" [src/dec.c:134]   --->   Operation 9422 'bitconcatenate' 'or_ln134_217' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9423 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_547)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_540, i32 6" [src/dec.c:131]   --->   Operation 9423 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9424 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_547)   --->   "%xor_ln132_547 = xor i8 %x_assign_324, i8 14" [src/dec.c:132]   --->   Operation 9424 'xor' 'xor_ln132_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9425 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_547 = select i1 %tmp_1222, i8 %xor_ln132_547, i8 %x_assign_324" [src/dec.c:131]   --->   Operation 9425 'select' 'select_ln131_547' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 9426 [1/1] (0.00ns)   --->   "%trunc_ln134_1220 = trunc i8 %select_ln131_547" [src/dec.c:134]   --->   Operation 9426 'trunc' 'trunc_ln134_1220' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9427 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_547, i32 7" [src/dec.c:134]   --->   Operation 9427 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9428 [1/1] (0.00ns)   --->   "%or_ln134_218 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1220, i1 %tmp_1223" [src/dec.c:134]   --->   Operation 9428 'bitconcatenate' 'or_ln134_218' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 9429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_652)   --->   "%xor_ln124_2909 = xor i8 %x_assign_326, i8 %or_ln134_215" [src/dec.c:124]   --->   Operation 9429 'xor' 'xor_ln124_2909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_652)   --->   "%xor_ln124_2910 = xor i8 %xor_ln124_2909, i8 %z_216" [src/dec.c:124]   --->   Operation 9430 'xor' 'xor_ln124_2910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_652)   --->   "%xor_ln124_2911 = xor i8 %x_assign_324, i8 %or_ln134_216" [src/dec.c:124]   --->   Operation 9431 'xor' 'xor_ln124_2911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_652)   --->   "%xor_ln124_2912 = xor i8 %xor_ln124_2911, i8 %xor_ln124_628" [src/dec.c:124]   --->   Operation 9432 'xor' 'xor_ln124_2912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9433 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_652 = xor i8 %xor_ln124_2912, i8 %xor_ln124_2910" [src/dec.c:124]   --->   Operation 9433 'xor' 'xor_ln124_652' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_653)   --->   "%xor_ln124_2913 = xor i8 %xor_ln124_629, i8 %or_ln134_215" [src/dec.c:124]   --->   Operation 9434 'xor' 'xor_ln124_2913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_653)   --->   "%xor_ln124_2914 = xor i8 %xor_ln124_2913, i8 %z_217" [src/dec.c:124]   --->   Operation 9435 'xor' 'xor_ln124_2914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_653)   --->   "%xor_ln124_2915 = xor i8 %x_assign_327, i8 %or_ln134_216" [src/dec.c:124]   --->   Operation 9436 'xor' 'xor_ln124_2915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_653)   --->   "%xor_ln124_2916 = xor i8 %xor_ln124_2915, i8 %x_assign_325" [src/dec.c:124]   --->   Operation 9437 'xor' 'xor_ln124_2916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9438 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_653 = xor i8 %xor_ln124_2916, i8 %xor_ln124_2914" [src/dec.c:124]   --->   Operation 9438 'xor' 'xor_ln124_653' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_654)   --->   "%xor_ln124_2917 = xor i8 %or_ln134_218, i8 %x_assign_326" [src/dec.c:124]   --->   Operation 9439 'xor' 'xor_ln124_2917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_654)   --->   "%xor_ln124_2918 = xor i8 %xor_ln124_2917, i8 %z_218" [src/dec.c:124]   --->   Operation 9440 'xor' 'xor_ln124_2918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_654)   --->   "%xor_ln124_2919 = xor i8 %x_assign_324, i8 %xor_ln124_630" [src/dec.c:124]   --->   Operation 9441 'xor' 'xor_ln124_2919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_654)   --->   "%xor_ln124_2920 = xor i8 %xor_ln124_2919, i8 %or_ln134_217" [src/dec.c:124]   --->   Operation 9442 'xor' 'xor_ln124_2920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9443 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_654 = xor i8 %xor_ln124_2920, i8 %xor_ln124_2918" [src/dec.c:124]   --->   Operation 9443 'xor' 'xor_ln124_654' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_655)   --->   "%xor_ln124_2921 = xor i8 %x_assign_325, i8 %or_ln134_218" [src/dec.c:124]   --->   Operation 9444 'xor' 'xor_ln124_2921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9445 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_655)   --->   "%xor_ln124_2922 = xor i8 %xor_ln124_2921, i8 %z_219" [src/dec.c:124]   --->   Operation 9445 'xor' 'xor_ln124_2922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_655)   --->   "%xor_ln124_2923 = xor i8 %x_assign_327, i8 %xor_ln124_631" [src/dec.c:124]   --->   Operation 9446 'xor' 'xor_ln124_2923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_655)   --->   "%xor_ln124_2924 = xor i8 %xor_ln124_2923, i8 %or_ln134_217" [src/dec.c:124]   --->   Operation 9447 'xor' 'xor_ln124_2924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 9448 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_655 = xor i8 %xor_ln124_2924, i8 %xor_ln124_2922" [src/dec.c:124]   --->   Operation 9448 'xor' 'xor_ln124_655' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.24>
ST_82 : Operation 9449 [1/1] (0.00ns)   --->   "%rk_addr_115 = getelementptr i8 %rk, i64 0, i64 115" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9449 'getelementptr' 'rk_addr_115' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9450 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_347, i8 %rk_addr_115" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9450 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_82 : Operation 9451 [1/1] (0.00ns)   --->   "%rk_addr_116 = getelementptr i8 %rk, i64 0, i64 116" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9451 'getelementptr' 'rk_addr_116' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9452 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_348, i8 %rk_addr_116" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9452 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_82 : Operation 9453 [1/1] (0.99ns)   --->   "%xor_ln124_656 = xor i8 %xor_ln124_228, i8 %xor_ln124_636" [src/dec.c:124]   --->   Operation 9453 'xor' 'xor_ln124_656' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9454 [1/1] (0.99ns)   --->   "%xor_ln124_657 = xor i8 %xor_ln124_229, i8 %xor_ln124_637" [src/dec.c:124]   --->   Operation 9454 'xor' 'xor_ln124_657' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9455 [1/1] (0.99ns)   --->   "%xor_ln124_658 = xor i8 %xor_ln124_230, i8 %xor_ln124_638" [src/dec.c:124]   --->   Operation 9455 'xor' 'xor_ln124_658' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9456 [1/1] (0.99ns)   --->   "%xor_ln124_659 = xor i8 %xor_ln124_231, i8 %xor_ln124_639" [src/dec.c:124]   --->   Operation 9456 'xor' 'xor_ln124_659' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9457 [1/1] (0.00ns)   --->   "%zext_ln173_27 = zext i8 %xor_ln124_656" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9457 'zext' 'zext_ln173_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9458 [1/1] (0.00ns)   --->   "%clefia_s1_addr_110 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_27" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9458 'getelementptr' 'clefia_s1_addr_110' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9459 [2/2] (3.25ns)   --->   "%z_220 = load i8 %clefia_s1_addr_110" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9459 'load' 'z_220' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9460 [1/1] (0.00ns)   --->   "%zext_ln174_27 = zext i8 %xor_ln124_657" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9460 'zext' 'zext_ln174_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9461 [1/1] (0.00ns)   --->   "%clefia_s0_addr_110 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_27" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9461 'getelementptr' 'clefia_s0_addr_110' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9462 [2/2] (3.25ns)   --->   "%z_221 = load i8 %clefia_s0_addr_110" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9462 'load' 'z_221' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9463 [1/1] (0.00ns)   --->   "%zext_ln175_27 = zext i8 %xor_ln124_658" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9463 'zext' 'zext_ln175_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9464 [1/1] (0.00ns)   --->   "%clefia_s1_addr_111 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_27" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9464 'getelementptr' 'clefia_s1_addr_111' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9465 [2/2] (3.25ns)   --->   "%z_222 = load i8 %clefia_s1_addr_111" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9465 'load' 'z_222' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9466 [1/1] (0.00ns)   --->   "%zext_ln176_27 = zext i8 %xor_ln124_659" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9466 'zext' 'zext_ln176_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9467 [1/1] (0.00ns)   --->   "%clefia_s0_addr_111 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_27" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9467 'getelementptr' 'clefia_s0_addr_111' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9468 [2/2] (3.25ns)   --->   "%z_223 = load i8 %clefia_s0_addr_111" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9468 'load' 'z_223' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9469 [1/1] (0.99ns)   --->   "%xor_ln124_672 = xor i8 %rk_load_5, i8 %xor_ln124_652" [src/dec.c:124]   --->   Operation 9469 'xor' 'xor_ln124_672' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9470 [1/1] (0.99ns)   --->   "%xor_ln124_673 = xor i8 %rk_load_6, i8 %xor_ln124_653" [src/dec.c:124]   --->   Operation 9470 'xor' 'xor_ln124_673' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9471 [1/1] (0.99ns)   --->   "%xor_ln124_674 = xor i8 %rk_load_7, i8 %xor_ln124_654" [src/dec.c:124]   --->   Operation 9471 'xor' 'xor_ln124_674' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9472 [1/1] (0.99ns)   --->   "%xor_ln124_675 = xor i8 %rk_load_8, i8 %xor_ln124_655" [src/dec.c:124]   --->   Operation 9472 'xor' 'xor_ln124_675' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 9473 [1/1] (0.00ns)   --->   "%zext_ln173_28 = zext i8 %xor_ln124_672" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9473 'zext' 'zext_ln173_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9474 [1/1] (0.00ns)   --->   "%clefia_s1_addr_114 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_28" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9474 'getelementptr' 'clefia_s1_addr_114' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9475 [2/2] (3.25ns)   --->   "%z_228 = load i8 %clefia_s1_addr_114" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9475 'load' 'z_228' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9476 [1/1] (0.00ns)   --->   "%zext_ln174_28 = zext i8 %xor_ln124_673" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9476 'zext' 'zext_ln174_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9477 [1/1] (0.00ns)   --->   "%clefia_s0_addr_114 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_28" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9477 'getelementptr' 'clefia_s0_addr_114' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9478 [2/2] (3.25ns)   --->   "%z_229 = load i8 %clefia_s0_addr_114" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9478 'load' 'z_229' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9479 [1/1] (0.00ns)   --->   "%zext_ln175_28 = zext i8 %xor_ln124_674" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9479 'zext' 'zext_ln175_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9480 [1/1] (0.00ns)   --->   "%clefia_s1_addr_115 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_28" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9480 'getelementptr' 'clefia_s1_addr_115' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9481 [2/2] (3.25ns)   --->   "%z_230 = load i8 %clefia_s1_addr_115" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9481 'load' 'z_230' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 9482 [1/1] (0.00ns)   --->   "%zext_ln176_28 = zext i8 %xor_ln124_675" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9482 'zext' 'zext_ln176_28' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9483 [1/1] (0.00ns)   --->   "%clefia_s0_addr_115 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_28" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9483 'getelementptr' 'clefia_s0_addr_115' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 9484 [2/2] (3.25ns)   --->   "%z_231 = load i8 %clefia_s0_addr_115" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9484 'load' 'z_231' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 83 <SV = 82> <Delay = 6.99>
ST_83 : Operation 9485 [1/1] (0.00ns)   --->   "%rk_addr_117 = getelementptr i8 %rk, i64 0, i64 117" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9485 'getelementptr' 'rk_addr_117' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9486 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_349, i8 %rk_addr_117" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9486 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_83 : Operation 9487 [1/1] (0.00ns)   --->   "%rk_addr_118 = getelementptr i8 %rk, i64 0, i64 118" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9487 'getelementptr' 'rk_addr_118' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9488 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_350, i8 %rk_addr_118" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9488 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_83 : Operation 9489 [1/2] (3.25ns)   --->   "%z_220 = load i8 %clefia_s1_addr_110" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9489 'load' 'z_220' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9490 [1/2] (3.25ns)   --->   "%z_221 = load i8 %clefia_s0_addr_110" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9490 'load' 'z_221' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9491 [1/2] (3.25ns)   --->   "%z_222 = load i8 %clefia_s1_addr_111" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9491 'load' 'z_222' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9492 [1/2] (3.25ns)   --->   "%z_223 = load i8 %clefia_s0_addr_111" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9492 'load' 'z_223' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9493 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_548)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_221, i32 7" [src/dec.c:131]   --->   Operation 9493 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9494 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_548)   --->   "%xor_ln132_548 = xor i8 %z_221, i8 14" [src/dec.c:132]   --->   Operation 9494 'xor' 'xor_ln132_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9495 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_548 = select i1 %tmp_1224, i8 %xor_ln132_548, i8 %z_221" [src/dec.c:131]   --->   Operation 9495 'select' 'select_ln131_548' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9496 [1/1] (0.00ns)   --->   "%trunc_ln134_1221 = trunc i8 %select_ln131_548" [src/dec.c:134]   --->   Operation 9496 'trunc' 'trunc_ln134_1221' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9497 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_548, i32 7" [src/dec.c:134]   --->   Operation 9497 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9498 [1/1] (0.00ns)   --->   "%x_assign_328 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1221, i1 %tmp_1225" [src/dec.c:134]   --->   Operation 9498 'bitconcatenate' 'x_assign_328' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9499 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_549)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_548, i32 6" [src/dec.c:131]   --->   Operation 9499 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9500 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_549)   --->   "%xor_ln132_549 = xor i8 %x_assign_328, i8 14" [src/dec.c:132]   --->   Operation 9500 'xor' 'xor_ln132_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9501 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_549 = select i1 %tmp_1226, i8 %xor_ln132_549, i8 %x_assign_328" [src/dec.c:131]   --->   Operation 9501 'select' 'select_ln131_549' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9502 [1/1] (0.00ns)   --->   "%trunc_ln134_1222 = trunc i8 %select_ln131_549" [src/dec.c:134]   --->   Operation 9502 'trunc' 'trunc_ln134_1222' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9503 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_549, i32 7" [src/dec.c:134]   --->   Operation 9503 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9504 [1/1] (0.00ns)   --->   "%x_assign_329 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1222, i1 %tmp_1227" [src/dec.c:134]   --->   Operation 9504 'bitconcatenate' 'x_assign_329' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9505 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_550)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_549, i32 6" [src/dec.c:131]   --->   Operation 9505 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9506 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_550)   --->   "%xor_ln132_550 = xor i8 %x_assign_329, i8 14" [src/dec.c:132]   --->   Operation 9506 'xor' 'xor_ln132_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9507 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_550 = select i1 %tmp_1228, i8 %xor_ln132_550, i8 %x_assign_329" [src/dec.c:131]   --->   Operation 9507 'select' 'select_ln131_550' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9508 [1/1] (0.00ns)   --->   "%trunc_ln134_1223 = trunc i8 %select_ln131_550" [src/dec.c:134]   --->   Operation 9508 'trunc' 'trunc_ln134_1223' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9509 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_550, i32 7" [src/dec.c:134]   --->   Operation 9509 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9510 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_551)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_222, i32 7" [src/dec.c:131]   --->   Operation 9510 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9511 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_551)   --->   "%xor_ln132_551 = xor i8 %z_222, i8 14" [src/dec.c:132]   --->   Operation 9511 'xor' 'xor_ln132_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9512 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_551 = select i1 %tmp_1230, i8 %xor_ln132_551, i8 %z_222" [src/dec.c:131]   --->   Operation 9512 'select' 'select_ln131_551' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9513 [1/1] (0.00ns)   --->   "%trunc_ln134_1224 = trunc i8 %select_ln131_551" [src/dec.c:134]   --->   Operation 9513 'trunc' 'trunc_ln134_1224' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9514 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_551, i32 7" [src/dec.c:134]   --->   Operation 9514 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9515 [1/1] (0.00ns)   --->   "%x_assign_330 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1224, i1 %tmp_1231" [src/dec.c:134]   --->   Operation 9515 'bitconcatenate' 'x_assign_330' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9516 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_552)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_223, i32 7" [src/dec.c:131]   --->   Operation 9516 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9517 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_552)   --->   "%xor_ln132_552 = xor i8 %z_223, i8 14" [src/dec.c:132]   --->   Operation 9517 'xor' 'xor_ln132_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9518 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_552 = select i1 %tmp_1232, i8 %xor_ln132_552, i8 %z_223" [src/dec.c:131]   --->   Operation 9518 'select' 'select_ln131_552' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9519 [1/1] (0.00ns)   --->   "%trunc_ln134_1225 = trunc i8 %select_ln131_552" [src/dec.c:134]   --->   Operation 9519 'trunc' 'trunc_ln134_1225' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9520 [1/1] (0.00ns)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_552, i32 7" [src/dec.c:134]   --->   Operation 9520 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9521 [1/1] (0.00ns)   --->   "%x_assign_331 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1225, i1 %tmp_1233" [src/dec.c:134]   --->   Operation 9521 'bitconcatenate' 'x_assign_331' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9522 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_553)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_552, i32 6" [src/dec.c:131]   --->   Operation 9522 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9523 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_553)   --->   "%xor_ln132_553 = xor i8 %x_assign_331, i8 14" [src/dec.c:132]   --->   Operation 9523 'xor' 'xor_ln132_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9524 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_553 = select i1 %tmp_1234, i8 %xor_ln132_553, i8 %x_assign_331" [src/dec.c:131]   --->   Operation 9524 'select' 'select_ln131_553' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9525 [1/1] (0.00ns)   --->   "%trunc_ln134_1226 = trunc i8 %select_ln131_553" [src/dec.c:134]   --->   Operation 9525 'trunc' 'trunc_ln134_1226' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9526 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_553, i32 7" [src/dec.c:134]   --->   Operation 9526 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9527 [1/1] (0.00ns)   --->   "%x_assign_332 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1226, i1 %tmp_1235" [src/dec.c:134]   --->   Operation 9527 'bitconcatenate' 'x_assign_332' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9528 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_554)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_553, i32 6" [src/dec.c:131]   --->   Operation 9528 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9529 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_554)   --->   "%xor_ln132_554 = xor i8 %x_assign_332, i8 14" [src/dec.c:132]   --->   Operation 9529 'xor' 'xor_ln132_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9530 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_554 = select i1 %tmp_1236, i8 %xor_ln132_554, i8 %x_assign_332" [src/dec.c:131]   --->   Operation 9530 'select' 'select_ln131_554' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9531 [1/1] (0.00ns)   --->   "%trunc_ln134_1227 = trunc i8 %select_ln131_554" [src/dec.c:134]   --->   Operation 9531 'trunc' 'trunc_ln134_1227' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9532 [1/1] (0.00ns)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_554, i32 7" [src/dec.c:134]   --->   Operation 9532 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9533 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_555)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_220, i32 7" [src/dec.c:131]   --->   Operation 9533 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9534 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_555)   --->   "%xor_ln132_555 = xor i8 %z_220, i8 14" [src/dec.c:132]   --->   Operation 9534 'xor' 'xor_ln132_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9535 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_555 = select i1 %tmp_1238, i8 %xor_ln132_555, i8 %z_220" [src/dec.c:131]   --->   Operation 9535 'select' 'select_ln131_555' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9536 [1/1] (0.00ns)   --->   "%trunc_ln134_1228 = trunc i8 %select_ln131_555" [src/dec.c:134]   --->   Operation 9536 'trunc' 'trunc_ln134_1228' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9537 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_555, i32 7" [src/dec.c:134]   --->   Operation 9537 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9538 [1/1] (0.00ns)   --->   "%x_assign_333 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1228, i1 %tmp_1239" [src/dec.c:134]   --->   Operation 9538 'bitconcatenate' 'x_assign_333' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9539 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_556)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_555, i32 6" [src/dec.c:131]   --->   Operation 9539 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9540 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_556)   --->   "%xor_ln132_556 = xor i8 %x_assign_333, i8 14" [src/dec.c:132]   --->   Operation 9540 'xor' 'xor_ln132_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9541 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_556 = select i1 %tmp_1240, i8 %xor_ln132_556, i8 %x_assign_333" [src/dec.c:131]   --->   Operation 9541 'select' 'select_ln131_556' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9542 [1/1] (0.00ns)   --->   "%trunc_ln134_1229 = trunc i8 %select_ln131_556" [src/dec.c:134]   --->   Operation 9542 'trunc' 'trunc_ln134_1229' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9543 [1/1] (0.00ns)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_556, i32 7" [src/dec.c:134]   --->   Operation 9543 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9544 [1/1] (0.00ns)   --->   "%x_assign_334 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1229, i1 %tmp_1241" [src/dec.c:134]   --->   Operation 9544 'bitconcatenate' 'x_assign_334' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9545 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_557)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_556, i32 6" [src/dec.c:131]   --->   Operation 9545 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9546 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_557)   --->   "%xor_ln132_557 = xor i8 %x_assign_334, i8 14" [src/dec.c:132]   --->   Operation 9546 'xor' 'xor_ln132_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9547 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_557 = select i1 %tmp_1242, i8 %xor_ln132_557, i8 %x_assign_334" [src/dec.c:131]   --->   Operation 9547 'select' 'select_ln131_557' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9548 [1/1] (0.00ns)   --->   "%trunc_ln134_1230 = trunc i8 %select_ln131_557" [src/dec.c:134]   --->   Operation 9548 'trunc' 'trunc_ln134_1230' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9549 [1/1] (0.00ns)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_557, i32 7" [src/dec.c:134]   --->   Operation 9549 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9550 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_558)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_551, i32 6" [src/dec.c:131]   --->   Operation 9550 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9551 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_558)   --->   "%xor_ln132_558 = xor i8 %x_assign_330, i8 14" [src/dec.c:132]   --->   Operation 9551 'xor' 'xor_ln132_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9552 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_558 = select i1 %tmp_1244, i8 %xor_ln132_558, i8 %x_assign_330" [src/dec.c:131]   --->   Operation 9552 'select' 'select_ln131_558' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9553 [1/1] (0.00ns)   --->   "%trunc_ln134_1231 = trunc i8 %select_ln131_558" [src/dec.c:134]   --->   Operation 9553 'trunc' 'trunc_ln134_1231' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9554 [1/1] (0.00ns)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_558, i32 7" [src/dec.c:134]   --->   Operation 9554 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9555 [1/1] (0.00ns)   --->   "%x_assign_335 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1231, i1 %tmp_1245" [src/dec.c:134]   --->   Operation 9555 'bitconcatenate' 'x_assign_335' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9556 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_559)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_558, i32 6" [src/dec.c:131]   --->   Operation 9556 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9557 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_559)   --->   "%xor_ln132_559 = xor i8 %x_assign_335, i8 14" [src/dec.c:132]   --->   Operation 9557 'xor' 'xor_ln132_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9558 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_559 = select i1 %tmp_1246, i8 %xor_ln132_559, i8 %x_assign_335" [src/dec.c:131]   --->   Operation 9558 'select' 'select_ln131_559' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9559 [1/1] (0.00ns)   --->   "%trunc_ln134_1232 = trunc i8 %select_ln131_559" [src/dec.c:134]   --->   Operation 9559 'trunc' 'trunc_ln134_1232' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9560 [1/1] (0.00ns)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_559, i32 7" [src/dec.c:134]   --->   Operation 9560 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9561 [1/2] (3.25ns)   --->   "%z_228 = load i8 %clefia_s1_addr_114" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9561 'load' 'z_228' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9562 [1/2] (3.25ns)   --->   "%z_229 = load i8 %clefia_s0_addr_114" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9562 'load' 'z_229' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9563 [1/2] (3.25ns)   --->   "%z_230 = load i8 %clefia_s1_addr_115" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9563 'load' 'z_230' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9564 [1/2] (3.25ns)   --->   "%z_231 = load i8 %clefia_s0_addr_115" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9564 'load' 'z_231' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 9565 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_568)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_229, i32 7" [src/dec.c:131]   --->   Operation 9565 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9566 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_568)   --->   "%xor_ln132_568 = xor i8 %z_229, i8 14" [src/dec.c:132]   --->   Operation 9566 'xor' 'xor_ln132_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9567 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_568 = select i1 %tmp_1264, i8 %xor_ln132_568, i8 %z_229" [src/dec.c:131]   --->   Operation 9567 'select' 'select_ln131_568' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9568 [1/1] (0.00ns)   --->   "%trunc_ln134_1241 = trunc i8 %select_ln131_568" [src/dec.c:134]   --->   Operation 9568 'trunc' 'trunc_ln134_1241' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9569 [1/1] (0.00ns)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_568, i32 7" [src/dec.c:134]   --->   Operation 9569 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9570 [1/1] (0.00ns)   --->   "%x_assign_340 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1241, i1 %tmp_1265" [src/dec.c:134]   --->   Operation 9570 'bitconcatenate' 'x_assign_340' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9571 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_569)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_568, i32 6" [src/dec.c:131]   --->   Operation 9571 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9572 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_569)   --->   "%xor_ln132_569 = xor i8 %x_assign_340, i8 14" [src/dec.c:132]   --->   Operation 9572 'xor' 'xor_ln132_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9573 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_569 = select i1 %tmp_1266, i8 %xor_ln132_569, i8 %x_assign_340" [src/dec.c:131]   --->   Operation 9573 'select' 'select_ln131_569' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9574 [1/1] (0.00ns)   --->   "%trunc_ln134_1242 = trunc i8 %select_ln131_569" [src/dec.c:134]   --->   Operation 9574 'trunc' 'trunc_ln134_1242' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9575 [1/1] (0.00ns)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_569, i32 7" [src/dec.c:134]   --->   Operation 9575 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9576 [1/1] (0.00ns)   --->   "%x_assign_341 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1242, i1 %tmp_1267" [src/dec.c:134]   --->   Operation 9576 'bitconcatenate' 'x_assign_341' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9577 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_570)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_569, i32 6" [src/dec.c:131]   --->   Operation 9577 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9578 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_570)   --->   "%xor_ln132_570 = xor i8 %x_assign_341, i8 14" [src/dec.c:132]   --->   Operation 9578 'xor' 'xor_ln132_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9579 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_570 = select i1 %tmp_1268, i8 %xor_ln132_570, i8 %x_assign_341" [src/dec.c:131]   --->   Operation 9579 'select' 'select_ln131_570' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9580 [1/1] (0.00ns)   --->   "%trunc_ln134_1243 = trunc i8 %select_ln131_570" [src/dec.c:134]   --->   Operation 9580 'trunc' 'trunc_ln134_1243' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9581 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_570, i32 7" [src/dec.c:134]   --->   Operation 9581 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9582 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_571)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_230, i32 7" [src/dec.c:131]   --->   Operation 9582 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9583 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_571)   --->   "%xor_ln132_571 = xor i8 %z_230, i8 14" [src/dec.c:132]   --->   Operation 9583 'xor' 'xor_ln132_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9584 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_571 = select i1 %tmp_1270, i8 %xor_ln132_571, i8 %z_230" [src/dec.c:131]   --->   Operation 9584 'select' 'select_ln131_571' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9585 [1/1] (0.00ns)   --->   "%trunc_ln134_1244 = trunc i8 %select_ln131_571" [src/dec.c:134]   --->   Operation 9585 'trunc' 'trunc_ln134_1244' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9586 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_571, i32 7" [src/dec.c:134]   --->   Operation 9586 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9587 [1/1] (0.00ns)   --->   "%x_assign_342 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1244, i1 %tmp_1271" [src/dec.c:134]   --->   Operation 9587 'bitconcatenate' 'x_assign_342' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9588 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_572)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_231, i32 7" [src/dec.c:131]   --->   Operation 9588 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9589 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_572)   --->   "%xor_ln132_572 = xor i8 %z_231, i8 14" [src/dec.c:132]   --->   Operation 9589 'xor' 'xor_ln132_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9590 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_572 = select i1 %tmp_1272, i8 %xor_ln132_572, i8 %z_231" [src/dec.c:131]   --->   Operation 9590 'select' 'select_ln131_572' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9591 [1/1] (0.00ns)   --->   "%trunc_ln134_1245 = trunc i8 %select_ln131_572" [src/dec.c:134]   --->   Operation 9591 'trunc' 'trunc_ln134_1245' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9592 [1/1] (0.00ns)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_572, i32 7" [src/dec.c:134]   --->   Operation 9592 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9593 [1/1] (0.00ns)   --->   "%x_assign_343 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1245, i1 %tmp_1273" [src/dec.c:134]   --->   Operation 9593 'bitconcatenate' 'x_assign_343' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9594 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_573)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_572, i32 6" [src/dec.c:131]   --->   Operation 9594 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9595 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_573)   --->   "%xor_ln132_573 = xor i8 %x_assign_343, i8 14" [src/dec.c:132]   --->   Operation 9595 'xor' 'xor_ln132_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9596 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_573 = select i1 %tmp_1274, i8 %xor_ln132_573, i8 %x_assign_343" [src/dec.c:131]   --->   Operation 9596 'select' 'select_ln131_573' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9597 [1/1] (0.00ns)   --->   "%trunc_ln134_1246 = trunc i8 %select_ln131_573" [src/dec.c:134]   --->   Operation 9597 'trunc' 'trunc_ln134_1246' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9598 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_573, i32 7" [src/dec.c:134]   --->   Operation 9598 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9599 [1/1] (0.00ns)   --->   "%x_assign_344 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1246, i1 %tmp_1275" [src/dec.c:134]   --->   Operation 9599 'bitconcatenate' 'x_assign_344' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9600 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_574)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_573, i32 6" [src/dec.c:131]   --->   Operation 9600 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9601 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_574)   --->   "%xor_ln132_574 = xor i8 %x_assign_344, i8 14" [src/dec.c:132]   --->   Operation 9601 'xor' 'xor_ln132_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9602 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_574 = select i1 %tmp_1276, i8 %xor_ln132_574, i8 %x_assign_344" [src/dec.c:131]   --->   Operation 9602 'select' 'select_ln131_574' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9603 [1/1] (0.00ns)   --->   "%trunc_ln134_1247 = trunc i8 %select_ln131_574" [src/dec.c:134]   --->   Operation 9603 'trunc' 'trunc_ln134_1247' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9604 [1/1] (0.00ns)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_574, i32 7" [src/dec.c:134]   --->   Operation 9604 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9605 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_575)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_228, i32 7" [src/dec.c:131]   --->   Operation 9605 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9606 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_575)   --->   "%xor_ln132_575 = xor i8 %z_228, i8 14" [src/dec.c:132]   --->   Operation 9606 'xor' 'xor_ln132_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9607 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_575 = select i1 %tmp_1278, i8 %xor_ln132_575, i8 %z_228" [src/dec.c:131]   --->   Operation 9607 'select' 'select_ln131_575' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9608 [1/1] (0.00ns)   --->   "%trunc_ln134_1248 = trunc i8 %select_ln131_575" [src/dec.c:134]   --->   Operation 9608 'trunc' 'trunc_ln134_1248' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9609 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_575, i32 7" [src/dec.c:134]   --->   Operation 9609 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9610 [1/1] (0.00ns)   --->   "%x_assign_345 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1248, i1 %tmp_1279" [src/dec.c:134]   --->   Operation 9610 'bitconcatenate' 'x_assign_345' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9611 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_576)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_575, i32 6" [src/dec.c:131]   --->   Operation 9611 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9612 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_576)   --->   "%xor_ln132_576 = xor i8 %x_assign_345, i8 14" [src/dec.c:132]   --->   Operation 9612 'xor' 'xor_ln132_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9613 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_576 = select i1 %tmp_1280, i8 %xor_ln132_576, i8 %x_assign_345" [src/dec.c:131]   --->   Operation 9613 'select' 'select_ln131_576' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9614 [1/1] (0.00ns)   --->   "%trunc_ln134_1249 = trunc i8 %select_ln131_576" [src/dec.c:134]   --->   Operation 9614 'trunc' 'trunc_ln134_1249' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9615 [1/1] (0.00ns)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_576, i32 7" [src/dec.c:134]   --->   Operation 9615 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9616 [1/1] (0.00ns)   --->   "%x_assign_346 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1249, i1 %tmp_1281" [src/dec.c:134]   --->   Operation 9616 'bitconcatenate' 'x_assign_346' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9617 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_577)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_576, i32 6" [src/dec.c:131]   --->   Operation 9617 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9618 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_577)   --->   "%xor_ln132_577 = xor i8 %x_assign_346, i8 14" [src/dec.c:132]   --->   Operation 9618 'xor' 'xor_ln132_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9619 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_577 = select i1 %tmp_1282, i8 %xor_ln132_577, i8 %x_assign_346" [src/dec.c:131]   --->   Operation 9619 'select' 'select_ln131_577' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9620 [1/1] (0.00ns)   --->   "%trunc_ln134_1250 = trunc i8 %select_ln131_577" [src/dec.c:134]   --->   Operation 9620 'trunc' 'trunc_ln134_1250' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9621 [1/1] (0.00ns)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_577, i32 7" [src/dec.c:134]   --->   Operation 9621 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9622 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_578)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_571, i32 6" [src/dec.c:131]   --->   Operation 9622 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9623 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_578)   --->   "%xor_ln132_578 = xor i8 %x_assign_342, i8 14" [src/dec.c:132]   --->   Operation 9623 'xor' 'xor_ln132_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9624 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_578 = select i1 %tmp_1284, i8 %xor_ln132_578, i8 %x_assign_342" [src/dec.c:131]   --->   Operation 9624 'select' 'select_ln131_578' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9625 [1/1] (0.00ns)   --->   "%trunc_ln134_1251 = trunc i8 %select_ln131_578" [src/dec.c:134]   --->   Operation 9625 'trunc' 'trunc_ln134_1251' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9626 [1/1] (0.00ns)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_578, i32 7" [src/dec.c:134]   --->   Operation 9626 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9627 [1/1] (0.00ns)   --->   "%x_assign_347 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1251, i1 %tmp_1285" [src/dec.c:134]   --->   Operation 9627 'bitconcatenate' 'x_assign_347' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9628 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_579)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_578, i32 6" [src/dec.c:131]   --->   Operation 9628 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9629 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_579)   --->   "%xor_ln132_579 = xor i8 %x_assign_347, i8 14" [src/dec.c:132]   --->   Operation 9629 'xor' 'xor_ln132_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 9630 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_579 = select i1 %tmp_1286, i8 %xor_ln132_579, i8 %x_assign_347" [src/dec.c:131]   --->   Operation 9630 'select' 'select_ln131_579' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 9631 [1/1] (0.00ns)   --->   "%trunc_ln134_1252 = trunc i8 %select_ln131_579" [src/dec.c:134]   --->   Operation 9631 'trunc' 'trunc_ln134_1252' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 9632 [1/1] (0.00ns)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_579, i32 7" [src/dec.c:134]   --->   Operation 9632 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 5.23>
ST_84 : Operation 9633 [1/1] (0.00ns)   --->   "%rk_addr_119 = getelementptr i8 %rk, i64 0, i64 119" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9633 'getelementptr' 'rk_addr_119' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9634 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_351, i8 %rk_addr_119" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9634 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_84 : Operation 9635 [1/1] (0.00ns)   --->   "%rk_addr_127 = getelementptr i8 %rk, i64 0, i64 127" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9635 'getelementptr' 'rk_addr_127' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9636 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_375, i8 %rk_addr_127" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9636 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_84 : Operation 9637 [1/1] (0.00ns)   --->   "%or_ln134_219 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1223, i1 %tmp_1229" [src/dec.c:134]   --->   Operation 9637 'bitconcatenate' 'or_ln134_219' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9638 [1/1] (0.00ns)   --->   "%or_ln134_220 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1227, i1 %tmp_1237" [src/dec.c:134]   --->   Operation 9638 'bitconcatenate' 'or_ln134_220' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9639 [1/1] (0.00ns)   --->   "%or_ln134_221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1230, i1 %tmp_1243" [src/dec.c:134]   --->   Operation 9639 'bitconcatenate' 'or_ln134_221' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9640 [1/1] (0.00ns)   --->   "%or_ln134_222 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1232, i1 %tmp_1247" [src/dec.c:134]   --->   Operation 9640 'bitconcatenate' 'or_ln134_222' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_660)   --->   "%xor_ln124_2925 = xor i8 %x_assign_331, i8 %or_ln134_219" [src/dec.c:124]   --->   Operation 9641 'xor' 'xor_ln124_2925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_660)   --->   "%xor_ln124_2926 = xor i8 %xor_ln124_2925, i8 %z_220" [src/dec.c:124]   --->   Operation 9642 'xor' 'xor_ln124_2926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_660)   --->   "%xor_ln124_2927 = xor i8 %x_assign_330, i8 %or_ln134_220" [src/dec.c:124]   --->   Operation 9643 'xor' 'xor_ln124_2927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_660)   --->   "%xor_ln124_2928 = xor i8 %xor_ln124_2927, i8 %xor_ln124_620" [src/dec.c:124]   --->   Operation 9644 'xor' 'xor_ln124_2928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9645 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_660 = xor i8 %xor_ln124_2928, i8 %xor_ln124_2926" [src/dec.c:124]   --->   Operation 9645 'xor' 'xor_ln124_660' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_661)   --->   "%xor_ln124_2929 = xor i8 %xor_ln124_621, i8 %or_ln134_221" [src/dec.c:124]   --->   Operation 9646 'xor' 'xor_ln124_2929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_661)   --->   "%xor_ln124_2930 = xor i8 %xor_ln124_2929, i8 %z_221" [src/dec.c:124]   --->   Operation 9647 'xor' 'xor_ln124_2930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_661)   --->   "%xor_ln124_2931 = xor i8 %x_assign_330, i8 %or_ln134_222" [src/dec.c:124]   --->   Operation 9648 'xor' 'xor_ln124_2931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_661)   --->   "%xor_ln124_2932 = xor i8 %xor_ln124_2931, i8 %x_assign_331" [src/dec.c:124]   --->   Operation 9649 'xor' 'xor_ln124_2932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9650 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_661 = xor i8 %xor_ln124_2932, i8 %xor_ln124_2930" [src/dec.c:124]   --->   Operation 9650 'xor' 'xor_ln124_661' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9651 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_662)   --->   "%xor_ln124_2933 = xor i8 %xor_ln124_622, i8 %or_ln134_219" [src/dec.c:124]   --->   Operation 9651 'xor' 'xor_ln124_2933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_662)   --->   "%xor_ln124_2934 = xor i8 %xor_ln124_2933, i8 %z_222" [src/dec.c:124]   --->   Operation 9652 'xor' 'xor_ln124_2934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_662)   --->   "%xor_ln124_2935 = xor i8 %x_assign_333, i8 %or_ln134_220" [src/dec.c:124]   --->   Operation 9653 'xor' 'xor_ln124_2935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_662)   --->   "%xor_ln124_2936 = xor i8 %xor_ln124_2935, i8 %x_assign_328" [src/dec.c:124]   --->   Operation 9654 'xor' 'xor_ln124_2936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9655 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_662 = xor i8 %xor_ln124_2936, i8 %xor_ln124_2934" [src/dec.c:124]   --->   Operation 9655 'xor' 'xor_ln124_662' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_663)   --->   "%xor_ln124_2937 = xor i8 %or_ln134_221, i8 %xor_ln124_623" [src/dec.c:124]   --->   Operation 9656 'xor' 'xor_ln124_2937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9657 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_663)   --->   "%xor_ln124_2938 = xor i8 %xor_ln124_2937, i8 %z_223" [src/dec.c:124]   --->   Operation 9657 'xor' 'xor_ln124_2938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9658 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_663)   --->   "%xor_ln124_2939 = xor i8 %x_assign_328, i8 %or_ln134_222" [src/dec.c:124]   --->   Operation 9658 'xor' 'xor_ln124_2939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_663)   --->   "%xor_ln124_2940 = xor i8 %xor_ln124_2939, i8 %x_assign_333" [src/dec.c:124]   --->   Operation 9659 'xor' 'xor_ln124_2940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9660 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_663 = xor i8 %xor_ln124_2940, i8 %xor_ln124_2938" [src/dec.c:124]   --->   Operation 9660 'xor' 'xor_ln124_663' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9661 [1/1] (0.99ns)   --->   "%xor_ln124_664 = xor i8 %rk_load_1, i8 %xor_ln124_660" [src/dec.c:124]   --->   Operation 9661 'xor' 'xor_ln124_664' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9662 [1/1] (0.99ns)   --->   "%xor_ln124_665 = xor i8 %rk_load_2, i8 %xor_ln124_661" [src/dec.c:124]   --->   Operation 9662 'xor' 'xor_ln124_665' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9663 [1/1] (0.99ns)   --->   "%xor_ln124_666 = xor i8 %rk_load_3, i8 %xor_ln124_662" [src/dec.c:124]   --->   Operation 9663 'xor' 'xor_ln124_666' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9664 [1/1] (0.99ns)   --->   "%xor_ln124_667 = xor i8 %rk_load_4, i8 %xor_ln124_663" [src/dec.c:124]   --->   Operation 9664 'xor' 'xor_ln124_667' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9665 [1/1] (0.00ns)   --->   "%zext_ln150_28 = zext i8 %xor_ln124_664" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9665 'zext' 'zext_ln150_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9666 [1/1] (0.00ns)   --->   "%clefia_s0_addr_112 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_28" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9666 'getelementptr' 'clefia_s0_addr_112' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9667 [2/2] (3.25ns)   --->   "%z_224 = load i8 %clefia_s0_addr_112" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9667 'load' 'z_224' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9668 [1/1] (0.00ns)   --->   "%zext_ln151_28 = zext i8 %xor_ln124_665" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9668 'zext' 'zext_ln151_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9669 [1/1] (0.00ns)   --->   "%clefia_s1_addr_112 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_28" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9669 'getelementptr' 'clefia_s1_addr_112' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9670 [2/2] (3.25ns)   --->   "%z_225 = load i8 %clefia_s1_addr_112" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9670 'load' 'z_225' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9671 [1/1] (0.00ns)   --->   "%zext_ln152_28 = zext i8 %xor_ln124_666" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9671 'zext' 'zext_ln152_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9672 [1/1] (0.00ns)   --->   "%clefia_s0_addr_113 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_28" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9672 'getelementptr' 'clefia_s0_addr_113' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9673 [2/2] (3.25ns)   --->   "%z_226 = load i8 %clefia_s0_addr_113" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9673 'load' 'z_226' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9674 [1/1] (0.00ns)   --->   "%zext_ln153_28 = zext i8 %xor_ln124_667" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9674 'zext' 'zext_ln153_28' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9675 [1/1] (0.00ns)   --->   "%clefia_s1_addr_113 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_28" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9675 'getelementptr' 'clefia_s1_addr_113' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9676 [2/2] (3.25ns)   --->   "%z_227 = load i8 %clefia_s1_addr_113" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9676 'load' 'z_227' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9677 [1/1] (0.00ns)   --->   "%or_ln134_227 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1243, i1 %tmp_1269" [src/dec.c:134]   --->   Operation 9677 'bitconcatenate' 'or_ln134_227' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9678 [1/1] (0.00ns)   --->   "%or_ln134_228 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1247, i1 %tmp_1277" [src/dec.c:134]   --->   Operation 9678 'bitconcatenate' 'or_ln134_228' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9679 [1/1] (0.00ns)   --->   "%or_ln134_229 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1250, i1 %tmp_1283" [src/dec.c:134]   --->   Operation 9679 'bitconcatenate' 'or_ln134_229' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9680 [1/1] (0.00ns)   --->   "%or_ln134_230 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1252, i1 %tmp_1287" [src/dec.c:134]   --->   Operation 9680 'bitconcatenate' 'or_ln134_230' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_676)   --->   "%xor_ln124_2957 = xor i8 %x_assign_343, i8 %or_ln134_227" [src/dec.c:124]   --->   Operation 9681 'xor' 'xor_ln124_2957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_676)   --->   "%xor_ln124_2958 = xor i8 %xor_ln124_2957, i8 %z_228" [src/dec.c:124]   --->   Operation 9682 'xor' 'xor_ln124_2958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_676)   --->   "%xor_ln124_2959 = xor i8 %x_assign_342, i8 %or_ln134_228" [src/dec.c:124]   --->   Operation 9683 'xor' 'xor_ln124_2959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_676)   --->   "%xor_ln124_2960 = xor i8 %xor_ln124_2959, i8 %xor_ln124_636" [src/dec.c:124]   --->   Operation 9684 'xor' 'xor_ln124_2960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9685 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_676 = xor i8 %xor_ln124_2960, i8 %xor_ln124_2958" [src/dec.c:124]   --->   Operation 9685 'xor' 'xor_ln124_676' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_677)   --->   "%xor_ln124_2961 = xor i8 %xor_ln124_637, i8 %or_ln134_229" [src/dec.c:124]   --->   Operation 9686 'xor' 'xor_ln124_2961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_677)   --->   "%xor_ln124_2962 = xor i8 %xor_ln124_2961, i8 %z_229" [src/dec.c:124]   --->   Operation 9687 'xor' 'xor_ln124_2962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_677)   --->   "%xor_ln124_2963 = xor i8 %x_assign_342, i8 %or_ln134_230" [src/dec.c:124]   --->   Operation 9688 'xor' 'xor_ln124_2963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_677)   --->   "%xor_ln124_2964 = xor i8 %xor_ln124_2963, i8 %x_assign_343" [src/dec.c:124]   --->   Operation 9689 'xor' 'xor_ln124_2964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9690 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_677 = xor i8 %xor_ln124_2964, i8 %xor_ln124_2962" [src/dec.c:124]   --->   Operation 9690 'xor' 'xor_ln124_677' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_678)   --->   "%xor_ln124_2965 = xor i8 %xor_ln124_638, i8 %or_ln134_227" [src/dec.c:124]   --->   Operation 9691 'xor' 'xor_ln124_2965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_678)   --->   "%xor_ln124_2966 = xor i8 %xor_ln124_2965, i8 %z_230" [src/dec.c:124]   --->   Operation 9692 'xor' 'xor_ln124_2966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_678)   --->   "%xor_ln124_2967 = xor i8 %x_assign_345, i8 %or_ln134_228" [src/dec.c:124]   --->   Operation 9693 'xor' 'xor_ln124_2967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_678)   --->   "%xor_ln124_2968 = xor i8 %xor_ln124_2967, i8 %x_assign_340" [src/dec.c:124]   --->   Operation 9694 'xor' 'xor_ln124_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9695 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_678 = xor i8 %xor_ln124_2968, i8 %xor_ln124_2966" [src/dec.c:124]   --->   Operation 9695 'xor' 'xor_ln124_678' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9696 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_679)   --->   "%xor_ln124_2969 = xor i8 %or_ln134_229, i8 %xor_ln124_639" [src/dec.c:124]   --->   Operation 9696 'xor' 'xor_ln124_2969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9697 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_679)   --->   "%xor_ln124_2970 = xor i8 %xor_ln124_2969, i8 %z_231" [src/dec.c:124]   --->   Operation 9697 'xor' 'xor_ln124_2970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_679)   --->   "%xor_ln124_2971 = xor i8 %x_assign_340, i8 %or_ln134_230" [src/dec.c:124]   --->   Operation 9698 'xor' 'xor_ln124_2971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_679)   --->   "%xor_ln124_2972 = xor i8 %xor_ln124_2971, i8 %x_assign_345" [src/dec.c:124]   --->   Operation 9699 'xor' 'xor_ln124_2972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9700 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_679 = xor i8 %xor_ln124_2972, i8 %xor_ln124_2970" [src/dec.c:124]   --->   Operation 9700 'xor' 'xor_ln124_679' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9701 [1/1] (0.99ns)   --->   "%xor_ln124_680 = xor i8 %rk_load_9, i8 %xor_ln124_676" [src/dec.c:124]   --->   Operation 9701 'xor' 'xor_ln124_680' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9702 [1/1] (0.99ns)   --->   "%xor_ln124_681 = xor i8 %rk_load_10, i8 %xor_ln124_677" [src/dec.c:124]   --->   Operation 9702 'xor' 'xor_ln124_681' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9703 [1/1] (0.99ns)   --->   "%xor_ln124_682 = xor i8 %rk_load_11, i8 %xor_ln124_678" [src/dec.c:124]   --->   Operation 9703 'xor' 'xor_ln124_682' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9704 [1/1] (0.99ns)   --->   "%xor_ln124_683 = xor i8 %rk_load_12, i8 %xor_ln124_679" [src/dec.c:124]   --->   Operation 9704 'xor' 'xor_ln124_683' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 9705 [1/1] (0.00ns)   --->   "%zext_ln150_29 = zext i8 %xor_ln124_680" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9705 'zext' 'zext_ln150_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9706 [1/1] (0.00ns)   --->   "%clefia_s0_addr_116 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_29" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9706 'getelementptr' 'clefia_s0_addr_116' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9707 [2/2] (3.25ns)   --->   "%z_232 = load i8 %clefia_s0_addr_116" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9707 'load' 'z_232' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9708 [1/1] (0.00ns)   --->   "%zext_ln151_29 = zext i8 %xor_ln124_681" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9708 'zext' 'zext_ln151_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9709 [1/1] (0.00ns)   --->   "%clefia_s1_addr_116 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_29" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9709 'getelementptr' 'clefia_s1_addr_116' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9710 [2/2] (3.25ns)   --->   "%z_233 = load i8 %clefia_s1_addr_116" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9710 'load' 'z_233' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9711 [1/1] (0.00ns)   --->   "%zext_ln152_29 = zext i8 %xor_ln124_682" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9711 'zext' 'zext_ln152_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9712 [1/1] (0.00ns)   --->   "%clefia_s0_addr_117 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_29" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9712 'getelementptr' 'clefia_s0_addr_117' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9713 [2/2] (3.25ns)   --->   "%z_234 = load i8 %clefia_s0_addr_117" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9713 'load' 'z_234' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9714 [1/1] (0.00ns)   --->   "%zext_ln153_29 = zext i8 %xor_ln124_683" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9714 'zext' 'zext_ln153_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9715 [1/1] (0.00ns)   --->   "%clefia_s1_addr_117 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_29" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9715 'getelementptr' 'clefia_s1_addr_117' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9716 [2/2] (3.25ns)   --->   "%z_235 = load i8 %clefia_s1_addr_117" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9716 'load' 'z_235' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 9717 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [src/dec.c:117]   --->   Operation 9717 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 9718 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_676, i4 %pt_addr" [src/dec.c:117]   --->   Operation 9718 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 85 <SV = 84> <Delay = 6.74>
ST_85 : Operation 9719 [1/1] (0.00ns)   --->   "%rk_addr_131 = getelementptr i8 %rk, i64 0, i64 131" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9719 'getelementptr' 'rk_addr_131' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9720 [1/1] (0.00ns)   --->   "%rk_addr_132 = getelementptr i8 %rk, i64 0, i64 132" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9720 'getelementptr' 'rk_addr_132' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9721 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_379, i8 %rk_addr_131" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9721 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_85 : Operation 9722 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_380, i8 %rk_addr_132" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9722 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_85 : Operation 9723 [1/2] (3.25ns)   --->   "%z_224 = load i8 %clefia_s0_addr_112" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9723 'load' 'z_224' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9724 [1/2] (3.25ns)   --->   "%z_225 = load i8 %clefia_s1_addr_112" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9724 'load' 'z_225' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9725 [1/2] (3.25ns)   --->   "%z_226 = load i8 %clefia_s0_addr_113" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9725 'load' 'z_226' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9726 [1/2] (3.25ns)   --->   "%z_227 = load i8 %clefia_s1_addr_113" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9726 'load' 'z_227' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9727 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_560)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_225, i32 7" [src/dec.c:131]   --->   Operation 9727 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9728 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_560)   --->   "%xor_ln132_560 = xor i8 %z_225, i8 14" [src/dec.c:132]   --->   Operation 9728 'xor' 'xor_ln132_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9729 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_560 = select i1 %tmp_1248, i8 %xor_ln132_560, i8 %z_225" [src/dec.c:131]   --->   Operation 9729 'select' 'select_ln131_560' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9730 [1/1] (0.00ns)   --->   "%trunc_ln134_1233 = trunc i8 %select_ln131_560" [src/dec.c:134]   --->   Operation 9730 'trunc' 'trunc_ln134_1233' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9731 [1/1] (0.00ns)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_560, i32 7" [src/dec.c:134]   --->   Operation 9731 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9732 [1/1] (0.00ns)   --->   "%x_assign_336 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1233, i1 %tmp_1249" [src/dec.c:134]   --->   Operation 9732 'bitconcatenate' 'x_assign_336' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9733 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_561)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_226, i32 7" [src/dec.c:131]   --->   Operation 9733 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9734 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_561)   --->   "%xor_ln132_561 = xor i8 %z_226, i8 14" [src/dec.c:132]   --->   Operation 9734 'xor' 'xor_ln132_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9735 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_561 = select i1 %tmp_1250, i8 %xor_ln132_561, i8 %z_226" [src/dec.c:131]   --->   Operation 9735 'select' 'select_ln131_561' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9736 [1/1] (0.00ns)   --->   "%trunc_ln134_1234 = trunc i8 %select_ln131_561" [src/dec.c:134]   --->   Operation 9736 'trunc' 'trunc_ln134_1234' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9737 [1/1] (0.00ns)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_561, i32 7" [src/dec.c:134]   --->   Operation 9737 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9738 [1/1] (0.00ns)   --->   "%x_assign_337 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1234, i1 %tmp_1251" [src/dec.c:134]   --->   Operation 9738 'bitconcatenate' 'x_assign_337' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9739 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_562)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_561, i32 6" [src/dec.c:131]   --->   Operation 9739 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9740 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_562)   --->   "%xor_ln132_562 = xor i8 %x_assign_337, i8 14" [src/dec.c:132]   --->   Operation 9740 'xor' 'xor_ln132_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9741 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_562 = select i1 %tmp_1252, i8 %xor_ln132_562, i8 %x_assign_337" [src/dec.c:131]   --->   Operation 9741 'select' 'select_ln131_562' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9742 [1/1] (0.00ns)   --->   "%trunc_ln134_1235 = trunc i8 %select_ln131_562" [src/dec.c:134]   --->   Operation 9742 'trunc' 'trunc_ln134_1235' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9743 [1/1] (0.00ns)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_562, i32 7" [src/dec.c:134]   --->   Operation 9743 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9744 [1/1] (0.00ns)   --->   "%or_ln134_223 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1235, i1 %tmp_1253" [src/dec.c:134]   --->   Operation 9744 'bitconcatenate' 'or_ln134_223' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9745 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_563)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_227, i32 7" [src/dec.c:131]   --->   Operation 9745 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9746 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_563)   --->   "%xor_ln132_563 = xor i8 %z_227, i8 14" [src/dec.c:132]   --->   Operation 9746 'xor' 'xor_ln132_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9747 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_563 = select i1 %tmp_1254, i8 %xor_ln132_563, i8 %z_227" [src/dec.c:131]   --->   Operation 9747 'select' 'select_ln131_563' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9748 [1/1] (0.00ns)   --->   "%trunc_ln134_1236 = trunc i8 %select_ln131_563" [src/dec.c:134]   --->   Operation 9748 'trunc' 'trunc_ln134_1236' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9749 [1/1] (0.00ns)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_563, i32 7" [src/dec.c:134]   --->   Operation 9749 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9750 [1/1] (0.00ns)   --->   "%x_assign_338 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1236, i1 %tmp_1255" [src/dec.c:134]   --->   Operation 9750 'bitconcatenate' 'x_assign_338' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9751 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_564)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_563, i32 6" [src/dec.c:131]   --->   Operation 9751 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9752 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_564)   --->   "%xor_ln132_564 = xor i8 %x_assign_338, i8 14" [src/dec.c:132]   --->   Operation 9752 'xor' 'xor_ln132_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9753 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_564 = select i1 %tmp_1256, i8 %xor_ln132_564, i8 %x_assign_338" [src/dec.c:131]   --->   Operation 9753 'select' 'select_ln131_564' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9754 [1/1] (0.00ns)   --->   "%trunc_ln134_1237 = trunc i8 %select_ln131_564" [src/dec.c:134]   --->   Operation 9754 'trunc' 'trunc_ln134_1237' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9755 [1/1] (0.00ns)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_564, i32 7" [src/dec.c:134]   --->   Operation 9755 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9756 [1/1] (0.00ns)   --->   "%or_ln134_224 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1237, i1 %tmp_1257" [src/dec.c:134]   --->   Operation 9756 'bitconcatenate' 'or_ln134_224' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9757 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_565)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_224, i32 7" [src/dec.c:131]   --->   Operation 9757 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9758 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_565)   --->   "%xor_ln132_565 = xor i8 %z_224, i8 14" [src/dec.c:132]   --->   Operation 9758 'xor' 'xor_ln132_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9759 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_565 = select i1 %tmp_1258, i8 %xor_ln132_565, i8 %z_224" [src/dec.c:131]   --->   Operation 9759 'select' 'select_ln131_565' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9760 [1/1] (0.00ns)   --->   "%trunc_ln134_1238 = trunc i8 %select_ln131_565" [src/dec.c:134]   --->   Operation 9760 'trunc' 'trunc_ln134_1238' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9761 [1/1] (0.00ns)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_565, i32 7" [src/dec.c:134]   --->   Operation 9761 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9762 [1/1] (0.00ns)   --->   "%x_assign_339 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1238, i1 %tmp_1259" [src/dec.c:134]   --->   Operation 9762 'bitconcatenate' 'x_assign_339' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9763 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_566)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_565, i32 6" [src/dec.c:131]   --->   Operation 9763 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9764 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_566)   --->   "%xor_ln132_566 = xor i8 %x_assign_339, i8 14" [src/dec.c:132]   --->   Operation 9764 'xor' 'xor_ln132_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9765 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_566 = select i1 %tmp_1260, i8 %xor_ln132_566, i8 %x_assign_339" [src/dec.c:131]   --->   Operation 9765 'select' 'select_ln131_566' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9766 [1/1] (0.00ns)   --->   "%trunc_ln134_1239 = trunc i8 %select_ln131_566" [src/dec.c:134]   --->   Operation 9766 'trunc' 'trunc_ln134_1239' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9767 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_566, i32 7" [src/dec.c:134]   --->   Operation 9767 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9768 [1/1] (0.00ns)   --->   "%or_ln134_225 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1239, i1 %tmp_1261" [src/dec.c:134]   --->   Operation 9768 'bitconcatenate' 'or_ln134_225' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9769 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_567)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_560, i32 6" [src/dec.c:131]   --->   Operation 9769 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9770 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_567)   --->   "%xor_ln132_567 = xor i8 %x_assign_336, i8 14" [src/dec.c:132]   --->   Operation 9770 'xor' 'xor_ln132_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9771 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_567 = select i1 %tmp_1262, i8 %xor_ln132_567, i8 %x_assign_336" [src/dec.c:131]   --->   Operation 9771 'select' 'select_ln131_567' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9772 [1/1] (0.00ns)   --->   "%trunc_ln134_1240 = trunc i8 %select_ln131_567" [src/dec.c:134]   --->   Operation 9772 'trunc' 'trunc_ln134_1240' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9773 [1/1] (0.00ns)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_567, i32 7" [src/dec.c:134]   --->   Operation 9773 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9774 [1/1] (0.00ns)   --->   "%or_ln134_226 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1240, i1 %tmp_1263" [src/dec.c:134]   --->   Operation 9774 'bitconcatenate' 'or_ln134_226' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_668)   --->   "%xor_ln124_2941 = xor i8 %x_assign_338, i8 %or_ln134_223" [src/dec.c:124]   --->   Operation 9775 'xor' 'xor_ln124_2941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_668)   --->   "%xor_ln124_2942 = xor i8 %xor_ln124_2941, i8 %z_224" [src/dec.c:124]   --->   Operation 9776 'xor' 'xor_ln124_2942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_668)   --->   "%xor_ln124_2943 = xor i8 %x_assign_336, i8 %or_ln134_224" [src/dec.c:124]   --->   Operation 9777 'xor' 'xor_ln124_2943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_668)   --->   "%xor_ln124_2944 = xor i8 %xor_ln124_2943, i8 %xor_ln124_644" [src/dec.c:124]   --->   Operation 9778 'xor' 'xor_ln124_2944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9779 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_668 = xor i8 %xor_ln124_2944, i8 %xor_ln124_2942" [src/dec.c:124]   --->   Operation 9779 'xor' 'xor_ln124_668' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_669)   --->   "%xor_ln124_2945 = xor i8 %xor_ln124_645, i8 %or_ln134_223" [src/dec.c:124]   --->   Operation 9780 'xor' 'xor_ln124_2945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_669)   --->   "%xor_ln124_2946 = xor i8 %xor_ln124_2945, i8 %z_225" [src/dec.c:124]   --->   Operation 9781 'xor' 'xor_ln124_2946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_669)   --->   "%xor_ln124_2947 = xor i8 %x_assign_339, i8 %or_ln134_224" [src/dec.c:124]   --->   Operation 9782 'xor' 'xor_ln124_2947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_669)   --->   "%xor_ln124_2948 = xor i8 %xor_ln124_2947, i8 %x_assign_337" [src/dec.c:124]   --->   Operation 9783 'xor' 'xor_ln124_2948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9784 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_669 = xor i8 %xor_ln124_2948, i8 %xor_ln124_2946" [src/dec.c:124]   --->   Operation 9784 'xor' 'xor_ln124_669' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_670)   --->   "%xor_ln124_2949 = xor i8 %or_ln134_226, i8 %x_assign_338" [src/dec.c:124]   --->   Operation 9785 'xor' 'xor_ln124_2949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_670)   --->   "%xor_ln124_2950 = xor i8 %xor_ln124_2949, i8 %z_226" [src/dec.c:124]   --->   Operation 9786 'xor' 'xor_ln124_2950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_670)   --->   "%xor_ln124_2951 = xor i8 %x_assign_336, i8 %xor_ln124_646" [src/dec.c:124]   --->   Operation 9787 'xor' 'xor_ln124_2951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_670)   --->   "%xor_ln124_2952 = xor i8 %xor_ln124_2951, i8 %or_ln134_225" [src/dec.c:124]   --->   Operation 9788 'xor' 'xor_ln124_2952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9789 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_670 = xor i8 %xor_ln124_2952, i8 %xor_ln124_2950" [src/dec.c:124]   --->   Operation 9789 'xor' 'xor_ln124_670' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_671)   --->   "%xor_ln124_2953 = xor i8 %x_assign_337, i8 %or_ln134_226" [src/dec.c:124]   --->   Operation 9790 'xor' 'xor_ln124_2953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_671)   --->   "%xor_ln124_2954 = xor i8 %xor_ln124_2953, i8 %z_227" [src/dec.c:124]   --->   Operation 9791 'xor' 'xor_ln124_2954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_671)   --->   "%xor_ln124_2955 = xor i8 %x_assign_339, i8 %xor_ln124_647" [src/dec.c:124]   --->   Operation 9792 'xor' 'xor_ln124_2955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_671)   --->   "%xor_ln124_2956 = xor i8 %xor_ln124_2955, i8 %or_ln134_225" [src/dec.c:124]   --->   Operation 9793 'xor' 'xor_ln124_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9794 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_671 = xor i8 %xor_ln124_2956, i8 %xor_ln124_2954" [src/dec.c:124]   --->   Operation 9794 'xor' 'xor_ln124_671' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9795 [1/2] (3.25ns)   --->   "%z_232 = load i8 %clefia_s0_addr_116" [src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9795 'load' 'z_232' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9796 [1/2] (3.25ns)   --->   "%z_233 = load i8 %clefia_s1_addr_116" [src/dec.c:151->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9796 'load' 'z_233' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9797 [1/2] (3.25ns)   --->   "%z_234 = load i8 %clefia_s0_addr_117" [src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9797 'load' 'z_234' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9798 [1/2] (3.25ns)   --->   "%z_235 = load i8 %clefia_s1_addr_117" [src/dec.c:153->src/dec.c:212->src/dec.c:311->src/dec.c:331]   --->   Operation 9798 'load' 'z_235' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_85 : Operation 9799 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_580)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_233, i32 7" [src/dec.c:131]   --->   Operation 9799 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9800 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_580)   --->   "%xor_ln132_580 = xor i8 %z_233, i8 14" [src/dec.c:132]   --->   Operation 9800 'xor' 'xor_ln132_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9801 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_580 = select i1 %tmp_1288, i8 %xor_ln132_580, i8 %z_233" [src/dec.c:131]   --->   Operation 9801 'select' 'select_ln131_580' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9802 [1/1] (0.00ns)   --->   "%trunc_ln134_1253 = trunc i8 %select_ln131_580" [src/dec.c:134]   --->   Operation 9802 'trunc' 'trunc_ln134_1253' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9803 [1/1] (0.00ns)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_580, i32 7" [src/dec.c:134]   --->   Operation 9803 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9804 [1/1] (0.00ns)   --->   "%x_assign_348 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1253, i1 %tmp_1289" [src/dec.c:134]   --->   Operation 9804 'bitconcatenate' 'x_assign_348' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9805 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_581)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_234, i32 7" [src/dec.c:131]   --->   Operation 9805 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9806 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_581)   --->   "%xor_ln132_581 = xor i8 %z_234, i8 14" [src/dec.c:132]   --->   Operation 9806 'xor' 'xor_ln132_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9807 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_581 = select i1 %tmp_1290, i8 %xor_ln132_581, i8 %z_234" [src/dec.c:131]   --->   Operation 9807 'select' 'select_ln131_581' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9808 [1/1] (0.00ns)   --->   "%trunc_ln134_1254 = trunc i8 %select_ln131_581" [src/dec.c:134]   --->   Operation 9808 'trunc' 'trunc_ln134_1254' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9809 [1/1] (0.00ns)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_581, i32 7" [src/dec.c:134]   --->   Operation 9809 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9810 [1/1] (0.00ns)   --->   "%x_assign_349 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1254, i1 %tmp_1291" [src/dec.c:134]   --->   Operation 9810 'bitconcatenate' 'x_assign_349' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9811 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_582)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_581, i32 6" [src/dec.c:131]   --->   Operation 9811 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9812 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_582)   --->   "%xor_ln132_582 = xor i8 %x_assign_349, i8 14" [src/dec.c:132]   --->   Operation 9812 'xor' 'xor_ln132_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9813 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_582 = select i1 %tmp_1292, i8 %xor_ln132_582, i8 %x_assign_349" [src/dec.c:131]   --->   Operation 9813 'select' 'select_ln131_582' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9814 [1/1] (0.00ns)   --->   "%trunc_ln134_1255 = trunc i8 %select_ln131_582" [src/dec.c:134]   --->   Operation 9814 'trunc' 'trunc_ln134_1255' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9815 [1/1] (0.00ns)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_582, i32 7" [src/dec.c:134]   --->   Operation 9815 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9816 [1/1] (0.00ns)   --->   "%or_ln134_231 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1255, i1 %tmp_1293" [src/dec.c:134]   --->   Operation 9816 'bitconcatenate' 'or_ln134_231' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9817 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_583)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_235, i32 7" [src/dec.c:131]   --->   Operation 9817 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9818 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_583)   --->   "%xor_ln132_583 = xor i8 %z_235, i8 14" [src/dec.c:132]   --->   Operation 9818 'xor' 'xor_ln132_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9819 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_583 = select i1 %tmp_1294, i8 %xor_ln132_583, i8 %z_235" [src/dec.c:131]   --->   Operation 9819 'select' 'select_ln131_583' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9820 [1/1] (0.00ns)   --->   "%trunc_ln134_1256 = trunc i8 %select_ln131_583" [src/dec.c:134]   --->   Operation 9820 'trunc' 'trunc_ln134_1256' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9821 [1/1] (0.00ns)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_583, i32 7" [src/dec.c:134]   --->   Operation 9821 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9822 [1/1] (0.00ns)   --->   "%x_assign_350 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1256, i1 %tmp_1295" [src/dec.c:134]   --->   Operation 9822 'bitconcatenate' 'x_assign_350' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9823 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_584)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_583, i32 6" [src/dec.c:131]   --->   Operation 9823 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9824 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_584)   --->   "%xor_ln132_584 = xor i8 %x_assign_350, i8 14" [src/dec.c:132]   --->   Operation 9824 'xor' 'xor_ln132_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9825 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_584 = select i1 %tmp_1296, i8 %xor_ln132_584, i8 %x_assign_350" [src/dec.c:131]   --->   Operation 9825 'select' 'select_ln131_584' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9826 [1/1] (0.00ns)   --->   "%trunc_ln134_1257 = trunc i8 %select_ln131_584" [src/dec.c:134]   --->   Operation 9826 'trunc' 'trunc_ln134_1257' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9827 [1/1] (0.00ns)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_584, i32 7" [src/dec.c:134]   --->   Operation 9827 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9828 [1/1] (0.00ns)   --->   "%or_ln134_232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1257, i1 %tmp_1297" [src/dec.c:134]   --->   Operation 9828 'bitconcatenate' 'or_ln134_232' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9829 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_585)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_232, i32 7" [src/dec.c:131]   --->   Operation 9829 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9830 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_585)   --->   "%xor_ln132_585 = xor i8 %z_232, i8 14" [src/dec.c:132]   --->   Operation 9830 'xor' 'xor_ln132_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9831 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_585 = select i1 %tmp_1298, i8 %xor_ln132_585, i8 %z_232" [src/dec.c:131]   --->   Operation 9831 'select' 'select_ln131_585' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9832 [1/1] (0.00ns)   --->   "%trunc_ln134_1258 = trunc i8 %select_ln131_585" [src/dec.c:134]   --->   Operation 9832 'trunc' 'trunc_ln134_1258' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9833 [1/1] (0.00ns)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_585, i32 7" [src/dec.c:134]   --->   Operation 9833 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9834 [1/1] (0.00ns)   --->   "%x_assign_351 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1258, i1 %tmp_1299" [src/dec.c:134]   --->   Operation 9834 'bitconcatenate' 'x_assign_351' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9835 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_586)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_585, i32 6" [src/dec.c:131]   --->   Operation 9835 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9836 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_586)   --->   "%xor_ln132_586 = xor i8 %x_assign_351, i8 14" [src/dec.c:132]   --->   Operation 9836 'xor' 'xor_ln132_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9837 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_586 = select i1 %tmp_1300, i8 %xor_ln132_586, i8 %x_assign_351" [src/dec.c:131]   --->   Operation 9837 'select' 'select_ln131_586' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9838 [1/1] (0.00ns)   --->   "%trunc_ln134_1259 = trunc i8 %select_ln131_586" [src/dec.c:134]   --->   Operation 9838 'trunc' 'trunc_ln134_1259' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9839 [1/1] (0.00ns)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_586, i32 7" [src/dec.c:134]   --->   Operation 9839 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9840 [1/1] (0.00ns)   --->   "%or_ln134_233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1259, i1 %tmp_1301" [src/dec.c:134]   --->   Operation 9840 'bitconcatenate' 'or_ln134_233' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9841 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_587)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_580, i32 6" [src/dec.c:131]   --->   Operation 9841 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9842 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_587)   --->   "%xor_ln132_587 = xor i8 %x_assign_348, i8 14" [src/dec.c:132]   --->   Operation 9842 'xor' 'xor_ln132_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9843 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_587 = select i1 %tmp_1302, i8 %xor_ln132_587, i8 %x_assign_348" [src/dec.c:131]   --->   Operation 9843 'select' 'select_ln131_587' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 9844 [1/1] (0.00ns)   --->   "%trunc_ln134_1260 = trunc i8 %select_ln131_587" [src/dec.c:134]   --->   Operation 9844 'trunc' 'trunc_ln134_1260' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9845 [1/1] (0.00ns)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_587, i32 7" [src/dec.c:134]   --->   Operation 9845 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9846 [1/1] (0.00ns)   --->   "%or_ln134_234 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1260, i1 %tmp_1303" [src/dec.c:134]   --->   Operation 9846 'bitconcatenate' 'or_ln134_234' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9847 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [src/dec.c:117]   --->   Operation 9847 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 9848 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_677, i4 %pt_addr_1" [src/dec.c:117]   --->   Operation 9848 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 9849 [1/1] (0.99ns)   --->   "%xor_ln124_2976 = xor i8 %or_ln134_231, i8 %or_ln134_232" [src/dec.c:124]   --->   Operation 9849 'xor' 'xor_ln124_2976' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2983)   --->   "%xor_ln124_2982 = xor i8 %rk_load_18, i8 %x_assign_348" [src/dec.c:124]   --->   Operation 9850 'xor' 'xor_ln124_2982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9851 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2983 = xor i8 %xor_ln124_2982, i8 %z_234" [src/dec.c:124]   --->   Operation 9851 'xor' 'xor_ln124_2983' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_698)   --->   "%xor_ln124_2984 = xor i8 %or_ln134_233, i8 %or_ln134_234" [src/dec.c:124]   --->   Operation 9852 'xor' 'xor_ln124_2984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_698)   --->   "%xor_ln124_2985 = xor i8 %x_assign_350, i8 %xor_ln124_662" [src/dec.c:124]   --->   Operation 9853 'xor' 'xor_ln124_2985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_698)   --->   "%xor_ln124_2986 = xor i8 %xor_ln124_2985, i8 %xor_ln124_2984" [src/dec.c:124]   --->   Operation 9854 'xor' 'xor_ln124_2986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9855 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_698 = xor i8 %xor_ln124_2986, i8 %xor_ln124_2983" [src/dec.c:124]   --->   Operation 9855 'xor' 'xor_ln124_698' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2988)   --->   "%xor_ln124_2987 = xor i8 %rk_load_19, i8 %x_assign_351" [src/dec.c:124]   --->   Operation 9856 'xor' 'xor_ln124_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9857 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2988 = xor i8 %xor_ln124_2987, i8 %z_235" [src/dec.c:124]   --->   Operation 9857 'xor' 'xor_ln124_2988' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9858 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_699)   --->   "%xor_ln124_2989 = xor i8 %or_ln134_233, i8 %x_assign_349" [src/dec.c:124]   --->   Operation 9858 'xor' 'xor_ln124_2989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9859 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_699)   --->   "%xor_ln124_2990 = xor i8 %or_ln134_234, i8 %xor_ln124_663" [src/dec.c:124]   --->   Operation 9859 'xor' 'xor_ln124_2990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_699)   --->   "%xor_ln124_2991 = xor i8 %xor_ln124_2990, i8 %xor_ln124_2989" [src/dec.c:124]   --->   Operation 9860 'xor' 'xor_ln124_2991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 9861 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_699 = xor i8 %xor_ln124_2991, i8 %xor_ln124_2988" [src/dec.c:124]   --->   Operation 9861 'xor' 'xor_ln124_699' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.24>
ST_86 : Operation 9862 [1/1] (0.00ns)   --->   "%rk_addr_133 = getelementptr i8 %rk, i64 0, i64 133" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9862 'getelementptr' 'rk_addr_133' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9863 [1/1] (0.00ns)   --->   "%rk_addr_134 = getelementptr i8 %rk, i64 0, i64 134" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9863 'getelementptr' 'rk_addr_134' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9864 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_381, i8 %rk_addr_133" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9864 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_86 : Operation 9865 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_382, i8 %rk_addr_134" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9865 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_86 : Operation 9866 [1/1] (0.99ns)   --->   "%xor_ln124_688 = xor i8 %rk_load_13, i8 %xor_ln124_668" [src/dec.c:124]   --->   Operation 9866 'xor' 'xor_ln124_688' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9867 [1/1] (0.99ns)   --->   "%xor_ln124_689 = xor i8 %rk_load_14, i8 %xor_ln124_669" [src/dec.c:124]   --->   Operation 9867 'xor' 'xor_ln124_689' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9868 [1/1] (0.99ns)   --->   "%xor_ln124_690 = xor i8 %rk_load_15, i8 %xor_ln124_670" [src/dec.c:124]   --->   Operation 9868 'xor' 'xor_ln124_690' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9869 [1/1] (0.99ns)   --->   "%xor_ln124_691 = xor i8 %rk_load_16, i8 %xor_ln124_671" [src/dec.c:124]   --->   Operation 9869 'xor' 'xor_ln124_691' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9870 [1/1] (0.00ns)   --->   "%zext_ln173_29 = zext i8 %xor_ln124_688" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9870 'zext' 'zext_ln173_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9871 [1/1] (0.00ns)   --->   "%clefia_s1_addr_118 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_29" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9871 'getelementptr' 'clefia_s1_addr_118' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9872 [2/2] (3.25ns)   --->   "%z_236 = load i8 %clefia_s1_addr_118" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9872 'load' 'z_236' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_86 : Operation 9873 [1/1] (0.00ns)   --->   "%zext_ln174_29 = zext i8 %xor_ln124_689" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9873 'zext' 'zext_ln174_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9874 [1/1] (0.00ns)   --->   "%clefia_s0_addr_118 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_29" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9874 'getelementptr' 'clefia_s0_addr_118' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9875 [2/2] (3.25ns)   --->   "%z_237 = load i8 %clefia_s0_addr_118" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9875 'load' 'z_237' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_86 : Operation 9876 [1/1] (0.00ns)   --->   "%zext_ln175_29 = zext i8 %xor_ln124_690" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9876 'zext' 'zext_ln175_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9877 [1/1] (0.00ns)   --->   "%clefia_s1_addr_119 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_29" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9877 'getelementptr' 'clefia_s1_addr_119' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9878 [2/2] (3.25ns)   --->   "%z_238 = load i8 %clefia_s1_addr_119" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9878 'load' 'z_238' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_86 : Operation 9879 [1/1] (0.00ns)   --->   "%zext_ln176_29 = zext i8 %xor_ln124_691" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9879 'zext' 'zext_ln176_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9880 [1/1] (0.00ns)   --->   "%clefia_s0_addr_119 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_29" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9880 'getelementptr' 'clefia_s0_addr_119' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9881 [2/2] (3.25ns)   --->   "%z_239 = load i8 %clefia_s0_addr_119" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9881 'load' 'z_239' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_86 : Operation 9882 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [src/dec.c:117]   --->   Operation 9882 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 9883 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_678, i4 %pt_addr_2" [src/dec.c:117]   --->   Operation 9883 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 9884 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_696)   --->   "%xor_ln124_2973 = xor i8 %rk_load, i8 %x_assign_348" [src/dec.c:124]   --->   Operation 9884 'xor' 'xor_ln124_2973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9885 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_696)   --->   "%xor_ln124_2974 = xor i8 %xor_ln124_2973, i8 %z_232" [src/dec.c:124]   --->   Operation 9885 'xor' 'xor_ln124_2974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_696)   --->   "%xor_ln124_2975 = xor i8 %xor_ln124_660, i8 %x_assign_350" [src/dec.c:124]   --->   Operation 9886 'xor' 'xor_ln124_2975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_696)   --->   "%xor_ln124_2977 = xor i8 %xor_ln124_2976, i8 %xor_ln124_2975" [src/dec.c:124]   --->   Operation 9887 'xor' 'xor_ln124_2977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9888 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_696 = xor i8 %xor_ln124_2977, i8 %xor_ln124_2974" [src/dec.c:124]   --->   Operation 9888 'xor' 'xor_ln124_696' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9889 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_697)   --->   "%xor_ln124_2978 = xor i8 %rk_load_17, i8 %x_assign_351" [src/dec.c:124]   --->   Operation 9889 'xor' 'xor_ln124_2978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_697)   --->   "%xor_ln124_2979 = xor i8 %xor_ln124_2978, i8 %z_233" [src/dec.c:124]   --->   Operation 9890 'xor' 'xor_ln124_2979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9891 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_697)   --->   "%xor_ln124_2980 = xor i8 %x_assign_349, i8 %xor_ln124_661" [src/dec.c:124]   --->   Operation 9891 'xor' 'xor_ln124_2980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_697)   --->   "%xor_ln124_2981 = xor i8 %xor_ln124_2976, i8 %xor_ln124_2980" [src/dec.c:124]   --->   Operation 9892 'xor' 'xor_ln124_2981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 9893 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_697 = xor i8 %xor_ln124_2981, i8 %xor_ln124_2979" [src/dec.c:124]   --->   Operation 9893 'xor' 'xor_ln124_697' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.99>
ST_87 : Operation 9894 [1/1] (0.00ns)   --->   "%rk_addr_135 = getelementptr i8 %rk, i64 0, i64 135" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9894 'getelementptr' 'rk_addr_135' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9895 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_383, i8 %rk_addr_135" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 9895 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_87 : Operation 9896 [1/1] (0.00ns)   --->   "%rk_addr_142 = getelementptr i8 %rk, i64 0, i64 142" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9896 'getelementptr' 'rk_addr_142' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9897 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_390, i8 %rk_addr_142" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9897 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_87 : Operation 9898 [1/2] (3.25ns)   --->   "%z_236 = load i8 %clefia_s1_addr_118" [src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9898 'load' 'z_236' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_87 : Operation 9899 [1/2] (3.25ns)   --->   "%z_237 = load i8 %clefia_s0_addr_118" [src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9899 'load' 'z_237' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_87 : Operation 9900 [1/2] (3.25ns)   --->   "%z_238 = load i8 %clefia_s1_addr_119" [src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9900 'load' 'z_238' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_87 : Operation 9901 [1/2] (3.25ns)   --->   "%z_239 = load i8 %clefia_s0_addr_119" [src/dec.c:176->src/dec.c:213->src/dec.c:311->src/dec.c:331]   --->   Operation 9901 'load' 'z_239' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_87 : Operation 9902 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_588)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_237, i32 7" [src/dec.c:131]   --->   Operation 9902 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9903 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_588)   --->   "%xor_ln132_588 = xor i8 %z_237, i8 14" [src/dec.c:132]   --->   Operation 9903 'xor' 'xor_ln132_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_588 = select i1 %tmp_1304, i8 %xor_ln132_588, i8 %z_237" [src/dec.c:131]   --->   Operation 9904 'select' 'select_ln131_588' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9905 [1/1] (0.00ns)   --->   "%trunc_ln134_1261 = trunc i8 %select_ln131_588" [src/dec.c:134]   --->   Operation 9905 'trunc' 'trunc_ln134_1261' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9906 [1/1] (0.00ns)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_588, i32 7" [src/dec.c:134]   --->   Operation 9906 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9907 [1/1] (0.00ns)   --->   "%x_assign_352 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1261, i1 %tmp_1305" [src/dec.c:134]   --->   Operation 9907 'bitconcatenate' 'x_assign_352' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9908 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_589)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_588, i32 6" [src/dec.c:131]   --->   Operation 9908 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9909 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_589)   --->   "%xor_ln132_589 = xor i8 %x_assign_352, i8 14" [src/dec.c:132]   --->   Operation 9909 'xor' 'xor_ln132_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9910 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_589 = select i1 %tmp_1306, i8 %xor_ln132_589, i8 %x_assign_352" [src/dec.c:131]   --->   Operation 9910 'select' 'select_ln131_589' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9911 [1/1] (0.00ns)   --->   "%trunc_ln134_1262 = trunc i8 %select_ln131_589" [src/dec.c:134]   --->   Operation 9911 'trunc' 'trunc_ln134_1262' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9912 [1/1] (0.00ns)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_589, i32 7" [src/dec.c:134]   --->   Operation 9912 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9913 [1/1] (0.00ns)   --->   "%x_assign_353 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1262, i1 %tmp_1307" [src/dec.c:134]   --->   Operation 9913 'bitconcatenate' 'x_assign_353' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9914 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_590)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_589, i32 6" [src/dec.c:131]   --->   Operation 9914 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9915 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_590)   --->   "%xor_ln132_590 = xor i8 %x_assign_353, i8 14" [src/dec.c:132]   --->   Operation 9915 'xor' 'xor_ln132_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9916 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_590 = select i1 %tmp_1308, i8 %xor_ln132_590, i8 %x_assign_353" [src/dec.c:131]   --->   Operation 9916 'select' 'select_ln131_590' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9917 [1/1] (0.00ns)   --->   "%trunc_ln134_1263 = trunc i8 %select_ln131_590" [src/dec.c:134]   --->   Operation 9917 'trunc' 'trunc_ln134_1263' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9918 [1/1] (0.00ns)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_590, i32 7" [src/dec.c:134]   --->   Operation 9918 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9919 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_591)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_238, i32 7" [src/dec.c:131]   --->   Operation 9919 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9920 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_591)   --->   "%xor_ln132_591 = xor i8 %z_238, i8 14" [src/dec.c:132]   --->   Operation 9920 'xor' 'xor_ln132_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9921 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_591 = select i1 %tmp_1310, i8 %xor_ln132_591, i8 %z_238" [src/dec.c:131]   --->   Operation 9921 'select' 'select_ln131_591' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9922 [1/1] (0.00ns)   --->   "%trunc_ln134_1264 = trunc i8 %select_ln131_591" [src/dec.c:134]   --->   Operation 9922 'trunc' 'trunc_ln134_1264' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9923 [1/1] (0.00ns)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_591, i32 7" [src/dec.c:134]   --->   Operation 9923 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9924 [1/1] (0.00ns)   --->   "%x_assign_354 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1264, i1 %tmp_1311" [src/dec.c:134]   --->   Operation 9924 'bitconcatenate' 'x_assign_354' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9925 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_592)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_239, i32 7" [src/dec.c:131]   --->   Operation 9925 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9926 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_592)   --->   "%xor_ln132_592 = xor i8 %z_239, i8 14" [src/dec.c:132]   --->   Operation 9926 'xor' 'xor_ln132_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9927 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_592 = select i1 %tmp_1312, i8 %xor_ln132_592, i8 %z_239" [src/dec.c:131]   --->   Operation 9927 'select' 'select_ln131_592' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9928 [1/1] (0.00ns)   --->   "%trunc_ln134_1265 = trunc i8 %select_ln131_592" [src/dec.c:134]   --->   Operation 9928 'trunc' 'trunc_ln134_1265' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9929 [1/1] (0.00ns)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_592, i32 7" [src/dec.c:134]   --->   Operation 9929 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9930 [1/1] (0.00ns)   --->   "%x_assign_355 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1265, i1 %tmp_1313" [src/dec.c:134]   --->   Operation 9930 'bitconcatenate' 'x_assign_355' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9931 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_593)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_592, i32 6" [src/dec.c:131]   --->   Operation 9931 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9932 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_593)   --->   "%xor_ln132_593 = xor i8 %x_assign_355, i8 14" [src/dec.c:132]   --->   Operation 9932 'xor' 'xor_ln132_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9933 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_593 = select i1 %tmp_1314, i8 %xor_ln132_593, i8 %x_assign_355" [src/dec.c:131]   --->   Operation 9933 'select' 'select_ln131_593' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9934 [1/1] (0.00ns)   --->   "%trunc_ln134_1266 = trunc i8 %select_ln131_593" [src/dec.c:134]   --->   Operation 9934 'trunc' 'trunc_ln134_1266' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9935 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_593, i32 7" [src/dec.c:134]   --->   Operation 9935 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9936 [1/1] (0.00ns)   --->   "%x_assign_356 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1266, i1 %tmp_1315" [src/dec.c:134]   --->   Operation 9936 'bitconcatenate' 'x_assign_356' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9937 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_594)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_593, i32 6" [src/dec.c:131]   --->   Operation 9937 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9938 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_594)   --->   "%xor_ln132_594 = xor i8 %x_assign_356, i8 14" [src/dec.c:132]   --->   Operation 9938 'xor' 'xor_ln132_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9939 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_594 = select i1 %tmp_1316, i8 %xor_ln132_594, i8 %x_assign_356" [src/dec.c:131]   --->   Operation 9939 'select' 'select_ln131_594' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9940 [1/1] (0.00ns)   --->   "%trunc_ln134_1267 = trunc i8 %select_ln131_594" [src/dec.c:134]   --->   Operation 9940 'trunc' 'trunc_ln134_1267' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9941 [1/1] (0.00ns)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_594, i32 7" [src/dec.c:134]   --->   Operation 9941 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9942 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_595)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_236, i32 7" [src/dec.c:131]   --->   Operation 9942 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9943 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_595)   --->   "%xor_ln132_595 = xor i8 %z_236, i8 14" [src/dec.c:132]   --->   Operation 9943 'xor' 'xor_ln132_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9944 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_595 = select i1 %tmp_1318, i8 %xor_ln132_595, i8 %z_236" [src/dec.c:131]   --->   Operation 9944 'select' 'select_ln131_595' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9945 [1/1] (0.00ns)   --->   "%trunc_ln134_1268 = trunc i8 %select_ln131_595" [src/dec.c:134]   --->   Operation 9945 'trunc' 'trunc_ln134_1268' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9946 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_595, i32 7" [src/dec.c:134]   --->   Operation 9946 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9947 [1/1] (0.00ns)   --->   "%x_assign_357 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1268, i1 %tmp_1319" [src/dec.c:134]   --->   Operation 9947 'bitconcatenate' 'x_assign_357' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9948 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_596)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_595, i32 6" [src/dec.c:131]   --->   Operation 9948 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9949 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_596)   --->   "%xor_ln132_596 = xor i8 %x_assign_357, i8 14" [src/dec.c:132]   --->   Operation 9949 'xor' 'xor_ln132_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9950 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_596 = select i1 %tmp_1320, i8 %xor_ln132_596, i8 %x_assign_357" [src/dec.c:131]   --->   Operation 9950 'select' 'select_ln131_596' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9951 [1/1] (0.00ns)   --->   "%trunc_ln134_1269 = trunc i8 %select_ln131_596" [src/dec.c:134]   --->   Operation 9951 'trunc' 'trunc_ln134_1269' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9952 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_596, i32 7" [src/dec.c:134]   --->   Operation 9952 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9953 [1/1] (0.00ns)   --->   "%x_assign_358 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1269, i1 %tmp_1321" [src/dec.c:134]   --->   Operation 9953 'bitconcatenate' 'x_assign_358' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9954 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_597)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_596, i32 6" [src/dec.c:131]   --->   Operation 9954 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9955 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_597)   --->   "%xor_ln132_597 = xor i8 %x_assign_358, i8 14" [src/dec.c:132]   --->   Operation 9955 'xor' 'xor_ln132_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9956 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_597 = select i1 %tmp_1322, i8 %xor_ln132_597, i8 %x_assign_358" [src/dec.c:131]   --->   Operation 9956 'select' 'select_ln131_597' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9957 [1/1] (0.00ns)   --->   "%trunc_ln134_1270 = trunc i8 %select_ln131_597" [src/dec.c:134]   --->   Operation 9957 'trunc' 'trunc_ln134_1270' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9958 [1/1] (0.00ns)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_597, i32 7" [src/dec.c:134]   --->   Operation 9958 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9959 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_598)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_591, i32 6" [src/dec.c:131]   --->   Operation 9959 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9960 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_598)   --->   "%xor_ln132_598 = xor i8 %x_assign_354, i8 14" [src/dec.c:132]   --->   Operation 9960 'xor' 'xor_ln132_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9961 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_598 = select i1 %tmp_1324, i8 %xor_ln132_598, i8 %x_assign_354" [src/dec.c:131]   --->   Operation 9961 'select' 'select_ln131_598' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9962 [1/1] (0.00ns)   --->   "%trunc_ln134_1271 = trunc i8 %select_ln131_598" [src/dec.c:134]   --->   Operation 9962 'trunc' 'trunc_ln134_1271' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9963 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_598, i32 7" [src/dec.c:134]   --->   Operation 9963 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9964 [1/1] (0.00ns)   --->   "%x_assign_359 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1271, i1 %tmp_1325" [src/dec.c:134]   --->   Operation 9964 'bitconcatenate' 'x_assign_359' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9965 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_599)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_598, i32 6" [src/dec.c:131]   --->   Operation 9965 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9966 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_599)   --->   "%xor_ln132_599 = xor i8 %x_assign_359, i8 14" [src/dec.c:132]   --->   Operation 9966 'xor' 'xor_ln132_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9967 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_599 = select i1 %tmp_1326, i8 %xor_ln132_599, i8 %x_assign_359" [src/dec.c:131]   --->   Operation 9967 'select' 'select_ln131_599' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 9968 [1/1] (0.00ns)   --->   "%trunc_ln134_1272 = trunc i8 %select_ln131_599" [src/dec.c:134]   --->   Operation 9968 'trunc' 'trunc_ln134_1272' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9969 [1/1] (0.00ns)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_599, i32 7" [src/dec.c:134]   --->   Operation 9969 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9970 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [src/dec.c:117]   --->   Operation 9970 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 9971 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_679, i4 %pt_addr_3" [src/dec.c:117]   --->   Operation 9971 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 9972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_2998)   --->   "%xor_ln124_2997 = xor i8 %rk_load_21, i8 %x_assign_354" [src/dec.c:124]   --->   Operation 9972 'xor' 'xor_ln124_2997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9973 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_2998 = xor i8 %xor_ln124_2997, i8 %z_237" [src/dec.c:124]   --->   Operation 9973 'xor' 'xor_ln124_2998' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_3007)   --->   "%xor_ln124_3006 = xor i8 %rk_load_23, i8 %x_assign_352" [src/dec.c:124]   --->   Operation 9974 'xor' 'xor_ln124_3006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 9975 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_3007 = xor i8 %xor_ln124_3006, i8 %z_239" [src/dec.c:124]   --->   Operation 9975 'xor' 'xor_ln124_3007' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 9976 [1/1] (0.00ns)   --->   "%rk_addr_143 = getelementptr i8 %rk, i64 0, i64 143" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9976 'getelementptr' 'rk_addr_143' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9977 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_391, i8 %rk_addr_143" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9977 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_88 : Operation 9978 [1/1] (0.00ns)   --->   "%rk_addr_148 = getelementptr i8 %rk, i64 0, i64 148" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 9978 'getelementptr' 'rk_addr_148' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9979 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_396, i8 %rk_addr_148" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 9979 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_88 : Operation 9980 [1/1] (0.00ns)   --->   "%or_ln134_235 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1263, i1 %tmp_1309" [src/dec.c:134]   --->   Operation 9980 'bitconcatenate' 'or_ln134_235' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9981 [1/1] (0.00ns)   --->   "%or_ln134_236 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1267, i1 %tmp_1317" [src/dec.c:134]   --->   Operation 9981 'bitconcatenate' 'or_ln134_236' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9982 [1/1] (0.00ns)   --->   "%or_ln134_237 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1270, i1 %tmp_1323" [src/dec.c:134]   --->   Operation 9982 'bitconcatenate' 'or_ln134_237' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9983 [1/1] (0.00ns)   --->   "%or_ln134_238 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1272, i1 %tmp_1327" [src/dec.c:134]   --->   Operation 9983 'bitconcatenate' 'or_ln134_238' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9984 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 8" [src/dec.c:117]   --->   Operation 9984 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 9985 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_668, i4 %pt_addr_4" [src/dec.c:117]   --->   Operation 9985 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 9986 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_700)   --->   "%xor_ln124_2992 = xor i8 %rk_load_20, i8 %x_assign_354" [src/dec.c:124]   --->   Operation 9986 'xor' 'xor_ln124_2992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_700)   --->   "%xor_ln124_2993 = xor i8 %xor_ln124_2992, i8 %z_236" [src/dec.c:124]   --->   Operation 9987 'xor' 'xor_ln124_2993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_700)   --->   "%xor_ln124_2994 = xor i8 %xor_ln124_652, i8 %x_assign_355" [src/dec.c:124]   --->   Operation 9988 'xor' 'xor_ln124_2994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9989 [1/1] (0.99ns)   --->   "%xor_ln124_2995 = xor i8 %or_ln134_235, i8 %or_ln134_236" [src/dec.c:124]   --->   Operation 9989 'xor' 'xor_ln124_2995' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_700)   --->   "%xor_ln124_2996 = xor i8 %xor_ln124_2995, i8 %xor_ln124_2994" [src/dec.c:124]   --->   Operation 9990 'xor' 'xor_ln124_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9991 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_700 = xor i8 %xor_ln124_2996, i8 %xor_ln124_2993" [src/dec.c:124]   --->   Operation 9991 'xor' 'xor_ln124_700' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_701)   --->   "%xor_ln124_2999 = xor i8 %x_assign_355, i8 %xor_ln124_653" [src/dec.c:124]   --->   Operation 9992 'xor' 'xor_ln124_2999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_701)   --->   "%xor_ln124_3000 = xor i8 %or_ln134_237, i8 %or_ln134_238" [src/dec.c:124]   --->   Operation 9993 'xor' 'xor_ln124_3000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_701)   --->   "%xor_ln124_3001 = xor i8 %xor_ln124_3000, i8 %xor_ln124_2999" [src/dec.c:124]   --->   Operation 9994 'xor' 'xor_ln124_3001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9995 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_701 = xor i8 %xor_ln124_3001, i8 %xor_ln124_2998" [src/dec.c:124]   --->   Operation 9995 'xor' 'xor_ln124_701' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_702)   --->   "%xor_ln124_3002 = xor i8 %rk_load_22, i8 %x_assign_357" [src/dec.c:124]   --->   Operation 9996 'xor' 'xor_ln124_3002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_702)   --->   "%xor_ln124_3003 = xor i8 %xor_ln124_3002, i8 %z_238" [src/dec.c:124]   --->   Operation 9997 'xor' 'xor_ln124_3003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_702)   --->   "%xor_ln124_3004 = xor i8 %x_assign_352, i8 %xor_ln124_654" [src/dec.c:124]   --->   Operation 9998 'xor' 'xor_ln124_3004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 9999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_702)   --->   "%xor_ln124_3005 = xor i8 %xor_ln124_2995, i8 %xor_ln124_3004" [src/dec.c:124]   --->   Operation 9999 'xor' 'xor_ln124_3005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 10000 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_702 = xor i8 %xor_ln124_3005, i8 %xor_ln124_3003" [src/dec.c:124]   --->   Operation 10000 'xor' 'xor_ln124_702' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 10001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_703)   --->   "%xor_ln124_3008 = xor i8 %x_assign_357, i8 %or_ln134_237" [src/dec.c:124]   --->   Operation 10001 'xor' 'xor_ln124_3008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 10002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_703)   --->   "%xor_ln124_3009 = xor i8 %xor_ln124_655, i8 %or_ln134_238" [src/dec.c:124]   --->   Operation 10002 'xor' 'xor_ln124_3009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 10003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_703)   --->   "%xor_ln124_3010 = xor i8 %xor_ln124_3009, i8 %xor_ln124_3008" [src/dec.c:124]   --->   Operation 10003 'xor' 'xor_ln124_3010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 10004 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_703 = xor i8 %xor_ln124_3010, i8 %xor_ln124_3007" [src/dec.c:124]   --->   Operation 10004 'xor' 'xor_ln124_703' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.25>
ST_89 : Operation 10005 [1/1] (0.00ns)   --->   "%rk_addr_149 = getelementptr i8 %rk, i64 0, i64 149" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10005 'getelementptr' 'rk_addr_149' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 10006 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_397, i8 %rk_addr_149" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10006 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_89 : Operation 10007 [1/1] (0.00ns)   --->   "%rk_addr_150 = getelementptr i8 %rk, i64 0, i64 150" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10007 'getelementptr' 'rk_addr_150' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 10008 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_398, i8 %rk_addr_150" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10008 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_89 : Operation 10009 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 9" [src/dec.c:117]   --->   Operation 10009 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 10010 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_669, i4 %pt_addr_5" [src/dec.c:117]   --->   Operation 10010 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 10011 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 27" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10011 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 10012 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_227, i8 %rk_addr_27" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10012 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_90 : Operation 10013 [1/1] (0.00ns)   --->   "%rk_addr_151 = getelementptr i8 %rk, i64 0, i64 151" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10013 'getelementptr' 'rk_addr_151' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 10014 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_399, i8 %rk_addr_151" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10014 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_90 : Operation 10015 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 10" [src/dec.c:117]   --->   Operation 10015 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 10016 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_670, i4 %pt_addr_6" [src/dec.c:117]   --->   Operation 10016 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 91 <SV = 90> <Delay = 3.25>
ST_91 : Operation 10017 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 28" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10017 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 10018 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 29" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10018 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 10019 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_228, i8 %rk_addr_28" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10019 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_91 : Operation 10020 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_229, i8 %rk_addr_29" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10020 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_91 : Operation 10021 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 11" [src/dec.c:117]   --->   Operation 10021 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 10022 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_671, i4 %pt_addr_7" [src/dec.c:117]   --->   Operation 10022 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 10023 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 30" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10023 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 10024 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i8 %rk, i64 0, i64 31" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10024 'getelementptr' 'rk_addr_31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 10025 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_230, i8 %rk_addr_30" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10025 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_92 : Operation 10026 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_231, i8 %rk_addr_31" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10026 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_92 : Operation 10027 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 4" [src/dec.c:124]   --->   Operation 10027 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 10028 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_696, i4 %pt_addr_8" [src/dec.c:124]   --->   Operation 10028 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 10029 [1/1] (0.00ns)   --->   "%rk_addr_36 = getelementptr i8 %rk, i64 0, i64 36" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10029 'getelementptr' 'rk_addr_36' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 10030 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 37" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10030 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 10031 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_236, i8 %rk_addr_36" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10031 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_93 : Operation 10032 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_237, i8 %rk_addr_37" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10032 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_93 : Operation 10033 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 5" [src/dec.c:124]   --->   Operation 10033 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 10034 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_697, i4 %pt_addr_9" [src/dec.c:124]   --->   Operation 10034 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 10035 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i8 %rk, i64 0, i64 38" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10035 'getelementptr' 'rk_addr_38' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 10036 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i8 %rk, i64 0, i64 39" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10036 'getelementptr' 'rk_addr_39' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 10037 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_238, i8 %rk_addr_38" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10037 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_94 : Operation 10038 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_239, i8 %rk_addr_39" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10038 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_94 : Operation 10039 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 6" [src/dec.c:124]   --->   Operation 10039 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 10040 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_698, i4 %pt_addr_10" [src/dec.c:124]   --->   Operation 10040 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 10041 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i8 %rk, i64 0, i64 42" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10041 'getelementptr' 'rk_addr_42' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 10042 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_242, i8 %rk_addr_42" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10042 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_95 : Operation 10043 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i8 %rk, i64 0, i64 43" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10043 'getelementptr' 'rk_addr_43' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 10044 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_243, i8 %rk_addr_43" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10044 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_95 : Operation 10045 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 7" [src/dec.c:124]   --->   Operation 10045 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 10046 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_699, i4 %pt_addr_11" [src/dec.c:124]   --->   Operation 10046 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 96 <SV = 95> <Delay = 3.25>
ST_96 : Operation 10047 [1/1] (0.00ns)   --->   "%rk_addr_44 = getelementptr i8 %rk, i64 0, i64 44" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10047 'getelementptr' 'rk_addr_44' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 10048 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_244, i8 %rk_addr_44" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10048 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_96 : Operation 10049 [1/1] (0.00ns)   --->   "%rk_addr_45 = getelementptr i8 %rk, i64 0, i64 45" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10049 'getelementptr' 'rk_addr_45' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 10050 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_245, i8 %rk_addr_45" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10050 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_96 : Operation 10051 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [src/dec.c:124]   --->   Operation 10051 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 10052 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_700, i4 %pt_addr_12" [src/dec.c:124]   --->   Operation 10052 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 97 <SV = 96> <Delay = 3.25>
ST_97 : Operation 10053 [1/1] (0.00ns)   --->   "%rk_addr_46 = getelementptr i8 %rk, i64 0, i64 46" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10053 'getelementptr' 'rk_addr_46' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 10054 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_246, i8 %rk_addr_46" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10054 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 10055 [1/1] (0.00ns)   --->   "%rk_addr_47 = getelementptr i8 %rk, i64 0, i64 47" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10055 'getelementptr' 'rk_addr_47' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 10056 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_247, i8 %rk_addr_47" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10056 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_97 : Operation 10057 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [src/dec.c:124]   --->   Operation 10057 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 10058 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_701, i4 %pt_addr_13" [src/dec.c:124]   --->   Operation 10058 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 98 <SV = 97> <Delay = 3.25>
ST_98 : Operation 10059 [1/1] (0.00ns)   --->   "%rk_addr_53 = getelementptr i8 %rk, i64 0, i64 53" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10059 'getelementptr' 'rk_addr_53' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 10060 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_253, i8 %rk_addr_53" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10060 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_98 : Operation 10061 [1/1] (0.00ns)   --->   "%rk_addr_54 = getelementptr i8 %rk, i64 0, i64 54" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10061 'getelementptr' 'rk_addr_54' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 10062 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_254, i8 %rk_addr_54" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10062 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_98 : Operation 10063 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [src/dec.c:124]   --->   Operation 10063 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 10064 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_702, i4 %pt_addr_14" [src/dec.c:124]   --->   Operation 10064 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 99 <SV = 98> <Delay = 3.25>
ST_99 : Operation 10065 [1/1] (0.00ns)   --->   "%rk_addr_55 = getelementptr i8 %rk, i64 0, i64 55" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10065 'getelementptr' 'rk_addr_55' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 10066 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_255, i8 %rk_addr_55" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10066 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_99 : Operation 10067 [1/1] (0.00ns)   --->   "%rk_addr_57 = getelementptr i8 %rk, i64 0, i64 57" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10067 'getelementptr' 'rk_addr_57' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 10068 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_273, i8 %rk_addr_57" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10068 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_99 : Operation 10069 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [src/dec.c:124]   --->   Operation 10069 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 10070 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_703, i4 %pt_addr_15" [src/dec.c:124]   --->   Operation 10070 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 100 <SV = 99> <Delay = 3.25>
ST_100 : Operation 10071 [1/1] (0.00ns)   --->   "%rk_addr_58 = getelementptr i8 %rk, i64 0, i64 58" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10071 'getelementptr' 'rk_addr_58' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 10072 [1/1] (0.00ns)   --->   "%rk_addr_59 = getelementptr i8 %rk, i64 0, i64 59" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10072 'getelementptr' 'rk_addr_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 10073 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_274, i8 %rk_addr_58" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10073 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_100 : Operation 10074 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_275, i8 %rk_addr_59" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10074 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 101 <SV = 100> <Delay = 3.25>
ST_101 : Operation 10075 [1/1] (0.00ns)   --->   "%rk_addr_60 = getelementptr i8 %rk, i64 0, i64 60" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10075 'getelementptr' 'rk_addr_60' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 10076 [1/1] (0.00ns)   --->   "%rk_addr_61 = getelementptr i8 %rk, i64 0, i64 61" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10076 'getelementptr' 'rk_addr_61' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 10077 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_276, i8 %rk_addr_60" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10077 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_101 : Operation 10078 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_277, i8 %rk_addr_61" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10078 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 10079 [1/1] (0.00ns)   --->   "%rk_addr_62 = getelementptr i8 %rk, i64 0, i64 62" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10079 'getelementptr' 'rk_addr_62' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 10080 [1/1] (0.00ns)   --->   "%rk_addr_63 = getelementptr i8 %rk, i64 0, i64 63" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10080 'getelementptr' 'rk_addr_63' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 10081 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_278, i8 %rk_addr_62" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10081 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_102 : Operation 10082 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_279, i8 %rk_addr_63" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10082 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 103 <SV = 102> <Delay = 3.25>
ST_103 : Operation 10083 [1/1] (0.00ns)   --->   "%rk_addr_70 = getelementptr i8 %rk, i64 0, i64 70" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10083 'getelementptr' 'rk_addr_70' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 10084 [1/1] (0.00ns)   --->   "%rk_addr_71 = getelementptr i8 %rk, i64 0, i64 71" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10084 'getelementptr' 'rk_addr_71' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 10085 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_286, i8 %rk_addr_70" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10085 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_103 : Operation 10086 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_287, i8 %rk_addr_71" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10086 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 104 <SV = 103> <Delay = 3.25>
ST_104 : Operation 10087 [1/1] (0.00ns)   --->   "%rk_addr_72 = getelementptr i8 %rk, i64 0, i64 72" [src/dec.c:296->src/dec.c:330]   --->   Operation 10087 'getelementptr' 'rk_addr_72' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 10088 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_288, i8 %rk_addr_72" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10088 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_104 : Operation 10089 [1/1] (0.00ns)   --->   "%rk_addr_73 = getelementptr i8 %rk, i64 0, i64 73" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10089 'getelementptr' 'rk_addr_73' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 10090 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_289, i8 %rk_addr_73" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10090 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 105 <SV = 104> <Delay = 3.25>
ST_105 : Operation 10091 [1/1] (0.00ns)   --->   "%rk_addr_74 = getelementptr i8 %rk, i64 0, i64 74" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10091 'getelementptr' 'rk_addr_74' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 10092 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_290, i8 %rk_addr_74" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10092 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_105 : Operation 10093 [1/1] (0.00ns)   --->   "%rk_addr_75 = getelementptr i8 %rk, i64 0, i64 75" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10093 'getelementptr' 'rk_addr_75' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 10094 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_291, i8 %rk_addr_75" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10094 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 106 <SV = 105> <Delay = 3.25>
ST_106 : Operation 10095 [1/1] (0.00ns)   --->   "%rk_addr_76 = getelementptr i8 %rk, i64 0, i64 76" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10095 'getelementptr' 'rk_addr_76' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 10096 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_292, i8 %rk_addr_76" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10096 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_106 : Operation 10097 [1/1] (0.00ns)   --->   "%rk_addr_77 = getelementptr i8 %rk, i64 0, i64 77" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10097 'getelementptr' 'rk_addr_77' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 10098 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_293, i8 %rk_addr_77" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10098 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 107 <SV = 106> <Delay = 3.25>
ST_107 : Operation 10099 [1/1] (0.00ns)   --->   "%rk_addr_78 = getelementptr i8 %rk, i64 0, i64 78" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10099 'getelementptr' 'rk_addr_78' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 10100 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_294, i8 %rk_addr_78" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10100 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_107 : Operation 10101 [1/1] (0.00ns)   --->   "%rk_addr_79 = getelementptr i8 %rk, i64 0, i64 79" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10101 'getelementptr' 'rk_addr_79' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 10102 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_295, i8 %rk_addr_79" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10102 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 108 <SV = 107> <Delay = 3.25>
ST_108 : Operation 10103 [1/1] (0.00ns)   --->   "%rk_addr_87 = getelementptr i8 %rk, i64 0, i64 87" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10103 'getelementptr' 'rk_addr_87' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 10104 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_303, i8 %rk_addr_87" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10104 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_108 : Operation 10105 [1/1] (0.00ns)   --->   "%rk_addr_88 = getelementptr i8 %rk, i64 0, i64 88" [src/dec.c:296->src/dec.c:330]   --->   Operation 10105 'getelementptr' 'rk_addr_88' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 10106 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_320, i8 %rk_addr_88" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10106 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 109 <SV = 108> <Delay = 3.25>
ST_109 : Operation 10107 [1/1] (0.00ns)   --->   "%rk_addr_89 = getelementptr i8 %rk, i64 0, i64 89" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10107 'getelementptr' 'rk_addr_89' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 10108 [1/1] (0.00ns)   --->   "%rk_addr_90 = getelementptr i8 %rk, i64 0, i64 90" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10108 'getelementptr' 'rk_addr_90' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 10109 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_321, i8 %rk_addr_89" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10109 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_109 : Operation 10110 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_322, i8 %rk_addr_90" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10110 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 110 <SV = 109> <Delay = 3.25>
ST_110 : Operation 10111 [1/1] (0.00ns)   --->   "%rk_addr_91 = getelementptr i8 %rk, i64 0, i64 91" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10111 'getelementptr' 'rk_addr_91' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 10112 [1/1] (0.00ns)   --->   "%rk_addr_92 = getelementptr i8 %rk, i64 0, i64 92" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10112 'getelementptr' 'rk_addr_92' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 10113 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_323, i8 %rk_addr_91" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10113 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_110 : Operation 10114 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_324, i8 %rk_addr_92" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10114 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 111 <SV = 110> <Delay = 3.25>
ST_111 : Operation 10115 [1/1] (0.00ns)   --->   "%rk_addr_93 = getelementptr i8 %rk, i64 0, i64 93" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10115 'getelementptr' 'rk_addr_93' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 10116 [1/1] (0.00ns)   --->   "%rk_addr_94 = getelementptr i8 %rk, i64 0, i64 94" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10116 'getelementptr' 'rk_addr_94' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 10117 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_325, i8 %rk_addr_93" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10117 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_111 : Operation 10118 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_326, i8 %rk_addr_94" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10118 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 112 <SV = 111> <Delay = 3.25>
ST_112 : Operation 10119 [1/1] (0.00ns)   --->   "%rk_addr_95 = getelementptr i8 %rk, i64 0, i64 95" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10119 'getelementptr' 'rk_addr_95' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 10120 [1/1] (0.00ns)   --->   "%rk_addr_96 = getelementptr i8 %rk, i64 0, i64 96" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10120 'getelementptr' 'rk_addr_96' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 10121 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_327, i8 %rk_addr_95" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10121 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_112 : Operation 10122 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_328, i8 %rk_addr_96" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10122 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 113 <SV = 112> <Delay = 3.25>
ST_113 : Operation 10123 [1/1] (0.00ns)   --->   "%rk_addr_104 = getelementptr i8 %rk, i64 0, i64 104" [src/dec.c:296->src/dec.c:330]   --->   Operation 10123 'getelementptr' 'rk_addr_104' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 10124 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_336, i8 %rk_addr_104" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10124 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_113 : Operation 10125 [1/1] (0.00ns)   --->   "%rk_addr_105 = getelementptr i8 %rk, i64 0, i64 105" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10125 'getelementptr' 'rk_addr_105' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 10126 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_337, i8 %rk_addr_105" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10126 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 114 <SV = 113> <Delay = 3.25>
ST_114 : Operation 10127 [1/1] (0.00ns)   --->   "%rk_addr_106 = getelementptr i8 %rk, i64 0, i64 106" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10127 'getelementptr' 'rk_addr_106' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 10128 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_338, i8 %rk_addr_106" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10128 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_114 : Operation 10129 [1/1] (0.00ns)   --->   "%rk_addr_107 = getelementptr i8 %rk, i64 0, i64 107" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10129 'getelementptr' 'rk_addr_107' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 10130 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_339, i8 %rk_addr_107" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10130 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 115 <SV = 114> <Delay = 3.25>
ST_115 : Operation 10131 [1/1] (0.00ns)   --->   "%rk_addr_108 = getelementptr i8 %rk, i64 0, i64 108" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10131 'getelementptr' 'rk_addr_108' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 10132 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_340, i8 %rk_addr_108" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10132 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_115 : Operation 10133 [1/1] (0.00ns)   --->   "%rk_addr_109 = getelementptr i8 %rk, i64 0, i64 109" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10133 'getelementptr' 'rk_addr_109' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 10134 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_341, i8 %rk_addr_109" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10134 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 116 <SV = 115> <Delay = 3.25>
ST_116 : Operation 10135 [1/1] (0.00ns)   --->   "%rk_addr_110 = getelementptr i8 %rk, i64 0, i64 110" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10135 'getelementptr' 'rk_addr_110' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 10136 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_342, i8 %rk_addr_110" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10136 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_116 : Operation 10137 [1/1] (0.00ns)   --->   "%rk_addr_111 = getelementptr i8 %rk, i64 0, i64 111" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10137 'getelementptr' 'rk_addr_111' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 10138 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_343, i8 %rk_addr_111" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10138 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 117 <SV = 116> <Delay = 3.25>
ST_117 : Operation 10139 [1/1] (0.00ns)   --->   "%rk_addr_112 = getelementptr i8 %rk, i64 0, i64 112" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10139 'getelementptr' 'rk_addr_112' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 10140 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_344, i8 %rk_addr_112" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10140 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_117 : Operation 10141 [1/1] (0.00ns)   --->   "%rk_addr_113 = getelementptr i8 %rk, i64 0, i64 113" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10141 'getelementptr' 'rk_addr_113' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 10142 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_345, i8 %rk_addr_113" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10142 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 10143 [1/1] (0.00ns)   --->   "%rk_addr_120 = getelementptr i8 %rk, i64 0, i64 120" [src/dec.c:296->src/dec.c:330]   --->   Operation 10143 'getelementptr' 'rk_addr_120' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 10144 [1/1] (0.00ns)   --->   "%rk_addr_121 = getelementptr i8 %rk, i64 0, i64 121" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10144 'getelementptr' 'rk_addr_121' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 10145 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_368, i8 %rk_addr_120" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10145 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_118 : Operation 10146 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_369, i8 %rk_addr_121" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10146 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 119 <SV = 118> <Delay = 3.25>
ST_119 : Operation 10147 [1/1] (0.00ns)   --->   "%rk_addr_122 = getelementptr i8 %rk, i64 0, i64 122" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10147 'getelementptr' 'rk_addr_122' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 10148 [1/1] (0.00ns)   --->   "%rk_addr_123 = getelementptr i8 %rk, i64 0, i64 123" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10148 'getelementptr' 'rk_addr_123' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 10149 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_370, i8 %rk_addr_122" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10149 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_119 : Operation 10150 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_371, i8 %rk_addr_123" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10150 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 120 <SV = 119> <Delay = 3.25>
ST_120 : Operation 10151 [1/1] (0.00ns)   --->   "%rk_addr_124 = getelementptr i8 %rk, i64 0, i64 124" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10151 'getelementptr' 'rk_addr_124' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 10152 [1/1] (0.00ns)   --->   "%rk_addr_125 = getelementptr i8 %rk, i64 0, i64 125" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10152 'getelementptr' 'rk_addr_125' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 10153 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_372, i8 %rk_addr_124" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10153 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_120 : Operation 10154 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_373, i8 %rk_addr_125" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10154 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 121 <SV = 120> <Delay = 3.25>
ST_121 : Operation 10155 [1/1] (0.00ns)   --->   "%rk_addr_126 = getelementptr i8 %rk, i64 0, i64 126" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10155 'getelementptr' 'rk_addr_126' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 10156 [1/1] (0.00ns)   --->   "%rk_addr_128 = getelementptr i8 %rk, i64 0, i64 128" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10156 'getelementptr' 'rk_addr_128' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 10157 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_374, i8 %rk_addr_126" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10157 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_121 : Operation 10158 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_376, i8 %rk_addr_128" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10158 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 122 <SV = 121> <Delay = 3.25>
ST_122 : Operation 10159 [1/1] (0.00ns)   --->   "%rk_addr_129 = getelementptr i8 %rk, i64 0, i64 129" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10159 'getelementptr' 'rk_addr_129' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 10160 [1/1] (0.00ns)   --->   "%rk_addr_130 = getelementptr i8 %rk, i64 0, i64 130" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10160 'getelementptr' 'rk_addr_130' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 10161 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_377, i8 %rk_addr_129" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10161 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_122 : Operation 10162 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_378, i8 %rk_addr_130" [src/dec.c:124->src/dec.c:293->src/dec.c:330]   --->   Operation 10162 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 123 <SV = 122> <Delay = 3.25>
ST_123 : Operation 10163 [1/1] (0.00ns)   --->   "%rk_addr_136 = getelementptr i8 %rk, i64 0, i64 136" [src/dec.c:296->src/dec.c:330]   --->   Operation 10163 'getelementptr' 'rk_addr_136' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 10164 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_384, i8 %rk_addr_136" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10164 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_123 : Operation 10165 [1/1] (0.00ns)   --->   "%rk_addr_137 = getelementptr i8 %rk, i64 0, i64 137" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10165 'getelementptr' 'rk_addr_137' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 10166 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_385, i8 %rk_addr_137" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10166 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 124 <SV = 123> <Delay = 3.25>
ST_124 : Operation 10167 [1/1] (0.00ns)   --->   "%rk_addr_138 = getelementptr i8 %rk, i64 0, i64 138" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10167 'getelementptr' 'rk_addr_138' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 10168 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_386, i8 %rk_addr_138" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10168 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_124 : Operation 10169 [1/1] (0.00ns)   --->   "%rk_addr_139 = getelementptr i8 %rk, i64 0, i64 139" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10169 'getelementptr' 'rk_addr_139' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 10170 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_387, i8 %rk_addr_139" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10170 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 125 <SV = 124> <Delay = 3.25>
ST_125 : Operation 10171 [1/1] (0.00ns)   --->   "%rk_addr_140 = getelementptr i8 %rk, i64 0, i64 140" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10171 'getelementptr' 'rk_addr_140' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 10172 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_388, i8 %rk_addr_140" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10172 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_125 : Operation 10173 [1/1] (0.00ns)   --->   "%rk_addr_141 = getelementptr i8 %rk, i64 0, i64 141" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10173 'getelementptr' 'rk_addr_141' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 10174 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_389, i8 %rk_addr_141" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10174 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 126 <SV = 125> <Delay = 3.25>
ST_126 : Operation 10175 [1/1] (0.00ns)   --->   "%rk_addr_144 = getelementptr i8 %rk, i64 0, i64 144" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10175 'getelementptr' 'rk_addr_144' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 10176 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_392, i8 %rk_addr_144" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10176 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_126 : Operation 10177 [1/1] (0.00ns)   --->   "%rk_addr_145 = getelementptr i8 %rk, i64 0, i64 145" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10177 'getelementptr' 'rk_addr_145' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 10178 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_393, i8 %rk_addr_145" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10178 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 127 <SV = 126> <Delay = 3.25>
ST_127 : Operation 10179 [1/1] (0.00ns)   --->   "%spectopmodule_ln324 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/dec.c:324]   --->   Operation 10179 'spectopmodule' 'spectopmodule_ln324' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ct, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10182 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %ct, i64 666, i64 207, i64 1"   --->   Operation 10182 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ct"   --->   Operation 10183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %skey, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %skey, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10186 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %skey, i64 666, i64 207, i64 1"   --->   Operation 10186 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %skey"   --->   Operation 10187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10190 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 10190 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 10191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10193 [1/1] (0.00ns)   --->   "%rk_addr_146 = getelementptr i8 %rk, i64 0, i64 146" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10193 'getelementptr' 'rk_addr_146' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10194 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_394, i8 %rk_addr_146" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10194 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_127 : Operation 10195 [1/1] (0.00ns)   --->   "%rk_addr_147 = getelementptr i8 %rk, i64 0, i64 147" [src/dec.c:121->src/dec.c:291->src/dec.c:330]   --->   Operation 10195 'getelementptr' 'rk_addr_147' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 10196 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_395, i8 %rk_addr_147" [src/dec.c:124->src/dec.c:291->src/dec.c:330]   --->   Operation 10196 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_127 : Operation 10197 [1/1] (0.00ns)   --->   "%ret_ln333 = ret" [src/dec.c:333]   --->   Operation 10197 'ret' 'ret_ln333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('skey_addr', src/dec.c:117->src/dec.c:192) [22]  (0 ns)
	'load' operation ('skey_load', src/dec.c:117->src/dec.c:192) on array 'skey' [23]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load', src/dec.c:117->src/dec.c:192) on array 'skey' [23]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_1', src/dec.c:117->src/dec.c:192) on array 'skey' [25]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_2', src/dec.c:117->src/dec.c:192) on array 'skey' [27]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_3', src/dec.c:117->src/dec.c:192) on array 'skey' [29]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_4', src/dec.c:117->src/dec.c:192) on array 'skey' [31]  (2.32 ns)

 <State 7>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124', src/dec.c:124) [54]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr', src/dec.c:150->src/dec.c:194) [59]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:194) on array 'clefia_s0' [60]  (3.25 ns)

 <State 8>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:194) on array 'clefia_s0' [66]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [84]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [96]  (1.25 ns)
	'xor' operation ('xor_ln124_256', src/dec.c:124) [219]  (0 ns)
	'xor' operation ('xor_ln124_4', src/dec.c:124) [234]  (0.99 ns)

 <State 9>: 3.31ns
The critical path consists of the following:
	'load' operation ('skey_load_7', src/dec.c:117->src/dec.c:192) on array 'skey' [37]  (2.32 ns)
	'xor' operation ('xor_ln124_707', src/dec.c:124) [337]  (0 ns)
	'xor' operation ('xor_ln124_712', src/dec.c:124) [346]  (0 ns)
	'xor' operation ('xor_ln124_7', src/dec.c:124) [361]  (0.99 ns)

 <State 10>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_16', src/dec.c:124) [640]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_4', src/dec.c:150->src/dec.c:194) [645]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:194) on array 'clefia_s0' [646]  (3.25 ns)

 <State 11>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:194) on array 'clefia_s0' [652]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [667]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [675]  (1.25 ns)
	'xor' operation ('xor_ln124_812', src/dec.c:124) [749]  (0 ns)
	'xor' operation ('xor_ln124_20', src/dec.c:124) [756]  (0.99 ns)

 <State 12>: 3.31ns
The critical path consists of the following:
	'load' operation ('skey_load_10', src/dec.c:117->src/dec.c:192) on array 'skey' [43]  (2.32 ns)
	'xor' operation ('xor_ln124_831', src/dec.c:124) [780]  (0 ns)
	'xor' operation ('xor_ln124_833', src/dec.c:124) [783]  (0 ns)
	'xor' operation ('xor_ln124_22', src/dec.c:124) [790]  (0.99 ns)

 <State 13>: 3.31ns
The critical path consists of the following:
	'load' operation ('skey_load_11', src/dec.c:117->src/dec.c:192) on array 'skey' [45]  (2.32 ns)
	'xor' operation ('xor_ln124_839', src/dec.c:124) [792]  (0 ns)
	'xor' operation ('xor_ln124_841', src/dec.c:124) [795]  (0 ns)
	'xor' operation ('xor_ln124_23', src/dec.c:124) [801]  (0.99 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey_load_12', src/dec.c:117->src/dec.c:192) on array 'skey' [47]  (2.32 ns)

 <State 15>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_8', src/dec.c:124) [362]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_2', src/dec.c:173->src/dec.c:195) [367]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [368]  (3.25 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [368]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [449]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [458]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [464]  (1.25 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [371]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [380]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [389]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [395]  (1.25 ns)

 <State 18>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_25', src/dec.c:124) [803]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_6', src/dec.c:174->src/dec.c:195) [810]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [811]  (3.25 ns)

 <State 19>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [811]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [820]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [826]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [832]  (1.25 ns)

 <State 20>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [808]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [866]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [872]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [878]  (1.25 ns)

 <State 21>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_858', src/dec.c:124) [912]  (0 ns)
	'xor' operation ('xor_ln124_29', src/dec.c:124) [913]  (0.99 ns)
	'xor' operation ('xor_ln124_41', src/dec.c:124) [1179]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_10', src/dec.c:174->src/dec.c:195) [1186]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [1187]  (3.25 ns)

 <State 22>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [1187]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [1196]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1207]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1213]  (1.25 ns)

 <State 23>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [1184]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [1267]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1278]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1284]  (1.25 ns)

 <State 24>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_1003', src/dec.c:124) [1395]  (0 ns)
	'xor' operation ('xor_ln124_1010', src/dec.c:124) [1408]  (0 ns)
	'xor' operation ('xor_ln124_45', src/dec.c:124) [1435]  (0.99 ns)
	'xor' operation ('xor_ln124_57', src/dec.c:124) [1609]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_14', src/dec.c:174->src/dec.c:195) [1616]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [1617]  (3.25 ns)

 <State 25>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [1617]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [1626]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1633]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1639]  (1.25 ns)

 <State 26>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [1614]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [1681]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1688]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [1694]  (1.25 ns)

 <State 27>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_72', src/dec.c:124) [2102]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_18', src/dec.c:173->src/dec.c:195) [2107]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [2108]  (3.25 ns)

 <State 28>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [2108]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2189]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2198]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2204]  (1.25 ns)

 <State 29>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [2111]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2120]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2129]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2135]  (1.25 ns)

 <State 30>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_89', src/dec.c:124) [2543]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_22', src/dec.c:174->src/dec.c:195) [2550]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [2551]  (3.25 ns)

 <State 31>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [2551]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2560]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2566]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2572]  (1.25 ns)

 <State 32>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [2548]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2606]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2612]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2618]  (1.25 ns)

 <State 33>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_1433', src/dec.c:124) [2649]  (0 ns)
	'xor' operation ('xor_ln124_1434', src/dec.c:124) [2650]  (0 ns)
	'xor' operation ('xor_ln124_93', src/dec.c:124) [2653]  (0.99 ns)
	'xor' operation ('xor_ln124_105', src/dec.c:124) [2919]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_26', src/dec.c:174->src/dec.c:195) [2926]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [2927]  (3.25 ns)

 <State 34>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [2927]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2936]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2947]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2953]  (1.25 ns)

 <State 35>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [2924]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3007]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3018]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3024]  (1.25 ns)

 <State 36>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:194) on array 'clefia_s0' [2392]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [2407]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [2415]  (1.25 ns)
	'xor' operation ('xor_ln124_1373', src/dec.c:124) [2468]  (0 ns)
	'xor' operation ('xor_ln124_1377', src/dec.c:124) [2475]  (0 ns)
	'xor' operation ('xor_ln124_84', src/dec.c:124) [2496]  (0.99 ns)

 <State 37>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [3357]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3366]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3373]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3379]  (1.25 ns)

 <State 38>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [3354]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3421]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3428]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3434]  (1.25 ns)

 <State 39>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_112', src/dec.c:124) [3250]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_28', src/dec.c:150->src/dec.c:194) [3255]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:194) on array 'clefia_s0' [3256]  (3.25 ns)

 <State 40>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [3848]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3929]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3938]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3944]  (1.25 ns)

 <State 41>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [3851]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3860]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3869]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3875]  (1.25 ns)

 <State 42>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:194) on array 'clefia_s0' [3546]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [3564]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [3576]  (1.25 ns)
	'xor' operation ('xor_ln124_1734', src/dec.c:124) [3656]  (0 ns)
	'xor' operation ('xor_ln124_1742', src/dec.c:124) [3671]  (0 ns)
	'xor' operation ('xor_ln124_132', src/dec.c:124) [3714]  (0.99 ns)

 <State 43>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [4291]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [4300]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4306]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4312]  (1.25 ns)

 <State 44>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [4288]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [4346]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4352]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4358]  (1.25 ns)

 <State 45>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2011', src/dec.c:124) [4389]  (0 ns)
	'xor' operation ('xor_ln124_2012', src/dec.c:124) [4390]  (0 ns)
	'xor' operation ('xor_ln124_157', src/dec.c:124) [4393]  (0.99 ns)
	'xor' operation ('xor_ln124_169', src/dec.c:124) [4674]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_42', src/dec.c:174->src/dec.c:195) [4681]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [4682]  (3.25 ns)

 <State 46>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [4682]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [4691]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4707]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4713]  (1.25 ns)

 <State 47>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [4679]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [4773]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4788]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [4794]  (1.25 ns)

 <State 48>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_192', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5352]  (0.99 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_192', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5353]  (3.25 ns)

 <State 49>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2181', src/dec.c:124) [4912]  (0 ns)
	'xor' operation ('xor_ln124_2188', src/dec.c:124) [4925]  (0 ns)
	'xor' operation ('xor_ln124_173', src/dec.c:124) [4952]  (0.99 ns)
	'xor' operation ('xor_ln124_185', src/dec.c:124) [5141]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_46', src/dec.c:174->src/dec.c:195) [5148]  (0 ns)
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [5149]  (3.25 ns)

 <State 50>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:195) on array 'clefia_s0' [5149]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [5158]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [5166]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [5172]  (1.25 ns)

 <State 51>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:173->src/dec.c:195) on array 'clefia_s1' [5146]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [5216]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [5223]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [5229]  (1.25 ns)

 <State 52>: 6.22ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2287', src/dec.c:124) [5125]  (0 ns)
	'xor' operation ('xor_ln124_2288', src/dec.c:124) [5126]  (0 ns)
	'xor' operation ('xor_ln124_181', src/dec.c:124) [5129]  (0.99 ns)
	'xor' operation ('xor_ln124_392', src/dec.c:124->src/dec.c:291->src/dec.c:330) [6172]  (0.99 ns)
	'xor' operation ('xor_ln124_408', src/dec.c:124) [6248]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_48', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [6253]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6254]  (3.25 ns)

 <State 53>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6260]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [6272]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6278]  (1.25 ns)
	'xor' operation ('xor_ln124_2423', src/dec.c:124) [6314]  (0 ns)
	'xor' operation ('xor_ln124_2425', src/dec.c:124) [6316]  (0 ns)
	'xor' operation ('xor_ln124_412', src/dec.c:124) [6317]  (0.99 ns)

 <State 54>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_388', src/dec.c:124->src/dec.c:291->src/dec.c:330) [6160]  (0.99 ns)
	'xor' operation ('xor_ln124_432', src/dec.c:124) [6532]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_54', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [6537]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [6538]  (3.25 ns)

 <State 55>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6541]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [6550]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6556]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6562]  (1.25 ns)

 <State 56>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2413', src/dec.c:124->src/dec.c:293->src/dec.c:330) [6089]  (0 ns)
	'xor' operation ('xor_ln124_376', src/dec.c:124->src/dec.c:293->src/dec.c:330) [6090]  (0.99 ns)
	'xor' operation ('xor_ln124_440', src/dec.c:124) [6640]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_56', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [6645]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6646]  (3.25 ns)

 <State 57>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6652]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [6664]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6670]  (1.25 ns)
	'xor' operation ('xor_ln124_2493', src/dec.c:124) [6704]  (0 ns)
	'xor' operation ('xor_ln124_2494', src/dec.c:124) [6705]  (0 ns)
	'xor' operation ('xor_ln124_444', src/dec.c:124) [6708]  (0.99 ns)

 <State 58>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_348', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5997]  (0.99 ns)
	'xor' operation ('xor_ln124_480', src/dec.c:124) [7108]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_66', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [7113]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [7114]  (3.25 ns)

 <State 59>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [6925]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [6934]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6940]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [6946]  (1.25 ns)

 <State 60>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_344', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5985]  (0.99 ns)
	'xor' operation ('xor_ln124_472', src/dec.c:124) [7024]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_64', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [7029]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7030]  (3.25 ns)

 <State 61>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7036]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [7048]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7054]  (1.25 ns)
	'xor' operation ('xor_ln124_2557', src/dec.c:124) [7088]  (0 ns)
	'xor' operation ('xor_ln124_2558', src/dec.c:124) [7089]  (0 ns)
	'xor' operation ('xor_ln124_476', src/dec.c:124) [7092]  (0.99 ns)

 <State 62>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_340', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5973]  (0.99 ns)
	'xor' operation ('xor_ln124_496', src/dec.c:124) [7300]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_70', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [7305]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [7306]  (3.25 ns)

 <State 63>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7309]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [7318]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7324]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7330]  (1.25 ns)

 <State 64>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2605', src/dec.c:124) [7388]  (0 ns)
	'xor' operation ('xor_ln124_2606', src/dec.c:124) [7389]  (0 ns)
	'xor' operation ('xor_ln124_500', src/dec.c:124) [7392]  (0.99 ns)
	'xor' operation ('xor_ln124_504', src/dec.c:124) [7408]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_72', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [7413]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7414]  (3.25 ns)

 <State 65>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7420]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [7432]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7438]  (1.25 ns)
	'xor' operation ('xor_ln124_2621', src/dec.c:124) [7472]  (0 ns)
	'xor' operation ('xor_ln124_2622', src/dec.c:124) [7473]  (0 ns)
	'xor' operation ('xor_ln124_508', src/dec.c:124) [7476]  (0.99 ns)

 <State 66>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_300', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5798]  (0.99 ns)
	'xor' operation ('xor_ln124_544', src/dec.c:124) [7876]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_82', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [7881]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [7882]  (3.25 ns)

 <State 67>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7693]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [7702]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7708]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7714]  (1.25 ns)

 <State 68>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_296', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5786]  (0.99 ns)
	'xor' operation ('xor_ln124_536', src/dec.c:124) [7792]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_80', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [7797]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7798]  (3.25 ns)

 <State 69>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [7804]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [7816]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [7822]  (1.25 ns)
	'xor' operation ('xor_ln124_2685', src/dec.c:124) [7856]  (0 ns)
	'xor' operation ('xor_ln124_2686', src/dec.c:124) [7857]  (0 ns)
	'xor' operation ('xor_ln124_540', src/dec.c:124) [7860]  (0.99 ns)

 <State 70>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_292', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5774]  (0.99 ns)
	'xor' operation ('xor_ln124_560', src/dec.c:124) [8068]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_86', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [8073]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [8074]  (3.25 ns)

 <State 71>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8077]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8086]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8092]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8098]  (1.25 ns)

 <State 72>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2733', src/dec.c:124) [8156]  (0 ns)
	'xor' operation ('xor_ln124_2734', src/dec.c:124) [8157]  (0 ns)
	'xor' operation ('xor_ln124_564', src/dec.c:124) [8160]  (0.99 ns)
	'xor' operation ('xor_ln124_568', src/dec.c:124) [8176]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_88', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [8181]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8182]  (3.25 ns)

 <State 73>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8188]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8200]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8206]  (1.25 ns)
	'xor' operation ('xor_ln124_2749', src/dec.c:124) [8240]  (0 ns)
	'xor' operation ('xor_ln124_2750', src/dec.c:124) [8241]  (0 ns)
	'xor' operation ('xor_ln124_572', src/dec.c:124) [8244]  (0.99 ns)

 <State 74>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_254', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5602]  (0.99 ns)
	'xor' operation ('xor_ln124_610', src/dec.c:124) [8646]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_99', src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331) [8655]  (0 ns)
	'load' operation ('z', src/dec.c:175->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [8656]  (3.25 ns)

 <State 75>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8461]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8470]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8476]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8482]  (1.25 ns)

 <State 76>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2797', src/dec.c:124) [8540]  (0 ns)
	'xor' operation ('xor_ln124_2798', src/dec.c:124) [8541]  (0 ns)
	'xor' operation ('xor_ln124_596', src/dec.c:124) [8544]  (0.99 ns)
	'xor' operation ('xor_ln124_600', src/dec.c:124) [8560]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_96', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [8565]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8566]  (3.25 ns)

 <State 77>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8572]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8584]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8590]  (1.25 ns)
	'xor' operation ('xor_ln124_2813', src/dec.c:124) [8624]  (0 ns)
	'xor' operation ('xor_ln124_2814', src/dec.c:124) [8625]  (0 ns)
	'xor' operation ('xor_ln124_604', src/dec.c:124) [8628]  (0.99 ns)

 <State 78>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_244', src/dec.c:124->src/dec.c:291->src/dec.c:330) [5572]  (0.99 ns)
	'xor' operation ('xor_ln124_624', src/dec.c:124) [8836]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_102', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [8841]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [8842]  (3.25 ns)

 <State 79>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8845]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8854]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8860]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8866]  (1.25 ns)

 <State 80>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2863', src/dec.c:124) [8926]  (0 ns)
	'xor' operation ('xor_ln124_2864', src/dec.c:124) [8927]  (0 ns)
	'xor' operation ('xor_ln124_628', src/dec.c:124) [8928]  (0.99 ns)
	'xor' operation ('xor_ln124_632', src/dec.c:124) [8944]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_104', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [8949]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8950]  (3.25 ns)

 <State 81>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [8956]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [8968]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [8974]  (1.25 ns)
	'xor' operation ('xor_ln124_2877', src/dec.c:124) [9008]  (0 ns)
	'xor' operation ('xor_ln124_2878', src/dec.c:124) [9009]  (0 ns)
	'xor' operation ('xor_ln124_636', src/dec.c:124) [9012]  (0.99 ns)

 <State 82>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_656', src/dec.c:124) [9220]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_110', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [9225]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [9226]  (3.25 ns)

 <State 83>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [9229]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [9238]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [9244]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [9250]  (1.25 ns)

 <State 84>: 5.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_2925', src/dec.c:124) [9308]  (0 ns)
	'xor' operation ('xor_ln124_2926', src/dec.c:124) [9309]  (0 ns)
	'xor' operation ('xor_ln124_660', src/dec.c:124) [9312]  (0.99 ns)
	'xor' operation ('xor_ln124_664', src/dec.c:124) [9329]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr_112', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) [9337]  (0 ns)
	'load' operation ('z', src/dec.c:150->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [9338]  (3.25 ns)

 <State 85>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:152->src/dec.c:212->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [9344]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [9356]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [9362]  (1.25 ns)
	'xor' operation ('xor_ln124_2941', src/dec.c:124) [9396]  (0 ns)
	'xor' operation ('xor_ln124_2942', src/dec.c:124) [9397]  (0 ns)
	'xor' operation ('xor_ln124_668', src/dec.c:124) [9400]  (0.99 ns)

 <State 86>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124_688', src/dec.c:124) [9597]  (0.99 ns)
	'getelementptr' operation ('clefia_s1_addr_118', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) [9605]  (0 ns)
	'load' operation ('z', src/dec.c:173->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s1' [9606]  (3.25 ns)

 <State 87>: 7ns
The critical path consists of the following:
	'load' operation ('z', src/dec.c:174->src/dec.c:213->src/dec.c:311->src/dec.c:331) on array 'clefia_s0' [9609]  (3.25 ns)
	'select' operation ('x', src/dec.c:131) [9618]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [9624]  (1.25 ns)
	'select' operation ('x', src/dec.c:131) [9630]  (1.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6168]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_391', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6170]  (3.25 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6186]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_397', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6188]  (3.25 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5451]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_227', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5475]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5452]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_228', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5478]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5454]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_230', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5484]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5460]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_236', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5502]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5462]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_238', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5508]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5565]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_242', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5567]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5571]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_244', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5573]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5577]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_246', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5579]  (3.25 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5598]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_253', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5600]  (3.25 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5604]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_255', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5606]  (3.25 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5653]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_274', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5675]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5655]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_276', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5681]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5657]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_278', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5687]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5665]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_286', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5711]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:296->src/dec.c:330) [5761]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_288', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5763]  (3.25 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5767]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_290', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5769]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5773]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_292', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5775]  (3.25 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5779]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_294', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5781]  (3.25 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5806]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_303', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5808]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5853]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_321', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5873]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5855]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_323', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5879]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5857]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_325', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5885]  (3.25 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5859]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_327', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [5891]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:296->src/dec.c:330) [5960]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_336', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5962]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5966]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_338', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5968]  (3.25 ns)

 <State 115>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5972]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_340', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5974]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5978]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_342', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5980]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [5984]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_344', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [5986]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:296->src/dec.c:330) [6049]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_368', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [6067]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6051]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_370', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [6073]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6053]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_372', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [6079]  (3.25 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6055]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_374', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [6085]  (3.25 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6058]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:293->src/dec.c:330) of variable 'xor_ln124_377', src/dec.c:124->src/dec.c:293->src/dec.c:330 on array 'rk', src/dec.c:326 [6094]  (3.25 ns)

 <State 123>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:296->src/dec.c:330) [6147]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_384', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6149]  (3.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6153]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_386', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6155]  (3.25 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6159]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_388', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6161]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6171]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_392', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6173]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst', src/dec.c:121->src/dec.c:291->src/dec.c:330) [6177]  (0 ns)
	'store' operation ('store_ln124', src/dec.c:124->src/dec.c:291->src/dec.c:330) of variable 'xor_ln124_394', src/dec.c:124->src/dec.c:291->src/dec.c:330 on array 'rk', src/dec.c:326 [6179]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
