
.\lib\bin\hc32l110_ddl_core.o:     file format elf32-littlearm


Disassembly of section .text.peripheral_set_enabled:

00000000 <peripheral_set_enabled>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	4b03      	ldr	r3, [pc, #12]	; (18 <peripheral_set_enabled+0x18>)
   a:	687a      	ldr	r2, [r7, #4]
   c:	621a      	str	r2, [r3, #32]
   e:	46c0      	nop			; (mov r8, r8)
  10:	46bd      	mov	sp, r7
  12:	b002      	add	sp, #8
  14:	bd80      	pop	{r7, pc}
  16:	46c0      	nop			; (mov r8, r8)
  18:	40002000 	.word	0x40002000

Disassembly of section .text.peripheral_get_enabled:

00000000 <peripheral_get_enabled>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	4b02      	ldr	r3, [pc, #8]	; (10 <peripheral_get_enabled+0x10>)
   6:	6a1b      	ldr	r3, [r3, #32]
   8:	0018      	movs	r0, r3
   a:	46bd      	mov	sp, r7
   c:	bd80      	pop	{r7, pc}
   e:	46c0      	nop			; (mov r8, r8)
  10:	40002000 	.word	0x40002000

Disassembly of section .text.nvic_clear_interrupt:

00000000 <nvic_clear_interrupt>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	0002      	movs	r2, r0
   8:	1dfb      	adds	r3, r7, #7
   a:	701a      	strb	r2, [r3, #0]
   c:	1dfb      	adds	r3, r7, #7
   e:	781b      	ldrb	r3, [r3, #0]
  10:	2b7f      	cmp	r3, #127	; 0x7f
  12:	d80a      	bhi.n	2a <nvic_clear_interrupt+0x2a>
  14:	1dfb      	adds	r3, r7, #7
  16:	781b      	ldrb	r3, [r3, #0]
  18:	001a      	movs	r2, r3
  1a:	231f      	movs	r3, #31
  1c:	4013      	ands	r3, r2
  1e:	4905      	ldr	r1, [pc, #20]	; (34 <nvic_clear_interrupt+0x34>)
  20:	2201      	movs	r2, #1
  22:	409a      	lsls	r2, r3
  24:	23c0      	movs	r3, #192	; 0xc0
  26:	005b      	lsls	r3, r3, #1
  28:	50ca      	str	r2, [r1, r3]
  2a:	46c0      	nop			; (mov r8, r8)
  2c:	46bd      	mov	sp, r7
  2e:	b002      	add	sp, #8
  30:	bd80      	pop	{r7, pc}
  32:	46c0      	nop			; (mov r8, r8)
  34:	e000e100 	.word	0xe000e100

Disassembly of section .text.nvic_set_interrupt_priority:

00000000 <nvic_set_interrupt_priority>:
   0:	b590      	push	{r4, r7, lr}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	0002      	movs	r2, r0
   8:	6039      	str	r1, [r7, #0]
   a:	1dfb      	adds	r3, r7, #7
   c:	701a      	strb	r2, [r3, #0]
   e:	1dfb      	adds	r3, r7, #7
  10:	781b      	ldrb	r3, [r3, #0]
  12:	2b7f      	cmp	r3, #127	; 0x7f
  14:	d828      	bhi.n	68 <nvic_set_interrupt_priority+0x68>
  16:	4a2f      	ldr	r2, [pc, #188]	; (d4 <nvic_set_interrupt_priority+0xd4>)
  18:	1dfb      	adds	r3, r7, #7
  1a:	781b      	ldrb	r3, [r3, #0]
  1c:	b25b      	sxtb	r3, r3
  1e:	089b      	lsrs	r3, r3, #2
  20:	33c0      	adds	r3, #192	; 0xc0
  22:	009b      	lsls	r3, r3, #2
  24:	589b      	ldr	r3, [r3, r2]
  26:	1dfa      	adds	r2, r7, #7
  28:	7812      	ldrb	r2, [r2, #0]
  2a:	0011      	movs	r1, r2
  2c:	2203      	movs	r2, #3
  2e:	400a      	ands	r2, r1
  30:	00d2      	lsls	r2, r2, #3
  32:	21ff      	movs	r1, #255	; 0xff
  34:	4091      	lsls	r1, r2
  36:	000a      	movs	r2, r1
  38:	43d2      	mvns	r2, r2
  3a:	401a      	ands	r2, r3
  3c:	0011      	movs	r1, r2
  3e:	683b      	ldr	r3, [r7, #0]
  40:	019b      	lsls	r3, r3, #6
  42:	22ff      	movs	r2, #255	; 0xff
  44:	401a      	ands	r2, r3
  46:	1dfb      	adds	r3, r7, #7
  48:	781b      	ldrb	r3, [r3, #0]
  4a:	0018      	movs	r0, r3
  4c:	2303      	movs	r3, #3
  4e:	4003      	ands	r3, r0
  50:	00db      	lsls	r3, r3, #3
  52:	409a      	lsls	r2, r3
  54:	481f      	ldr	r0, [pc, #124]	; (d4 <nvic_set_interrupt_priority+0xd4>)
  56:	1dfb      	adds	r3, r7, #7
  58:	781b      	ldrb	r3, [r3, #0]
  5a:	b25b      	sxtb	r3, r3
  5c:	089b      	lsrs	r3, r3, #2
  5e:	430a      	orrs	r2, r1
  60:	33c0      	adds	r3, #192	; 0xc0
  62:	009b      	lsls	r3, r3, #2
  64:	501a      	str	r2, [r3, r0]
  66:	e031      	b.n	cc <nvic_set_interrupt_priority+0xcc>
  68:	4a1b      	ldr	r2, [pc, #108]	; (d8 <nvic_set_interrupt_priority+0xd8>)
  6a:	1dfb      	adds	r3, r7, #7
  6c:	781b      	ldrb	r3, [r3, #0]
  6e:	0019      	movs	r1, r3
  70:	230f      	movs	r3, #15
  72:	400b      	ands	r3, r1
  74:	3b08      	subs	r3, #8
  76:	089b      	lsrs	r3, r3, #2
  78:	3306      	adds	r3, #6
  7a:	009b      	lsls	r3, r3, #2
  7c:	18d3      	adds	r3, r2, r3
  7e:	3304      	adds	r3, #4
  80:	681b      	ldr	r3, [r3, #0]
  82:	1dfa      	adds	r2, r7, #7
  84:	7812      	ldrb	r2, [r2, #0]
  86:	0011      	movs	r1, r2
  88:	2203      	movs	r2, #3
  8a:	400a      	ands	r2, r1
  8c:	00d2      	lsls	r2, r2, #3
  8e:	21ff      	movs	r1, #255	; 0xff
  90:	4091      	lsls	r1, r2
  92:	000a      	movs	r2, r1
  94:	43d2      	mvns	r2, r2
  96:	401a      	ands	r2, r3
  98:	0011      	movs	r1, r2
  9a:	683b      	ldr	r3, [r7, #0]
  9c:	019b      	lsls	r3, r3, #6
  9e:	22ff      	movs	r2, #255	; 0xff
  a0:	401a      	ands	r2, r3
  a2:	1dfb      	adds	r3, r7, #7
  a4:	781b      	ldrb	r3, [r3, #0]
  a6:	0018      	movs	r0, r3
  a8:	2303      	movs	r3, #3
  aa:	4003      	ands	r3, r0
  ac:	00db      	lsls	r3, r3, #3
  ae:	409a      	lsls	r2, r3
  b0:	4809      	ldr	r0, [pc, #36]	; (d8 <nvic_set_interrupt_priority+0xd8>)
  b2:	1dfb      	adds	r3, r7, #7
  b4:	781b      	ldrb	r3, [r3, #0]
  b6:	001c      	movs	r4, r3
  b8:	230f      	movs	r3, #15
  ba:	4023      	ands	r3, r4
  bc:	3b08      	subs	r3, #8
  be:	089b      	lsrs	r3, r3, #2
  c0:	430a      	orrs	r2, r1
  c2:	3306      	adds	r3, #6
  c4:	009b      	lsls	r3, r3, #2
  c6:	18c3      	adds	r3, r0, r3
  c8:	3304      	adds	r3, #4
  ca:	601a      	str	r2, [r3, #0]
  cc:	46c0      	nop			; (mov r8, r8)
  ce:	46bd      	mov	sp, r7
  d0:	b003      	add	sp, #12
  d2:	bd90      	pop	{r4, r7, pc}
  d4:	e000e100 	.word	0xe000e100
  d8:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.nvic_enable_interrupt:

00000000 <nvic_enable_interrupt>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	0002      	movs	r2, r0
   8:	1dfb      	adds	r3, r7, #7
   a:	701a      	strb	r2, [r3, #0]
   c:	1dfb      	adds	r3, r7, #7
   e:	781b      	ldrb	r3, [r3, #0]
  10:	2b7f      	cmp	r3, #127	; 0x7f
  12:	d809      	bhi.n	28 <nvic_enable_interrupt+0x28>
  14:	1dfb      	adds	r3, r7, #7
  16:	781b      	ldrb	r3, [r3, #0]
  18:	001a      	movs	r2, r3
  1a:	231f      	movs	r3, #31
  1c:	401a      	ands	r2, r3
  1e:	4b04      	ldr	r3, [pc, #16]	; (30 <nvic_enable_interrupt+0x30>)
  20:	2101      	movs	r1, #1
  22:	4091      	lsls	r1, r2
  24:	000a      	movs	r2, r1
  26:	601a      	str	r2, [r3, #0]
  28:	46c0      	nop			; (mov r8, r8)
  2a:	46bd      	mov	sp, r7
  2c:	b002      	add	sp, #8
  2e:	bd80      	pop	{r7, pc}
  30:	e000e100 	.word	0xe000e100

Disassembly of section .text.nvic_disable_interrupt:

00000000 <nvic_disable_interrupt>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	0002      	movs	r2, r0
   8:	1dfb      	adds	r3, r7, #7
   a:	701a      	strb	r2, [r3, #0]
   c:	1dfb      	adds	r3, r7, #7
   e:	781b      	ldrb	r3, [r3, #0]
  10:	2b7f      	cmp	r3, #127	; 0x7f
  12:	d810      	bhi.n	36 <nvic_disable_interrupt+0x36>
  14:	1dfb      	adds	r3, r7, #7
  16:	781b      	ldrb	r3, [r3, #0]
  18:	001a      	movs	r2, r3
  1a:	231f      	movs	r3, #31
  1c:	4013      	ands	r3, r2
  1e:	4908      	ldr	r1, [pc, #32]	; (40 <nvic_disable_interrupt+0x40>)
  20:	2201      	movs	r2, #1
  22:	409a      	lsls	r2, r3
  24:	0013      	movs	r3, r2
  26:	2280      	movs	r2, #128	; 0x80
  28:	508b      	str	r3, [r1, r2]
  2a:	f3bf 8f4f 	dsb	sy
  2e:	46c0      	nop			; (mov r8, r8)
  30:	f3bf 8f6f 	isb	sy
  34:	46c0      	nop			; (mov r8, r8)
  36:	46c0      	nop			; (mov r8, r8)
  38:	46bd      	mov	sp, r7
  3a:	b002      	add	sp, #8
  3c:	bd80      	pop	{r7, pc}
  3e:	46c0      	nop			; (mov r8, r8)
  40:	e000e100 	.word	0xe000e100

Disassembly of section .text.nvic_configure_interrupt:

00000000 <nvic_configure_interrupt>:
   0:	b590      	push	{r4, r7, lr}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	0004      	movs	r4, r0
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1dfb      	adds	r3, r7, #7
   e:	1c22      	adds	r2, r4, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1dbb      	adds	r3, r7, #6
  14:	1c02      	adds	r2, r0, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	1d7b      	adds	r3, r7, #5
  1a:	1c0a      	adds	r2, r1, #0
  1c:	701a      	strb	r2, [r3, #0]
  1e:	1dfb      	adds	r3, r7, #7
  20:	781b      	ldrb	r3, [r3, #0]
  22:	b25b      	sxtb	r3, r3
  24:	0018      	movs	r0, r3
  26:	f7ff fffe 	bl	0 <nvic_configure_interrupt>
  2a:	1dbb      	adds	r3, r7, #6
  2c:	781a      	ldrb	r2, [r3, #0]
  2e:	1dfb      	adds	r3, r7, #7
  30:	781b      	ldrb	r3, [r3, #0]
  32:	b25b      	sxtb	r3, r3
  34:	0011      	movs	r1, r2
  36:	0018      	movs	r0, r3
  38:	f7ff fffe 	bl	0 <nvic_configure_interrupt>
  3c:	1d7b      	adds	r3, r7, #5
  3e:	781b      	ldrb	r3, [r3, #0]
  40:	2b00      	cmp	r3, #0
  42:	d006      	beq.n	52 <nvic_configure_interrupt+0x52>
  44:	1dfb      	adds	r3, r7, #7
  46:	781b      	ldrb	r3, [r3, #0]
  48:	b25b      	sxtb	r3, r3
  4a:	0018      	movs	r0, r3
  4c:	f7ff fffe 	bl	0 <nvic_configure_interrupt>
  50:	e005      	b.n	5e <nvic_configure_interrupt+0x5e>
  52:	1dfb      	adds	r3, r7, #7
  54:	781b      	ldrb	r3, [r3, #0]
  56:	b25b      	sxtb	r3, r3
  58:	0018      	movs	r0, r3
  5a:	f7ff fffe 	bl	0 <nvic_configure_interrupt>
  5e:	46c0      	nop			; (mov r8, r8)
  60:	46bd      	mov	sp, r7
  62:	b003      	add	sp, #12
  64:	bd90      	pop	{r4, r7, pc}

Disassembly of section .text.__clock_interpolate:

00000000 <__clock_interpolate>:
   0:	b590      	push	{r4, r7, lr}
   2:	b085      	sub	sp, #20
   4:	af00      	add	r7, sp, #0
   6:	60f8      	str	r0, [r7, #12]
   8:	60b9      	str	r1, [r7, #8]
   a:	607a      	str	r2, [r7, #4]
   c:	603b      	str	r3, [r7, #0]
   e:	68fa      	ldr	r2, [r7, #12]
  10:	68bb      	ldr	r3, [r7, #8]
  12:	1ad4      	subs	r4, r2, r3
  14:	6a3a      	ldr	r2, [r7, #32]
  16:	683b      	ldr	r3, [r7, #0]
  18:	1ad0      	subs	r0, r2, r3
  1a:	687a      	ldr	r2, [r7, #4]
  1c:	68bb      	ldr	r3, [r7, #8]
  1e:	1ad3      	subs	r3, r2, r3
  20:	0019      	movs	r1, r3
  22:	f7ff fffe 	bl	0 <__aeabi_uidiv>
  26:	0003      	movs	r3, r0
  28:	4363      	muls	r3, r4
  2a:	001a      	movs	r2, r3
  2c:	683b      	ldr	r3, [r7, #0]
  2e:	18d3      	adds	r3, r2, r3
  30:	22fa      	movs	r2, #250	; 0xfa
  32:	0091      	lsls	r1, r2, #2
  34:	0018      	movs	r0, r3
  36:	f7ff fffe 	bl	0 <__aeabi_uidiv>
  3a:	0003      	movs	r3, r0
  3c:	0018      	movs	r0, r3
  3e:	46bd      	mov	sp, r7
  40:	b005      	add	sp, #20
  42:	bd90      	pop	{r4, r7, pc}

Disassembly of section .text.__calculate_rch_trim:

00000000 <__calculate_rch_trim>:
   0:	b590      	push	{r4, r7, lr}
   2:	b085      	sub	sp, #20
   4:	af02      	add	r7, sp, #8
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	4a78      	ldr	r2, [pc, #480]	; (1ec <__calculate_rch_trim+0x1ec>)
   c:	4293      	cmp	r3, r2
   e:	d819      	bhi.n	44 <__calculate_rch_trim+0x44>
  10:	4b77      	ldr	r3, [pc, #476]	; (1f0 <__calculate_rch_trim+0x1f0>)
  12:	881b      	ldrh	r3, [r3, #0]
  14:	b29b      	uxth	r3, r3
  16:	22fa      	movs	r2, #250	; 0xfa
  18:	0092      	lsls	r2, r2, #2
  1a:	4353      	muls	r3, r2
  1c:	b29a      	uxth	r2, r3
  1e:	687b      	ldr	r3, [r7, #4]
  20:	b29b      	uxth	r3, r3
  22:	1c19      	adds	r1, r3, #0
  24:	00c9      	lsls	r1, r1, #3
  26:	1ac9      	subs	r1, r1, r3
  28:	0089      	lsls	r1, r1, #2
  2a:	18cb      	adds	r3, r1, r3
  2c:	1c19      	adds	r1, r3, #0
  2e:	0149      	lsls	r1, r1, #5
  30:	1acb      	subs	r3, r1, r3
  32:	019b      	lsls	r3, r3, #6
  34:	b29b      	uxth	r3, r3
  36:	1ad3      	subs	r3, r2, r3
  38:	b29b      	uxth	r3, r3
  3a:	4a6e      	ldr	r2, [pc, #440]	; (1f4 <__calculate_rch_trim+0x1f4>)
  3c:	4694      	mov	ip, r2
  3e:	4463      	add	r3, ip
  40:	b29b      	uxth	r3, r3
  42:	e0ce      	b.n	1e2 <__calculate_rch_trim+0x1e2>
  44:	687b      	ldr	r3, [r7, #4]
  46:	4a69      	ldr	r2, [pc, #420]	; (1ec <__calculate_rch_trim+0x1ec>)
  48:	4293      	cmp	r3, r2
  4a:	d800      	bhi.n	4e <__calculate_rch_trim+0x4e>
  4c:	e0c8      	b.n	1e0 <__calculate_rch_trim+0x1e0>
  4e:	687b      	ldr	r3, [r7, #4]
  50:	4a69      	ldr	r2, [pc, #420]	; (1f8 <__calculate_rch_trim+0x1f8>)
  52:	4293      	cmp	r3, r2
  54:	d900      	bls.n	58 <__calculate_rch_trim+0x58>
  56:	e0c3      	b.n	1e0 <__calculate_rch_trim+0x1e0>
  58:	687b      	ldr	r3, [r7, #4]
  5a:	4a68      	ldr	r2, [pc, #416]	; (1fc <__calculate_rch_trim+0x1fc>)
  5c:	4293      	cmp	r3, r2
  5e:	d107      	bne.n	70 <__calculate_rch_trim+0x70>
  60:	4b63      	ldr	r3, [pc, #396]	; (1f0 <__calculate_rch_trim+0x1f0>)
  62:	881b      	ldrh	r3, [r3, #0]
  64:	b29b      	uxth	r3, r3
  66:	22fa      	movs	r2, #250	; 0xfa
  68:	0092      	lsls	r2, r2, #2
  6a:	4353      	muls	r3, r2
  6c:	b29b      	uxth	r3, r3
  6e:	e0b8      	b.n	1e2 <__calculate_rch_trim+0x1e2>
  70:	687b      	ldr	r3, [r7, #4]
  72:	4a63      	ldr	r2, [pc, #396]	; (200 <__calculate_rch_trim+0x200>)
  74:	4293      	cmp	r3, r2
  76:	d81e      	bhi.n	b6 <__calculate_rch_trim+0xb6>
  78:	4b5d      	ldr	r3, [pc, #372]	; (1f0 <__calculate_rch_trim+0x1f0>)
  7a:	881b      	ldrh	r3, [r3, #0]
  7c:	b29b      	uxth	r3, r3
  7e:	001a      	movs	r2, r3
  80:	0013      	movs	r3, r2
  82:	015b      	lsls	r3, r3, #5
  84:	1a9b      	subs	r3, r3, r2
  86:	009b      	lsls	r3, r3, #2
  88:	189b      	adds	r3, r3, r2
  8a:	00db      	lsls	r3, r3, #3
  8c:	001c      	movs	r4, r3
  8e:	4b5d      	ldr	r3, [pc, #372]	; (204 <__calculate_rch_trim+0x204>)
  90:	881b      	ldrh	r3, [r3, #0]
  92:	b29b      	uxth	r3, r3
  94:	001a      	movs	r2, r3
  96:	0013      	movs	r3, r2
  98:	015b      	lsls	r3, r3, #5
  9a:	1a9b      	subs	r3, r3, r2
  9c:	009b      	lsls	r3, r3, #2
  9e:	189b      	adds	r3, r3, r2
  a0:	00db      	lsls	r3, r3, #3
  a2:	4a59      	ldr	r2, [pc, #356]	; (208 <__calculate_rch_trim+0x208>)
  a4:	4955      	ldr	r1, [pc, #340]	; (1fc <__calculate_rch_trim+0x1fc>)
  a6:	6878      	ldr	r0, [r7, #4]
  a8:	9300      	str	r3, [sp, #0]
  aa:	0023      	movs	r3, r4
  ac:	f7ff fffe 	bl	0 <__calculate_rch_trim>
  b0:	0003      	movs	r3, r0
  b2:	b29b      	uxth	r3, r3
  b4:	e095      	b.n	1e2 <__calculate_rch_trim+0x1e2>
  b6:	687b      	ldr	r3, [r7, #4]
  b8:	4a53      	ldr	r2, [pc, #332]	; (208 <__calculate_rch_trim+0x208>)
  ba:	4293      	cmp	r3, r2
  bc:	d107      	bne.n	ce <__calculate_rch_trim+0xce>
  be:	4b51      	ldr	r3, [pc, #324]	; (204 <__calculate_rch_trim+0x204>)
  c0:	881b      	ldrh	r3, [r3, #0]
  c2:	b29b      	uxth	r3, r3
  c4:	22fa      	movs	r2, #250	; 0xfa
  c6:	0092      	lsls	r2, r2, #2
  c8:	4353      	muls	r3, r2
  ca:	b29b      	uxth	r3, r3
  cc:	e089      	b.n	1e2 <__calculate_rch_trim+0x1e2>
  ce:	687b      	ldr	r3, [r7, #4]
  d0:	4a4e      	ldr	r2, [pc, #312]	; (20c <__calculate_rch_trim+0x20c>)
  d2:	4293      	cmp	r3, r2
  d4:	d81e      	bhi.n	114 <__calculate_rch_trim+0x114>
  d6:	4b4b      	ldr	r3, [pc, #300]	; (204 <__calculate_rch_trim+0x204>)
  d8:	881b      	ldrh	r3, [r3, #0]
  da:	b29b      	uxth	r3, r3
  dc:	001a      	movs	r2, r3
  de:	0013      	movs	r3, r2
  e0:	015b      	lsls	r3, r3, #5
  e2:	1a9b      	subs	r3, r3, r2
  e4:	009b      	lsls	r3, r3, #2
  e6:	189b      	adds	r3, r3, r2
  e8:	00db      	lsls	r3, r3, #3
  ea:	001c      	movs	r4, r3
  ec:	4b48      	ldr	r3, [pc, #288]	; (210 <__calculate_rch_trim+0x210>)
  ee:	881b      	ldrh	r3, [r3, #0]
  f0:	b29b      	uxth	r3, r3
  f2:	001a      	movs	r2, r3
  f4:	0013      	movs	r3, r2
  f6:	015b      	lsls	r3, r3, #5
  f8:	1a9b      	subs	r3, r3, r2
  fa:	009b      	lsls	r3, r3, #2
  fc:	189b      	adds	r3, r3, r2
  fe:	00db      	lsls	r3, r3, #3
 100:	4a44      	ldr	r2, [pc, #272]	; (214 <__calculate_rch_trim+0x214>)
 102:	4941      	ldr	r1, [pc, #260]	; (208 <__calculate_rch_trim+0x208>)
 104:	6878      	ldr	r0, [r7, #4]
 106:	9300      	str	r3, [sp, #0]
 108:	0023      	movs	r3, r4
 10a:	f7ff fffe 	bl	0 <__calculate_rch_trim>
 10e:	0003      	movs	r3, r0
 110:	b29b      	uxth	r3, r3
 112:	e066      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 114:	687b      	ldr	r3, [r7, #4]
 116:	4a3f      	ldr	r2, [pc, #252]	; (214 <__calculate_rch_trim+0x214>)
 118:	4293      	cmp	r3, r2
 11a:	d107      	bne.n	12c <__calculate_rch_trim+0x12c>
 11c:	4b3c      	ldr	r3, [pc, #240]	; (210 <__calculate_rch_trim+0x210>)
 11e:	881b      	ldrh	r3, [r3, #0]
 120:	b29b      	uxth	r3, r3
 122:	22fa      	movs	r2, #250	; 0xfa
 124:	0092      	lsls	r2, r2, #2
 126:	4353      	muls	r3, r2
 128:	b29b      	uxth	r3, r3
 12a:	e05a      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 12c:	687b      	ldr	r3, [r7, #4]
 12e:	4a3a      	ldr	r2, [pc, #232]	; (218 <__calculate_rch_trim+0x218>)
 130:	4293      	cmp	r3, r2
 132:	d81e      	bhi.n	172 <__calculate_rch_trim+0x172>
 134:	4b36      	ldr	r3, [pc, #216]	; (210 <__calculate_rch_trim+0x210>)
 136:	881b      	ldrh	r3, [r3, #0]
 138:	b29b      	uxth	r3, r3
 13a:	001a      	movs	r2, r3
 13c:	0013      	movs	r3, r2
 13e:	015b      	lsls	r3, r3, #5
 140:	1a9b      	subs	r3, r3, r2
 142:	009b      	lsls	r3, r3, #2
 144:	189b      	adds	r3, r3, r2
 146:	00db      	lsls	r3, r3, #3
 148:	001c      	movs	r4, r3
 14a:	4b34      	ldr	r3, [pc, #208]	; (21c <__calculate_rch_trim+0x21c>)
 14c:	881b      	ldrh	r3, [r3, #0]
 14e:	b29b      	uxth	r3, r3
 150:	001a      	movs	r2, r3
 152:	0013      	movs	r3, r2
 154:	015b      	lsls	r3, r3, #5
 156:	1a9b      	subs	r3, r3, r2
 158:	009b      	lsls	r3, r3, #2
 15a:	189b      	adds	r3, r3, r2
 15c:	00db      	lsls	r3, r3, #3
 15e:	4a30      	ldr	r2, [pc, #192]	; (220 <__calculate_rch_trim+0x220>)
 160:	492c      	ldr	r1, [pc, #176]	; (214 <__calculate_rch_trim+0x214>)
 162:	6878      	ldr	r0, [r7, #4]
 164:	9300      	str	r3, [sp, #0]
 166:	0023      	movs	r3, r4
 168:	f7ff fffe 	bl	0 <__calculate_rch_trim>
 16c:	0003      	movs	r3, r0
 16e:	b29b      	uxth	r3, r3
 170:	e037      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 172:	687b      	ldr	r3, [r7, #4]
 174:	4a2a      	ldr	r2, [pc, #168]	; (220 <__calculate_rch_trim+0x220>)
 176:	4293      	cmp	r3, r2
 178:	d107      	bne.n	18a <__calculate_rch_trim+0x18a>
 17a:	4b28      	ldr	r3, [pc, #160]	; (21c <__calculate_rch_trim+0x21c>)
 17c:	881b      	ldrh	r3, [r3, #0]
 17e:	b29b      	uxth	r3, r3
 180:	22fa      	movs	r2, #250	; 0xfa
 182:	0092      	lsls	r2, r2, #2
 184:	4353      	muls	r3, r2
 186:	b29b      	uxth	r3, r3
 188:	e02b      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 18a:	687b      	ldr	r3, [r7, #4]
 18c:	4a25      	ldr	r2, [pc, #148]	; (224 <__calculate_rch_trim+0x224>)
 18e:	4293      	cmp	r3, r2
 190:	d81e      	bhi.n	1d0 <__calculate_rch_trim+0x1d0>
 192:	4b22      	ldr	r3, [pc, #136]	; (21c <__calculate_rch_trim+0x21c>)
 194:	881b      	ldrh	r3, [r3, #0]
 196:	b29b      	uxth	r3, r3
 198:	001a      	movs	r2, r3
 19a:	0013      	movs	r3, r2
 19c:	015b      	lsls	r3, r3, #5
 19e:	1a9b      	subs	r3, r3, r2
 1a0:	009b      	lsls	r3, r3, #2
 1a2:	189b      	adds	r3, r3, r2
 1a4:	00db      	lsls	r3, r3, #3
 1a6:	001c      	movs	r4, r3
 1a8:	4b1f      	ldr	r3, [pc, #124]	; (228 <__calculate_rch_trim+0x228>)
 1aa:	881b      	ldrh	r3, [r3, #0]
 1ac:	b29b      	uxth	r3, r3
 1ae:	001a      	movs	r2, r3
 1b0:	0013      	movs	r3, r2
 1b2:	015b      	lsls	r3, r3, #5
 1b4:	1a9b      	subs	r3, r3, r2
 1b6:	009b      	lsls	r3, r3, #2
 1b8:	189b      	adds	r3, r3, r2
 1ba:	00db      	lsls	r3, r3, #3
 1bc:	4a0e      	ldr	r2, [pc, #56]	; (1f8 <__calculate_rch_trim+0x1f8>)
 1be:	4918      	ldr	r1, [pc, #96]	; (220 <__calculate_rch_trim+0x220>)
 1c0:	6878      	ldr	r0, [r7, #4]
 1c2:	9300      	str	r3, [sp, #0]
 1c4:	0023      	movs	r3, r4
 1c6:	f7ff fffe 	bl	0 <__calculate_rch_trim>
 1ca:	0003      	movs	r3, r0
 1cc:	b29b      	uxth	r3, r3
 1ce:	e008      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 1d0:	4b12      	ldr	r3, [pc, #72]	; (21c <__calculate_rch_trim+0x21c>)
 1d2:	881b      	ldrh	r3, [r3, #0]
 1d4:	b29b      	uxth	r3, r3
 1d6:	22fa      	movs	r2, #250	; 0xfa
 1d8:	0092      	lsls	r2, r2, #2
 1da:	4353      	muls	r3, r2
 1dc:	b29b      	uxth	r3, r3
 1de:	e000      	b.n	1e2 <__calculate_rch_trim+0x1e2>
 1e0:	2300      	movs	r3, #0
 1e2:	0018      	movs	r0, r3
 1e4:	46bd      	mov	sp, r7
 1e6:	b003      	add	sp, #12
 1e8:	bd90      	pop	{r4, r7, pc}
 1ea:	46c0      	nop			; (mov r8, r8)
 1ec:	003d08ff 	.word	0x003d08ff
 1f0:	00100c08 	.word	0x00100c08
 1f4:	ffffc000 	.word	0xffffc000
 1f8:	016e3600 	.word	0x016e3600
 1fc:	003d0900 	.word	0x003d0900
 200:	007a11ff 	.word	0x007a11ff
 204:	00100c06 	.word	0x00100c06
 208:	007a1200 	.word	0x007a1200
 20c:	00f423ff 	.word	0x00f423ff
 210:	00100c04 	.word	0x00100c04
 214:	00f42400 	.word	0x00f42400
 218:	0151863f 	.word	0x0151863f
 21c:	00100c02 	.word	0x00100c02
 220:	01518640 	.word	0x01518640
 224:	016e35ff 	.word	0x016e35ff
 228:	00100c00 	.word	0x00100c00

Disassembly of section .text.__calculate_rcl_trim:

00000000 <__calculate_rcl_trim>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b084      	sub	sp, #16
   4:	af02      	add	r7, sp, #8
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	4a23      	ldr	r2, [pc, #140]	; (98 <__calculate_rcl_trim+0x98>)
   c:	4293      	cmp	r3, r2
   e:	d107      	bne.n	20 <__calculate_rcl_trim+0x20>
  10:	4b22      	ldr	r3, [pc, #136]	; (9c <__calculate_rcl_trim+0x9c>)
  12:	881b      	ldrh	r3, [r3, #0]
  14:	b29b      	uxth	r3, r3
  16:	22fa      	movs	r2, #250	; 0xfa
  18:	0092      	lsls	r2, r2, #2
  1a:	4353      	muls	r3, r2
  1c:	b29b      	uxth	r3, r3
  1e:	e037      	b.n	90 <__calculate_rcl_trim+0x90>
  20:	687a      	ldr	r2, [r7, #4]
  22:	2396      	movs	r3, #150	; 0x96
  24:	021b      	lsls	r3, r3, #8
  26:	429a      	cmp	r2, r3
  28:	d107      	bne.n	3a <__calculate_rcl_trim+0x3a>
  2a:	4b1d      	ldr	r3, [pc, #116]	; (a0 <__calculate_rcl_trim+0xa0>)
  2c:	881b      	ldrh	r3, [r3, #0]
  2e:	b29b      	uxth	r3, r3
  30:	22fa      	movs	r2, #250	; 0xfa
  32:	0092      	lsls	r2, r2, #2
  34:	4353      	muls	r3, r2
  36:	b29b      	uxth	r3, r3
  38:	e02a      	b.n	90 <__calculate_rcl_trim+0x90>
  3a:	687b      	ldr	r3, [r7, #4]
  3c:	4a16      	ldr	r2, [pc, #88]	; (98 <__calculate_rcl_trim+0x98>)
  3e:	4293      	cmp	r3, r2
  40:	d925      	bls.n	8e <__calculate_rcl_trim+0x8e>
  42:	687a      	ldr	r2, [r7, #4]
  44:	2396      	movs	r3, #150	; 0x96
  46:	021b      	lsls	r3, r3, #8
  48:	429a      	cmp	r2, r3
  4a:	d220      	bcs.n	8e <__calculate_rcl_trim+0x8e>
  4c:	4b13      	ldr	r3, [pc, #76]	; (9c <__calculate_rcl_trim+0x9c>)
  4e:	881b      	ldrh	r3, [r3, #0]
  50:	b29b      	uxth	r3, r3
  52:	001a      	movs	r2, r3
  54:	0013      	movs	r3, r2
  56:	015b      	lsls	r3, r3, #5
  58:	1a9b      	subs	r3, r3, r2
  5a:	009b      	lsls	r3, r3, #2
  5c:	189b      	adds	r3, r3, r2
  5e:	00db      	lsls	r3, r3, #3
  60:	001d      	movs	r5, r3
  62:	4b0e      	ldr	r3, [pc, #56]	; (9c <__calculate_rcl_trim+0x9c>)
  64:	881b      	ldrh	r3, [r3, #0]
  66:	b29b      	uxth	r3, r3
  68:	001a      	movs	r2, r3
  6a:	0013      	movs	r3, r2
  6c:	015b      	lsls	r3, r3, #5
  6e:	1a9b      	subs	r3, r3, r2
  70:	009b      	lsls	r3, r3, #2
  72:	189b      	adds	r3, r3, r2
  74:	00db      	lsls	r3, r3, #3
  76:	001c      	movs	r4, r3
  78:	2396      	movs	r3, #150	; 0x96
  7a:	021a      	lsls	r2, r3, #8
  7c:	4906      	ldr	r1, [pc, #24]	; (98 <__calculate_rcl_trim+0x98>)
  7e:	6878      	ldr	r0, [r7, #4]
  80:	9400      	str	r4, [sp, #0]
  82:	002b      	movs	r3, r5
  84:	f7ff fffe 	bl	0 <__calculate_rcl_trim>
  88:	0003      	movs	r3, r0
  8a:	b29b      	uxth	r3, r3
  8c:	e000      	b.n	90 <__calculate_rcl_trim+0x90>
  8e:	2300      	movs	r3, #0
  90:	0018      	movs	r0, r3
  92:	46bd      	mov	sp, r7
  94:	b002      	add	sp, #8
  96:	bdb0      	pop	{r4, r5, r7, pc}
  98:	00008020 	.word	0x00008020
  9c:	00100c22 	.word	0x00100c22
  a0:	00100c20 	.word	0x00100c20

Disassembly of section .text.update_clock_freq_global:

00000000 <update_clock_freq_global>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1cfb      	adds	r3, r7, #3
   e:	1c02      	adds	r2, r0, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1cbb      	adds	r3, r7, #2
  14:	1c0a      	adds	r2, r1, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	4b20      	ldr	r3, [pc, #128]	; (9c <update_clock_freq_global+0x9c>)
  1a:	4a21      	ldr	r2, [pc, #132]	; (a0 <update_clock_freq_global+0xa0>)
  1c:	609a      	str	r2, [r3, #8]
  1e:	4b1f      	ldr	r3, [pc, #124]	; (9c <update_clock_freq_global+0x9c>)
  20:	4a20      	ldr	r2, [pc, #128]	; (a4 <update_clock_freq_global+0xa4>)
  22:	609a      	str	r2, [r3, #8]
  24:	46c0      	nop			; (mov r8, r8)
  26:	4b1d      	ldr	r3, [pc, #116]	; (9c <update_clock_freq_global+0x9c>)
  28:	1cfa      	adds	r2, r7, #3
  2a:	7812      	ldrb	r2, [r2, #0]
  2c:	2107      	movs	r1, #7
  2e:	400a      	ands	r2, r1
  30:	b2d2      	uxtb	r2, r2
  32:	1c11      	adds	r1, r2, #0
  34:	2207      	movs	r2, #7
  36:	400a      	ands	r2, r1
  38:	0190      	lsls	r0, r2, #6
  3a:	881a      	ldrh	r2, [r3, #0]
  3c:	491a      	ldr	r1, [pc, #104]	; (a8 <update_clock_freq_global+0xa8>)
  3e:	400a      	ands	r2, r1
  40:	1c11      	adds	r1, r2, #0
  42:	1c02      	adds	r2, r0, #0
  44:	430a      	orrs	r2, r1
  46:	801a      	strh	r2, [r3, #0]
  48:	4b14      	ldr	r3, [pc, #80]	; (9c <update_clock_freq_global+0x9c>)
  4a:	4a15      	ldr	r2, [pc, #84]	; (a0 <update_clock_freq_global+0xa0>)
  4c:	609a      	str	r2, [r3, #8]
  4e:	4b13      	ldr	r3, [pc, #76]	; (9c <update_clock_freq_global+0x9c>)
  50:	4a14      	ldr	r2, [pc, #80]	; (a4 <update_clock_freq_global+0xa4>)
  52:	609a      	str	r2, [r3, #8]
  54:	46c0      	nop			; (mov r8, r8)
  56:	4b11      	ldr	r3, [pc, #68]	; (9c <update_clock_freq_global+0x9c>)
  58:	1cba      	adds	r2, r7, #2
  5a:	7812      	ldrb	r2, [r2, #0]
  5c:	2103      	movs	r1, #3
  5e:	400a      	ands	r2, r1
  60:	b2d2      	uxtb	r2, r2
  62:	1c11      	adds	r1, r2, #0
  64:	2203      	movs	r2, #3
  66:	400a      	ands	r2, r1
  68:	0250      	lsls	r0, r2, #9
  6a:	881a      	ldrh	r2, [r3, #0]
  6c:	490f      	ldr	r1, [pc, #60]	; (ac <update_clock_freq_global+0xac>)
  6e:	400a      	ands	r2, r1
  70:	1c11      	adds	r1, r2, #0
  72:	1c02      	adds	r2, r0, #0
  74:	430a      	orrs	r2, r1
  76:	801a      	strh	r2, [r3, #0]
  78:	1cfb      	adds	r3, r7, #3
  7a:	781b      	ldrb	r3, [r3, #0]
  7c:	687a      	ldr	r2, [r7, #4]
  7e:	40da      	lsrs	r2, r3
  80:	4b0b      	ldr	r3, [pc, #44]	; (b0 <update_clock_freq_global+0xb0>)
  82:	601a      	str	r2, [r3, #0]
  84:	4b0a      	ldr	r3, [pc, #40]	; (b0 <update_clock_freq_global+0xb0>)
  86:	681a      	ldr	r2, [r3, #0]
  88:	1cbb      	adds	r3, r7, #2
  8a:	781b      	ldrb	r3, [r3, #0]
  8c:	40da      	lsrs	r2, r3
  8e:	4b09      	ldr	r3, [pc, #36]	; (b4 <update_clock_freq_global+0xb4>)
  90:	601a      	str	r2, [r3, #0]
  92:	46c0      	nop			; (mov r8, r8)
  94:	46bd      	mov	sp, r7
  96:	b002      	add	sp, #8
  98:	bd80      	pop	{r7, pc}
  9a:	46c0      	nop			; (mov r8, r8)
  9c:	40002000 	.word	0x40002000
  a0:	00005a5a 	.word	0x00005a5a
  a4:	0000a5a5 	.word	0x0000a5a5
  a8:	fffffe3f 	.word	0xfffffe3f
  ac:	fffff9ff 	.word	0xfffff9ff
	...

Disassembly of section .text.set_system_clock_external_low:

00000000 <set_system_clock_external_low>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1cfb      	adds	r3, r7, #3
   e:	1c02      	adds	r2, r0, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1cbb      	adds	r3, r7, #2
  14:	1c0a      	adds	r2, r1, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	4b2b      	ldr	r3, [pc, #172]	; (c8 <set_system_clock_external_low+0xc8>)
  1a:	2230      	movs	r2, #48	; 0x30
  1c:	60da      	str	r2, [r3, #12]
  1e:	4b2b      	ldr	r3, [pc, #172]	; (cc <set_system_clock_external_low+0xcc>)
  20:	7e1a      	ldrb	r2, [r3, #24]
  22:	2130      	movs	r1, #48	; 0x30
  24:	430a      	orrs	r2, r1
  26:	761a      	strb	r2, [r3, #24]
  28:	4b28      	ldr	r3, [pc, #160]	; (cc <set_system_clock_external_low+0xcc>)
  2a:	4a29      	ldr	r2, [pc, #164]	; (d0 <set_system_clock_external_low+0xd0>)
  2c:	609a      	str	r2, [r3, #8]
  2e:	4b27      	ldr	r3, [pc, #156]	; (cc <set_system_clock_external_low+0xcc>)
  30:	4a28      	ldr	r2, [pc, #160]	; (d4 <set_system_clock_external_low+0xd4>)
  32:	609a      	str	r2, [r3, #8]
  34:	46c0      	nop			; (mov r8, r8)
  36:	4b25      	ldr	r3, [pc, #148]	; (cc <set_system_clock_external_low+0xcc>)
  38:	881a      	ldrh	r2, [r3, #0]
  3a:	2108      	movs	r1, #8
  3c:	430a      	orrs	r2, r1
  3e:	801a      	strh	r2, [r3, #0]
  40:	46c0      	nop			; (mov r8, r8)
  42:	4b22      	ldr	r3, [pc, #136]	; (cc <set_system_clock_external_low+0xcc>)
  44:	699b      	ldr	r3, [r3, #24]
  46:	065b      	lsls	r3, r3, #25
  48:	0fdb      	lsrs	r3, r3, #31
  4a:	b2db      	uxtb	r3, r3
  4c:	2b01      	cmp	r3, #1
  4e:	d1f8      	bne.n	42 <set_system_clock_external_low+0x42>
  50:	4b1e      	ldr	r3, [pc, #120]	; (cc <set_system_clock_external_low+0xcc>)
  52:	4a1f      	ldr	r2, [pc, #124]	; (d0 <set_system_clock_external_low+0xd0>)
  54:	609a      	str	r2, [r3, #8]
  56:	4b1d      	ldr	r3, [pc, #116]	; (cc <set_system_clock_external_low+0xcc>)
  58:	4a1e      	ldr	r2, [pc, #120]	; (d4 <set_system_clock_external_low+0xd4>)
  5a:	609a      	str	r2, [r3, #8]
  5c:	46c0      	nop			; (mov r8, r8)
  5e:	4b1b      	ldr	r3, [pc, #108]	; (cc <set_system_clock_external_low+0xcc>)
  60:	881a      	ldrh	r2, [r3, #0]
  62:	2130      	movs	r1, #48	; 0x30
  64:	430a      	orrs	r2, r1
  66:	801a      	strh	r2, [r3, #0]
  68:	4b18      	ldr	r3, [pc, #96]	; (cc <set_system_clock_external_low+0xcc>)
  6a:	4a19      	ldr	r2, [pc, #100]	; (d0 <set_system_clock_external_low+0xd0>)
  6c:	609a      	str	r2, [r3, #8]
  6e:	4b17      	ldr	r3, [pc, #92]	; (cc <set_system_clock_external_low+0xcc>)
  70:	4a18      	ldr	r2, [pc, #96]	; (d4 <set_system_clock_external_low+0xd4>)
  72:	609a      	str	r2, [r3, #8]
  74:	46c0      	nop			; (mov r8, r8)
  76:	4b15      	ldr	r3, [pc, #84]	; (cc <set_system_clock_external_low+0xcc>)
  78:	881a      	ldrh	r2, [r3, #0]
  7a:	2104      	movs	r1, #4
  7c:	438a      	bics	r2, r1
  7e:	801a      	strh	r2, [r3, #0]
  80:	4b12      	ldr	r3, [pc, #72]	; (cc <set_system_clock_external_low+0xcc>)
  82:	4a13      	ldr	r2, [pc, #76]	; (d0 <set_system_clock_external_low+0xd0>)
  84:	609a      	str	r2, [r3, #8]
  86:	4b11      	ldr	r3, [pc, #68]	; (cc <set_system_clock_external_low+0xcc>)
  88:	4a12      	ldr	r2, [pc, #72]	; (d4 <set_system_clock_external_low+0xd4>)
  8a:	609a      	str	r2, [r3, #8]
  8c:	46c0      	nop			; (mov r8, r8)
  8e:	4b0f      	ldr	r3, [pc, #60]	; (cc <set_system_clock_external_low+0xcc>)
  90:	881a      	ldrh	r2, [r3, #0]
  92:	2101      	movs	r1, #1
  94:	438a      	bics	r2, r1
  96:	801a      	strh	r2, [r3, #0]
  98:	4b0c      	ldr	r3, [pc, #48]	; (cc <set_system_clock_external_low+0xcc>)
  9a:	4a0d      	ldr	r2, [pc, #52]	; (d0 <set_system_clock_external_low+0xd0>)
  9c:	609a      	str	r2, [r3, #8]
  9e:	4b0b      	ldr	r3, [pc, #44]	; (cc <set_system_clock_external_low+0xcc>)
  a0:	4a0c      	ldr	r2, [pc, #48]	; (d4 <set_system_clock_external_low+0xd4>)
  a2:	609a      	str	r2, [r3, #8]
  a4:	46c0      	nop			; (mov r8, r8)
  a6:	4b09      	ldr	r3, [pc, #36]	; (cc <set_system_clock_external_low+0xcc>)
  a8:	881a      	ldrh	r2, [r3, #0]
  aa:	2102      	movs	r1, #2
  ac:	438a      	bics	r2, r1
  ae:	801a      	strh	r2, [r3, #0]
  b0:	1cbb      	adds	r3, r7, #2
  b2:	781a      	ldrb	r2, [r3, #0]
  b4:	1cfb      	adds	r3, r7, #3
  b6:	7819      	ldrb	r1, [r3, #0]
  b8:	687b      	ldr	r3, [r7, #4]
  ba:	0018      	movs	r0, r3
  bc:	f7ff fffe 	bl	0 <set_system_clock_external_low>
  c0:	46c0      	nop			; (mov r8, r8)
  c2:	46bd      	mov	sp, r7
  c4:	b002      	add	sp, #8
  c6:	bd80      	pop	{r7, pc}
  c8:	40020d00 	.word	0x40020d00
  cc:	40002000 	.word	0x40002000
  d0:	00005a5a 	.word	0x00005a5a
  d4:	0000a5a5 	.word	0x0000a5a5

Disassembly of section .text.set_system_clock_external_high:

00000000 <set_system_clock_external_high>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1cfb      	adds	r3, r7, #3
   e:	1c02      	adds	r2, r0, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1cbb      	adds	r3, r7, #2
  14:	1c0a      	adds	r2, r1, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	4b2b      	ldr	r3, [pc, #172]	; (c8 <set_system_clock_external_high+0xc8>)
  1a:	7c1a      	ldrb	r2, [r3, #16]
  1c:	2130      	movs	r1, #48	; 0x30
  1e:	430a      	orrs	r2, r1
  20:	741a      	strb	r2, [r3, #16]
  22:	4b29      	ldr	r3, [pc, #164]	; (c8 <set_system_clock_external_high+0xc8>)
  24:	4a29      	ldr	r2, [pc, #164]	; (cc <set_system_clock_external_high+0xcc>)
  26:	609a      	str	r2, [r3, #8]
  28:	4b27      	ldr	r3, [pc, #156]	; (c8 <set_system_clock_external_high+0xc8>)
  2a:	4a29      	ldr	r2, [pc, #164]	; (d0 <set_system_clock_external_high+0xd0>)
  2c:	609a      	str	r2, [r3, #8]
  2e:	46c0      	nop			; (mov r8, r8)
  30:	4b25      	ldr	r3, [pc, #148]	; (c8 <set_system_clock_external_high+0xc8>)
  32:	881a      	ldrh	r2, [r3, #0]
  34:	2102      	movs	r1, #2
  36:	430a      	orrs	r2, r1
  38:	801a      	strh	r2, [r3, #0]
  3a:	46c0      	nop			; (mov r8, r8)
  3c:	4b22      	ldr	r3, [pc, #136]	; (c8 <set_system_clock_external_high+0xc8>)
  3e:	691b      	ldr	r3, [r3, #16]
  40:	065b      	lsls	r3, r3, #25
  42:	0fdb      	lsrs	r3, r3, #31
  44:	b2db      	uxtb	r3, r3
  46:	2b01      	cmp	r3, #1
  48:	d1f8      	bne.n	3c <set_system_clock_external_high+0x3c>
  4a:	4b1f      	ldr	r3, [pc, #124]	; (c8 <set_system_clock_external_high+0xc8>)
  4c:	4a1f      	ldr	r2, [pc, #124]	; (cc <set_system_clock_external_high+0xcc>)
  4e:	609a      	str	r2, [r3, #8]
  50:	4b1d      	ldr	r3, [pc, #116]	; (c8 <set_system_clock_external_high+0xc8>)
  52:	4a1f      	ldr	r2, [pc, #124]	; (d0 <set_system_clock_external_high+0xd0>)
  54:	609a      	str	r2, [r3, #8]
  56:	46c0      	nop			; (mov r8, r8)
  58:	4b1b      	ldr	r3, [pc, #108]	; (c8 <set_system_clock_external_high+0xc8>)
  5a:	881a      	ldrh	r2, [r3, #0]
  5c:	2130      	movs	r1, #48	; 0x30
  5e:	438a      	bics	r2, r1
  60:	1c11      	adds	r1, r2, #0
  62:	2210      	movs	r2, #16
  64:	430a      	orrs	r2, r1
  66:	801a      	strh	r2, [r3, #0]
  68:	4b17      	ldr	r3, [pc, #92]	; (c8 <set_system_clock_external_high+0xc8>)
  6a:	4a18      	ldr	r2, [pc, #96]	; (cc <set_system_clock_external_high+0xcc>)
  6c:	609a      	str	r2, [r3, #8]
  6e:	4b16      	ldr	r3, [pc, #88]	; (c8 <set_system_clock_external_high+0xc8>)
  70:	4a17      	ldr	r2, [pc, #92]	; (d0 <set_system_clock_external_high+0xd0>)
  72:	609a      	str	r2, [r3, #8]
  74:	46c0      	nop			; (mov r8, r8)
  76:	4b14      	ldr	r3, [pc, #80]	; (c8 <set_system_clock_external_high+0xc8>)
  78:	881a      	ldrh	r2, [r3, #0]
  7a:	2104      	movs	r1, #4
  7c:	438a      	bics	r2, r1
  7e:	801a      	strh	r2, [r3, #0]
  80:	4b11      	ldr	r3, [pc, #68]	; (c8 <set_system_clock_external_high+0xc8>)
  82:	4a12      	ldr	r2, [pc, #72]	; (cc <set_system_clock_external_high+0xcc>)
  84:	609a      	str	r2, [r3, #8]
  86:	4b10      	ldr	r3, [pc, #64]	; (c8 <set_system_clock_external_high+0xc8>)
  88:	4a11      	ldr	r2, [pc, #68]	; (d0 <set_system_clock_external_high+0xd0>)
  8a:	609a      	str	r2, [r3, #8]
  8c:	46c0      	nop			; (mov r8, r8)
  8e:	4b0e      	ldr	r3, [pc, #56]	; (c8 <set_system_clock_external_high+0xc8>)
  90:	881a      	ldrh	r2, [r3, #0]
  92:	2101      	movs	r1, #1
  94:	438a      	bics	r2, r1
  96:	801a      	strh	r2, [r3, #0]
  98:	4b0b      	ldr	r3, [pc, #44]	; (c8 <set_system_clock_external_high+0xc8>)
  9a:	4a0c      	ldr	r2, [pc, #48]	; (cc <set_system_clock_external_high+0xcc>)
  9c:	609a      	str	r2, [r3, #8]
  9e:	4b0a      	ldr	r3, [pc, #40]	; (c8 <set_system_clock_external_high+0xc8>)
  a0:	4a0b      	ldr	r2, [pc, #44]	; (d0 <set_system_clock_external_high+0xd0>)
  a2:	609a      	str	r2, [r3, #8]
  a4:	46c0      	nop			; (mov r8, r8)
  a6:	4b08      	ldr	r3, [pc, #32]	; (c8 <set_system_clock_external_high+0xc8>)
  a8:	881a      	ldrh	r2, [r3, #0]
  aa:	2108      	movs	r1, #8
  ac:	438a      	bics	r2, r1
  ae:	801a      	strh	r2, [r3, #0]
  b0:	1cbb      	adds	r3, r7, #2
  b2:	781a      	ldrb	r2, [r3, #0]
  b4:	1cfb      	adds	r3, r7, #3
  b6:	7819      	ldrb	r1, [r3, #0]
  b8:	687b      	ldr	r3, [r7, #4]
  ba:	0018      	movs	r0, r3
  bc:	f7ff fffe 	bl	0 <set_system_clock_external_high>
  c0:	46c0      	nop			; (mov r8, r8)
  c2:	46bd      	mov	sp, r7
  c4:	b002      	add	sp, #8
  c6:	bd80      	pop	{r7, pc}
  c8:	40002000 	.word	0x40002000
  cc:	00005a5a 	.word	0x00005a5a
  d0:	0000a5a5 	.word	0x0000a5a5

Disassembly of section .text.set_system_clock_internal_low:

00000000 <set_system_clock_internal_low>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1cfb      	adds	r3, r7, #3
   e:	1c02      	adds	r2, r0, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1cbb      	adds	r3, r7, #2
  14:	1c0a      	adds	r2, r1, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	250e      	movs	r5, #14
  1a:	197c      	adds	r4, r7, r5
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	0018      	movs	r0, r3
  20:	f7ff fffe 	bl	0 <set_system_clock_internal_low>
  24:	0003      	movs	r3, r0
  26:	8023      	strh	r3, [r4, #0]
  28:	4b33      	ldr	r3, [pc, #204]	; (f8 <set_system_clock_internal_low+0xf8>)
  2a:	4a34      	ldr	r2, [pc, #208]	; (fc <set_system_clock_internal_low+0xfc>)
  2c:	609a      	str	r2, [r3, #8]
  2e:	4b32      	ldr	r3, [pc, #200]	; (f8 <set_system_clock_internal_low+0xf8>)
  30:	4a33      	ldr	r2, [pc, #204]	; (100 <set_system_clock_internal_low+0x100>)
  32:	609a      	str	r2, [r3, #8]
  34:	46c0      	nop			; (mov r8, r8)
  36:	4b30      	ldr	r3, [pc, #192]	; (f8 <set_system_clock_internal_low+0xf8>)
  38:	197a      	adds	r2, r7, r5
  3a:	8812      	ldrh	r2, [r2, #0]
  3c:	0592      	lsls	r2, r2, #22
  3e:	0d92      	lsrs	r2, r2, #22
  40:	b292      	uxth	r2, r2
  42:	0592      	lsls	r2, r2, #22
  44:	0d90      	lsrs	r0, r2, #22
  46:	8a9a      	ldrh	r2, [r3, #20]
  48:	0a92      	lsrs	r2, r2, #10
  4a:	0292      	lsls	r2, r2, #10
  4c:	1c11      	adds	r1, r2, #0
  4e:	1c02      	adds	r2, r0, #0
  50:	430a      	orrs	r2, r1
  52:	829a      	strh	r2, [r3, #20]
  54:	4b28      	ldr	r3, [pc, #160]	; (f8 <set_system_clock_internal_low+0xf8>)
  56:	8a9a      	ldrh	r2, [r3, #20]
  58:	21c0      	movs	r1, #192	; 0xc0
  5a:	0109      	lsls	r1, r1, #4
  5c:	430a      	orrs	r2, r1
  5e:	829a      	strh	r2, [r3, #20]
  60:	4b25      	ldr	r3, [pc, #148]	; (f8 <set_system_clock_internal_low+0xf8>)
  62:	4a26      	ldr	r2, [pc, #152]	; (fc <set_system_clock_internal_low+0xfc>)
  64:	609a      	str	r2, [r3, #8]
  66:	4b24      	ldr	r3, [pc, #144]	; (f8 <set_system_clock_internal_low+0xf8>)
  68:	4a25      	ldr	r2, [pc, #148]	; (100 <set_system_clock_internal_low+0x100>)
  6a:	609a      	str	r2, [r3, #8]
  6c:	46c0      	nop			; (mov r8, r8)
  6e:	4b22      	ldr	r3, [pc, #136]	; (f8 <set_system_clock_internal_low+0xf8>)
  70:	881a      	ldrh	r2, [r3, #0]
  72:	2104      	movs	r1, #4
  74:	430a      	orrs	r2, r1
  76:	801a      	strh	r2, [r3, #0]
  78:	46c0      	nop			; (mov r8, r8)
  7a:	4b1f      	ldr	r3, [pc, #124]	; (f8 <set_system_clock_internal_low+0xf8>)
  7c:	695b      	ldr	r3, [r3, #20]
  7e:	04db      	lsls	r3, r3, #19
  80:	0fdb      	lsrs	r3, r3, #31
  82:	b2db      	uxtb	r3, r3
  84:	2b01      	cmp	r3, #1
  86:	d1f8      	bne.n	7a <set_system_clock_internal_low+0x7a>
  88:	4b1b      	ldr	r3, [pc, #108]	; (f8 <set_system_clock_internal_low+0xf8>)
  8a:	881a      	ldrh	r2, [r3, #0]
  8c:	2130      	movs	r1, #48	; 0x30
  8e:	438a      	bics	r2, r1
  90:	1c11      	adds	r1, r2, #0
  92:	2220      	movs	r2, #32
  94:	430a      	orrs	r2, r1
  96:	801a      	strh	r2, [r3, #0]
  98:	4b17      	ldr	r3, [pc, #92]	; (f8 <set_system_clock_internal_low+0xf8>)
  9a:	4a18      	ldr	r2, [pc, #96]	; (fc <set_system_clock_internal_low+0xfc>)
  9c:	609a      	str	r2, [r3, #8]
  9e:	4b16      	ldr	r3, [pc, #88]	; (f8 <set_system_clock_internal_low+0xf8>)
  a0:	4a17      	ldr	r2, [pc, #92]	; (100 <set_system_clock_internal_low+0x100>)
  a2:	609a      	str	r2, [r3, #8]
  a4:	46c0      	nop			; (mov r8, r8)
  a6:	4b14      	ldr	r3, [pc, #80]	; (f8 <set_system_clock_internal_low+0xf8>)
  a8:	881a      	ldrh	r2, [r3, #0]
  aa:	2108      	movs	r1, #8
  ac:	438a      	bics	r2, r1
  ae:	801a      	strh	r2, [r3, #0]
  b0:	4b11      	ldr	r3, [pc, #68]	; (f8 <set_system_clock_internal_low+0xf8>)
  b2:	4a12      	ldr	r2, [pc, #72]	; (fc <set_system_clock_internal_low+0xfc>)
  b4:	609a      	str	r2, [r3, #8]
  b6:	4b10      	ldr	r3, [pc, #64]	; (f8 <set_system_clock_internal_low+0xf8>)
  b8:	4a11      	ldr	r2, [pc, #68]	; (100 <set_system_clock_internal_low+0x100>)
  ba:	609a      	str	r2, [r3, #8]
  bc:	46c0      	nop			; (mov r8, r8)
  be:	4b0e      	ldr	r3, [pc, #56]	; (f8 <set_system_clock_internal_low+0xf8>)
  c0:	881a      	ldrh	r2, [r3, #0]
  c2:	2101      	movs	r1, #1
  c4:	438a      	bics	r2, r1
  c6:	801a      	strh	r2, [r3, #0]
  c8:	4b0b      	ldr	r3, [pc, #44]	; (f8 <set_system_clock_internal_low+0xf8>)
  ca:	4a0c      	ldr	r2, [pc, #48]	; (fc <set_system_clock_internal_low+0xfc>)
  cc:	609a      	str	r2, [r3, #8]
  ce:	4b0a      	ldr	r3, [pc, #40]	; (f8 <set_system_clock_internal_low+0xf8>)
  d0:	4a0b      	ldr	r2, [pc, #44]	; (100 <set_system_clock_internal_low+0x100>)
  d2:	609a      	str	r2, [r3, #8]
  d4:	46c0      	nop			; (mov r8, r8)
  d6:	4b08      	ldr	r3, [pc, #32]	; (f8 <set_system_clock_internal_low+0xf8>)
  d8:	881a      	ldrh	r2, [r3, #0]
  da:	2102      	movs	r1, #2
  dc:	438a      	bics	r2, r1
  de:	801a      	strh	r2, [r3, #0]
  e0:	1cbb      	adds	r3, r7, #2
  e2:	781a      	ldrb	r2, [r3, #0]
  e4:	1cfb      	adds	r3, r7, #3
  e6:	7819      	ldrb	r1, [r3, #0]
  e8:	687b      	ldr	r3, [r7, #4]
  ea:	0018      	movs	r0, r3
  ec:	f7ff fffe 	bl	0 <set_system_clock_internal_low>
  f0:	46c0      	nop			; (mov r8, r8)
  f2:	46bd      	mov	sp, r7
  f4:	b004      	add	sp, #16
  f6:	bdb0      	pop	{r4, r5, r7, pc}
  f8:	40002000 	.word	0x40002000
  fc:	00005a5a 	.word	0x00005a5a
 100:	0000a5a5 	.word	0x0000a5a5

Disassembly of section .text.set_system_clock_internal_high:

00000000 <set_system_clock_internal_high>:
   0:	b5b0      	push	{r4, r5, r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	0008      	movs	r0, r1
   a:	0011      	movs	r1, r2
   c:	1cfb      	adds	r3, r7, #3
   e:	1c02      	adds	r2, r0, #0
  10:	701a      	strb	r2, [r3, #0]
  12:	1cbb      	adds	r3, r7, #2
  14:	1c0a      	adds	r2, r1, #0
  16:	701a      	strb	r2, [r3, #0]
  18:	250e      	movs	r5, #14
  1a:	197c      	adds	r4, r7, r5
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	0018      	movs	r0, r3
  20:	f7ff fffe 	bl	0 <set_system_clock_internal_high>
  24:	0003      	movs	r3, r0
  26:	8023      	strh	r3, [r4, #0]
  28:	4b2f      	ldr	r3, [pc, #188]	; (e8 <set_system_clock_internal_high+0xe8>)
  2a:	4a30      	ldr	r2, [pc, #192]	; (ec <set_system_clock_internal_high+0xec>)
  2c:	609a      	str	r2, [r3, #8]
  2e:	4b2e      	ldr	r3, [pc, #184]	; (e8 <set_system_clock_internal_high+0xe8>)
  30:	4a2f      	ldr	r2, [pc, #188]	; (f0 <set_system_clock_internal_high+0xf0>)
  32:	609a      	str	r2, [r3, #8]
  34:	46c0      	nop			; (mov r8, r8)
  36:	4b2c      	ldr	r3, [pc, #176]	; (e8 <set_system_clock_internal_high+0xe8>)
  38:	197a      	adds	r2, r7, r5
  3a:	8812      	ldrh	r2, [r2, #0]
  3c:	0552      	lsls	r2, r2, #21
  3e:	0d52      	lsrs	r2, r2, #21
  40:	b292      	uxth	r2, r2
  42:	0552      	lsls	r2, r2, #21
  44:	0d50      	lsrs	r0, r2, #21
  46:	899a      	ldrh	r2, [r3, #12]
  48:	0ad2      	lsrs	r2, r2, #11
  4a:	02d2      	lsls	r2, r2, #11
  4c:	1c11      	adds	r1, r2, #0
  4e:	1c02      	adds	r2, r0, #0
  50:	430a      	orrs	r2, r1
  52:	819a      	strh	r2, [r3, #12]
  54:	4b24      	ldr	r3, [pc, #144]	; (e8 <set_system_clock_internal_high+0xe8>)
  56:	4a25      	ldr	r2, [pc, #148]	; (ec <set_system_clock_internal_high+0xec>)
  58:	609a      	str	r2, [r3, #8]
  5a:	4b23      	ldr	r3, [pc, #140]	; (e8 <set_system_clock_internal_high+0xe8>)
  5c:	4a24      	ldr	r2, [pc, #144]	; (f0 <set_system_clock_internal_high+0xf0>)
  5e:	609a      	str	r2, [r3, #8]
  60:	46c0      	nop			; (mov r8, r8)
  62:	4b21      	ldr	r3, [pc, #132]	; (e8 <set_system_clock_internal_high+0xe8>)
  64:	881a      	ldrh	r2, [r3, #0]
  66:	2101      	movs	r1, #1
  68:	430a      	orrs	r2, r1
  6a:	801a      	strh	r2, [r3, #0]
  6c:	46c0      	nop			; (mov r8, r8)
  6e:	4b1e      	ldr	r3, [pc, #120]	; (e8 <set_system_clock_internal_high+0xe8>)
  70:	68db      	ldr	r3, [r3, #12]
  72:	051b      	lsls	r3, r3, #20
  74:	0fdb      	lsrs	r3, r3, #31
  76:	b2db      	uxtb	r3, r3
  78:	2b01      	cmp	r3, #1
  7a:	d1f8      	bne.n	6e <set_system_clock_internal_high+0x6e>
  7c:	4b1a      	ldr	r3, [pc, #104]	; (e8 <set_system_clock_internal_high+0xe8>)
  7e:	881a      	ldrh	r2, [r3, #0]
  80:	2130      	movs	r1, #48	; 0x30
  82:	438a      	bics	r2, r1
  84:	801a      	strh	r2, [r3, #0]
  86:	4b18      	ldr	r3, [pc, #96]	; (e8 <set_system_clock_internal_high+0xe8>)
  88:	4a18      	ldr	r2, [pc, #96]	; (ec <set_system_clock_internal_high+0xec>)
  8a:	609a      	str	r2, [r3, #8]
  8c:	4b16      	ldr	r3, [pc, #88]	; (e8 <set_system_clock_internal_high+0xe8>)
  8e:	4a18      	ldr	r2, [pc, #96]	; (f0 <set_system_clock_internal_high+0xf0>)
  90:	609a      	str	r2, [r3, #8]
  92:	46c0      	nop			; (mov r8, r8)
  94:	4b14      	ldr	r3, [pc, #80]	; (e8 <set_system_clock_internal_high+0xe8>)
  96:	881a      	ldrh	r2, [r3, #0]
  98:	2108      	movs	r1, #8
  9a:	438a      	bics	r2, r1
  9c:	801a      	strh	r2, [r3, #0]
  9e:	4b12      	ldr	r3, [pc, #72]	; (e8 <set_system_clock_internal_high+0xe8>)
  a0:	4a12      	ldr	r2, [pc, #72]	; (ec <set_system_clock_internal_high+0xec>)
  a2:	609a      	str	r2, [r3, #8]
  a4:	4b10      	ldr	r3, [pc, #64]	; (e8 <set_system_clock_internal_high+0xe8>)
  a6:	4a12      	ldr	r2, [pc, #72]	; (f0 <set_system_clock_internal_high+0xf0>)
  a8:	609a      	str	r2, [r3, #8]
  aa:	46c0      	nop			; (mov r8, r8)
  ac:	4b0e      	ldr	r3, [pc, #56]	; (e8 <set_system_clock_internal_high+0xe8>)
  ae:	881a      	ldrh	r2, [r3, #0]
  b0:	2104      	movs	r1, #4
  b2:	438a      	bics	r2, r1
  b4:	801a      	strh	r2, [r3, #0]
  b6:	4b0c      	ldr	r3, [pc, #48]	; (e8 <set_system_clock_internal_high+0xe8>)
  b8:	4a0c      	ldr	r2, [pc, #48]	; (ec <set_system_clock_internal_high+0xec>)
  ba:	609a      	str	r2, [r3, #8]
  bc:	4b0a      	ldr	r3, [pc, #40]	; (e8 <set_system_clock_internal_high+0xe8>)
  be:	4a0c      	ldr	r2, [pc, #48]	; (f0 <set_system_clock_internal_high+0xf0>)
  c0:	609a      	str	r2, [r3, #8]
  c2:	46c0      	nop			; (mov r8, r8)
  c4:	4b08      	ldr	r3, [pc, #32]	; (e8 <set_system_clock_internal_high+0xe8>)
  c6:	881a      	ldrh	r2, [r3, #0]
  c8:	2102      	movs	r1, #2
  ca:	438a      	bics	r2, r1
  cc:	801a      	strh	r2, [r3, #0]
  ce:	1cbb      	adds	r3, r7, #2
  d0:	781a      	ldrb	r2, [r3, #0]
  d2:	1cfb      	adds	r3, r7, #3
  d4:	7819      	ldrb	r1, [r3, #0]
  d6:	687b      	ldr	r3, [r7, #4]
  d8:	0018      	movs	r0, r3
  da:	f7ff fffe 	bl	0 <set_system_clock_internal_high>
  de:	46c0      	nop			; (mov r8, r8)
  e0:	46bd      	mov	sp, r7
  e2:	b004      	add	sp, #16
  e4:	bdb0      	pop	{r4, r5, r7, pc}
  e6:	46c0      	nop			; (mov r8, r8)
  e8:	40002000 	.word	0x40002000
  ec:	00005a5a 	.word	0x00005a5a
  f0:	0000a5a5 	.word	0x0000a5a5

Disassembly of section .text.set_system_clock:

00000000 <set_system_clock>:
   0:	b590      	push	{r4, r7, lr}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	0004      	movs	r4, r0
   8:	6039      	str	r1, [r7, #0]
   a:	0010      	movs	r0, r2
   c:	0019      	movs	r1, r3
   e:	1dfb      	adds	r3, r7, #7
  10:	1c22      	adds	r2, r4, #0
  12:	701a      	strb	r2, [r3, #0]
  14:	1dbb      	adds	r3, r7, #6
  16:	1c02      	adds	r2, r0, #0
  18:	701a      	strb	r2, [r3, #0]
  1a:	1d7b      	adds	r3, r7, #5
  1c:	1c0a      	adds	r2, r1, #0
  1e:	701a      	strb	r2, [r3, #0]
  20:	1dfb      	adds	r3, r7, #7
  22:	781b      	ldrb	r3, [r3, #0]
  24:	2b03      	cmp	r3, #3
  26:	d023      	beq.n	70 <set_system_clock+0x70>
  28:	dc2b      	bgt.n	82 <set_system_clock+0x82>
  2a:	2b02      	cmp	r3, #2
  2c:	d00e      	beq.n	4c <set_system_clock+0x4c>
  2e:	dc28      	bgt.n	82 <set_system_clock+0x82>
  30:	2b00      	cmp	r3, #0
  32:	d002      	beq.n	3a <set_system_clock+0x3a>
  34:	2b01      	cmp	r3, #1
  36:	d012      	beq.n	5e <set_system_clock+0x5e>
  38:	e023      	b.n	82 <set_system_clock+0x82>
  3a:	1d7b      	adds	r3, r7, #5
  3c:	781a      	ldrb	r2, [r3, #0]
  3e:	1dbb      	adds	r3, r7, #6
  40:	7819      	ldrb	r1, [r3, #0]
  42:	683b      	ldr	r3, [r7, #0]
  44:	0018      	movs	r0, r3
  46:	f7ff fffe 	bl	0 <set_system_clock>
  4a:	e01b      	b.n	84 <set_system_clock+0x84>
  4c:	1d7b      	adds	r3, r7, #5
  4e:	781a      	ldrb	r2, [r3, #0]
  50:	1dbb      	adds	r3, r7, #6
  52:	7819      	ldrb	r1, [r3, #0]
  54:	683b      	ldr	r3, [r7, #0]
  56:	0018      	movs	r0, r3
  58:	f7ff fffe 	bl	0 <set_system_clock>
  5c:	e012      	b.n	84 <set_system_clock+0x84>
  5e:	1d7b      	adds	r3, r7, #5
  60:	781a      	ldrb	r2, [r3, #0]
  62:	1dbb      	adds	r3, r7, #6
  64:	7819      	ldrb	r1, [r3, #0]
  66:	683b      	ldr	r3, [r7, #0]
  68:	0018      	movs	r0, r3
  6a:	f7ff fffe 	bl	0 <set_system_clock>
  6e:	e009      	b.n	84 <set_system_clock+0x84>
  70:	1d7b      	adds	r3, r7, #5
  72:	781a      	ldrb	r2, [r3, #0]
  74:	1dbb      	adds	r3, r7, #6
  76:	7819      	ldrb	r1, [r3, #0]
  78:	683b      	ldr	r3, [r7, #0]
  7a:	0018      	movs	r0, r3
  7c:	f7ff fffe 	bl	0 <set_system_clock>
  80:	e000      	b.n	84 <set_system_clock+0x84>
  82:	46c0      	nop			; (mov r8, r8)
  84:	46bd      	mov	sp, r7
  86:	b003      	add	sp, #12
  88:	bd90      	pop	{r4, r7, pc}

Disassembly of section .text.__systick_start:

00000000 <__systick_start>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	4b02      	ldr	r3, [pc, #8]	; (10 <__systick_start+0x10>)
   6:	2207      	movs	r2, #7
   8:	601a      	str	r2, [r3, #0]
   a:	46c0      	nop			; (mov r8, r8)
   c:	46bd      	mov	sp, r7
   e:	bd80      	pop	{r7, pc}
  10:	e000e010 	.word	0xe000e010

Disassembly of section .text.__systick_stop:

00000000 <__systick_stop>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	4b04      	ldr	r3, [pc, #16]	; (18 <__systick_stop+0x18>)
   6:	681a      	ldr	r2, [r3, #0]
   8:	4b03      	ldr	r3, [pc, #12]	; (18 <__systick_stop+0x18>)
   a:	2107      	movs	r1, #7
   c:	438a      	bics	r2, r1
   e:	601a      	str	r2, [r3, #0]
  10:	46c0      	nop			; (mov r8, r8)
  12:	46bd      	mov	sp, r7
  14:	bd80      	pop	{r7, pc}
  16:	46c0      	nop			; (mov r8, r8)
  18:	e000e010 	.word	0xe000e010

Disassembly of section .text.enable_systick:

00000000 <enable_systick>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	2b00      	cmp	r3, #0
   c:	d027      	beq.n	5e <enable_systick+0x5e>
   e:	f7ff fffe 	bl	0 <enable_systick>
  12:	0002      	movs	r2, r0
  14:	2380      	movs	r3, #128	; 0x80
  16:	045b      	lsls	r3, r3, #17
  18:	4313      	orrs	r3, r2
  1a:	0018      	movs	r0, r3
  1c:	f7ff fffe 	bl	0 <enable_systick>
  20:	4b16      	ldr	r3, [pc, #88]	; (7c <enable_systick+0x7c>)
  22:	681b      	ldr	r3, [r3, #0]
  24:	6879      	ldr	r1, [r7, #4]
  26:	0018      	movs	r0, r3
  28:	f7ff fffe 	bl	0 <__aeabi_uidiv>
  2c:	0003      	movs	r3, r0
  2e:	60fb      	str	r3, [r7, #12]
  30:	68fb      	ldr	r3, [r7, #12]
  32:	1e5a      	subs	r2, r3, #1
  34:	2380      	movs	r3, #128	; 0x80
  36:	041b      	lsls	r3, r3, #16
  38:	429a      	cmp	r2, r3
  3a:	d21b      	bcs.n	74 <enable_systick+0x74>
  3c:	4b10      	ldr	r3, [pc, #64]	; (80 <enable_systick+0x80>)
  3e:	68fa      	ldr	r2, [r7, #12]
  40:	3a01      	subs	r2, #1
  42:	605a      	str	r2, [r3, #4]
  44:	4b0e      	ldr	r3, [pc, #56]	; (80 <enable_systick+0x80>)
  46:	2200      	movs	r2, #0
  48:	609a      	str	r2, [r3, #8]
  4a:	2301      	movs	r3, #1
  4c:	425b      	negs	r3, r3
  4e:	2201      	movs	r2, #1
  50:	2103      	movs	r1, #3
  52:	0018      	movs	r0, r3
  54:	f7ff fffe 	bl	0 <enable_systick>
  58:	f7ff fffe 	bl	0 <enable_systick>
  5c:	e00b      	b.n	76 <enable_systick+0x76>
  5e:	f7ff fffe 	bl	0 <enable_systick>
  62:	f7ff fffe 	bl	0 <enable_systick>
  66:	0003      	movs	r3, r0
  68:	4a06      	ldr	r2, [pc, #24]	; (84 <enable_systick+0x84>)
  6a:	4013      	ands	r3, r2
  6c:	0018      	movs	r0, r3
  6e:	f7ff fffe 	bl	0 <enable_systick>
  72:	e000      	b.n	76 <enable_systick+0x76>
  74:	46c0      	nop			; (mov r8, r8)
  76:	46bd      	mov	sp, r7
  78:	b004      	add	sp, #16
  7a:	bd80      	pop	{r7, pc}
  7c:	00000000 	.word	0x00000000
  80:	e000e010 	.word	0xe000e010
  84:	feffffff 	.word	0xfeffffff

Disassembly of section .text.systick_time_since:

00000000 <systick_time_since>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	4b0d      	ldr	r3, [pc, #52]	; (40 <systick_time_since+0x40>)
   a:	681b      	ldr	r3, [r3, #0]
   c:	2203      	movs	r2, #3
   e:	4013      	ands	r3, r2
  10:	2b03      	cmp	r3, #3
  12:	d001      	beq.n	18 <systick_time_since+0x18>
  14:	2300      	movs	r3, #0
  16:	e00e      	b.n	36 <systick_time_since+0x36>
  18:	4b0a      	ldr	r3, [pc, #40]	; (44 <systick_time_since+0x44>)
  1a:	685b      	ldr	r3, [r3, #4]
  1c:	60fb      	str	r3, [r7, #12]
  1e:	68fa      	ldr	r2, [r7, #12]
  20:	687b      	ldr	r3, [r7, #4]
  22:	429a      	cmp	r2, r3
  24:	d204      	bcs.n	30 <systick_time_since+0x30>
  26:	68fa      	ldr	r2, [r7, #12]
  28:	687b      	ldr	r3, [r7, #4]
  2a:	1ad3      	subs	r3, r2, r3
  2c:	3b01      	subs	r3, #1
  2e:	e002      	b.n	36 <systick_time_since+0x36>
  30:	68fa      	ldr	r2, [r7, #12]
  32:	687b      	ldr	r3, [r7, #4]
  34:	1ad3      	subs	r3, r2, r3
  36:	0018      	movs	r0, r3
  38:	46bd      	mov	sp, r7
  3a:	b004      	add	sp, #16
  3c:	bd80      	pop	{r7, pc}
  3e:	46c0      	nop			; (mov r8, r8)
  40:	e000e010 	.word	0xe000e010
  44:	00000008 	.word	0x00000008

Disassembly of section .text.systick_current_value:

00000000 <systick_current_value>:
   0:	b580      	push	{r7, lr}
   2:	af00      	add	r7, sp, #0
   4:	4b02      	ldr	r3, [pc, #8]	; (10 <systick_current_value+0x10>)
   6:	685b      	ldr	r3, [r3, #4]
   8:	0018      	movs	r0, r3
   a:	46bd      	mov	sp, r7
   c:	bd80      	pop	{r7, pc}
   e:	46c0      	nop			; (mov r8, r8)
  10:	00000008 	.word	0x00000008

Disassembly of section .text.systick_counter_start:

00000000 <systick_counter_start>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687a      	ldr	r2, [r7, #4]
   a:	4b0f      	ldr	r3, [pc, #60]	; (48 <systick_counter_start+0x48>)
   c:	429a      	cmp	r2, r3
   e:	d017      	beq.n	40 <systick_counter_start+0x40>
  10:	687b      	ldr	r3, [r7, #4]
  12:	2200      	movs	r2, #0
  14:	605a      	str	r2, [r3, #4]
  16:	687b      	ldr	r3, [r7, #4]
  18:	2200      	movs	r2, #0
  1a:	601a      	str	r2, [r3, #0]
  1c:	4b0a      	ldr	r3, [pc, #40]	; (48 <systick_counter_start+0x48>)
  1e:	60fb      	str	r3, [r7, #12]
  20:	f7ff fffe 	bl	0 <systick_counter_start>
  24:	e002      	b.n	2c <systick_counter_start+0x2c>
  26:	68fb      	ldr	r3, [r7, #12]
  28:	681b      	ldr	r3, [r3, #0]
  2a:	60fb      	str	r3, [r7, #12]
  2c:	68fb      	ldr	r3, [r7, #12]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	2b00      	cmp	r3, #0
  32:	d1f8      	bne.n	26 <systick_counter_start+0x26>
  34:	68fb      	ldr	r3, [r7, #12]
  36:	687a      	ldr	r2, [r7, #4]
  38:	601a      	str	r2, [r3, #0]
  3a:	f7ff fffe 	bl	0 <systick_counter_start>
  3e:	e000      	b.n	42 <systick_counter_start+0x42>
  40:	46c0      	nop			; (mov r8, r8)
  42:	46bd      	mov	sp, r7
  44:	b004      	add	sp, #16
  46:	bd80      	pop	{r7, pc}
  48:	00000008 	.word	0x00000008

Disassembly of section .text.systick_counter_elapsed:

00000000 <systick_counter_elapsed>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687b      	ldr	r3, [r7, #4]
   a:	685b      	ldr	r3, [r3, #4]
   c:	0018      	movs	r0, r3
   e:	46bd      	mov	sp, r7
  10:	b002      	add	sp, #8
  12:	bd80      	pop	{r7, pc}

Disassembly of section .text.systick_counter_complete:

00000000 <systick_counter_complete>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	687a      	ldr	r2, [r7, #4]
   a:	4b10      	ldr	r3, [pc, #64]	; (4c <systick_counter_complete+0x4c>)
   c:	429a      	cmp	r2, r3
   e:	d019      	beq.n	44 <systick_counter_complete+0x44>
  10:	4b0e      	ldr	r3, [pc, #56]	; (4c <systick_counter_complete+0x4c>)
  12:	60fb      	str	r3, [r7, #12]
  14:	f7ff fffe 	bl	0 <systick_counter_complete>
  18:	e002      	b.n	20 <systick_counter_complete+0x20>
  1a:	68fb      	ldr	r3, [r7, #12]
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	60fb      	str	r3, [r7, #12]
  20:	68fb      	ldr	r3, [r7, #12]
  22:	681b      	ldr	r3, [r3, #0]
  24:	687a      	ldr	r2, [r7, #4]
  26:	429a      	cmp	r2, r3
  28:	d1f7      	bne.n	1a <systick_counter_complete+0x1a>
  2a:	687b      	ldr	r3, [r7, #4]
  2c:	681a      	ldr	r2, [r3, #0]
  2e:	68fb      	ldr	r3, [r7, #12]
  30:	601a      	str	r2, [r3, #0]
  32:	687b      	ldr	r3, [r7, #4]
  34:	2200      	movs	r2, #0
  36:	601a      	str	r2, [r3, #0]
  38:	687b      	ldr	r3, [r7, #4]
  3a:	2200      	movs	r2, #0
  3c:	605a      	str	r2, [r3, #4]
  3e:	f7ff fffe 	bl	0 <systick_counter_complete>
  42:	e000      	b.n	46 <systick_counter_complete+0x46>
  44:	46c0      	nop			; (mov r8, r8)
  46:	46bd      	mov	sp, r7
  48:	b004      	add	sp, #16
  4a:	bd80      	pop	{r7, pc}
  4c:	00000008 	.word	0x00000008

Disassembly of section .text.systick_delay:

00000000 <systick_delay>:
   0:	b580      	push	{r7, lr}
   2:	b084      	sub	sp, #16
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	2308      	movs	r3, #8
   a:	18fb      	adds	r3, r7, r3
   c:	0018      	movs	r0, r3
   e:	f7ff fffe 	bl	0 <systick_delay>
  12:	e000      	b.n	16 <systick_delay+0x16>
  14:	46c0      	nop			; (mov r8, r8)
  16:	2108      	movs	r1, #8
  18:	187b      	adds	r3, r7, r1
  1a:	685b      	ldr	r3, [r3, #4]
  1c:	687a      	ldr	r2, [r7, #4]
  1e:	429a      	cmp	r2, r3
  20:	d8f8      	bhi.n	14 <systick_delay+0x14>
  22:	187b      	adds	r3, r7, r1
  24:	0018      	movs	r0, r3
  26:	f7ff fffe 	bl	0 <systick_delay>
  2a:	46c0      	nop			; (mov r8, r8)
  2c:	46bd      	mov	sp, r7
  2e:	b004      	add	sp, #16
  30:	bd80      	pop	{r7, pc}

Disassembly of section .text.systick_counter_delay:

00000000 <systick_counter_delay>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	6078      	str	r0, [r7, #4]
   8:	6039      	str	r1, [r7, #0]
   a:	687b      	ldr	r3, [r7, #4]
   c:	0018      	movs	r0, r3
   e:	f7ff fffe 	bl	0 <systick_counter_delay>
  12:	e000      	b.n	16 <systick_counter_delay+0x16>
  14:	46c0      	nop			; (mov r8, r8)
  16:	687b      	ldr	r3, [r7, #4]
  18:	685b      	ldr	r3, [r3, #4]
  1a:	683a      	ldr	r2, [r7, #0]
  1c:	429a      	cmp	r2, r3
  1e:	d8f9      	bhi.n	14 <systick_counter_delay+0x14>
  20:	687b      	ldr	r3, [r7, #4]
  22:	0018      	movs	r0, r3
  24:	f7ff fffe 	bl	0 <systick_counter_delay>
  28:	46c0      	nop			; (mov r8, r8)
  2a:	46bd      	mov	sp, r7
  2c:	b002      	add	sp, #8
  2e:	bd80      	pop	{r7, pc}

Disassembly of section .text.SysTick_Handler:

00000000 <SysTick_Handler>:
   0:	b580      	push	{r7, lr}
   2:	b082      	sub	sp, #8
   4:	af00      	add	r7, sp, #0
   6:	4b09      	ldr	r3, [pc, #36]	; (2c <SysTick_Handler+0x2c>)
   8:	607b      	str	r3, [r7, #4]
   a:	e007      	b.n	1c <SysTick_Handler+0x1c>
   c:	687b      	ldr	r3, [r7, #4]
   e:	685b      	ldr	r3, [r3, #4]
  10:	1c5a      	adds	r2, r3, #1
  12:	687b      	ldr	r3, [r7, #4]
  14:	605a      	str	r2, [r3, #4]
  16:	687b      	ldr	r3, [r7, #4]
  18:	681b      	ldr	r3, [r3, #0]
  1a:	607b      	str	r3, [r7, #4]
  1c:	687b      	ldr	r3, [r7, #4]
  1e:	2b00      	cmp	r3, #0
  20:	d1f4      	bne.n	c <SysTick_Handler+0xc>
  22:	46c0      	nop			; (mov r8, r8)
  24:	46c0      	nop			; (mov r8, r8)
  26:	46bd      	mov	sp, r7
  28:	b002      	add	sp, #8
  2a:	bd80      	pop	{r7, pc}
  2c:	00000008 	.word	0x00000008
