library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity tb_COUNTER is 
end tb_COUNTER;


architecture behavioral of tb_COUNTER is 

component COUNTER is Port 
( 
		i_RST 		: in std_logic;
		i_CLK   		: in std_logic;
  	 	i_NEW_EDGE  : in std_logic;
      o_ND	 		: out std_logic
);
end component;