// Seed: 3483152776
module module_0 ();
  wire id_1;
  assign module_2.id_9 = 0;
  assign module_1.id_1 = 0;
endmodule : SymbolIdentifier
module module_1;
  always_comb id_1 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9
    , id_19,
    input wire id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    input tri id_17
);
  wor id_20 = 1;
  assign id_20 = id_6;
  module_0 modCall_1 ();
  assign id_0 = 1;
endmodule
