module afifo_top #(parameter ASIZE = 3, parameter DSIZE = 8)
                  (wrclk, rdclk, in_data, in_wr_en, in_rd_en, in_resetn, out_data, out_full,out_empty);
						
						
input  wrclk, rdclk,in_wr_en, in_rd_en, in_resetn;
input [DSIZE-1 : 0] in_data;
output[DSIZE-1 : 0] out_data;		
output out_full,out_empty;

wire [ASIZE-1 : 0] waddr, raddr;
wire wr_en_ram, rd_en_ram;

fifo_RAM fifo_RAM_inst ( ASIZE, DSIZE) 
                       (.wclk_ram(wrclk), .in_resetn(in_resetn), .write_data_ram(in_data),
							   .waddr (waddr), .raddr(raddr), .wr_en_ram(wr_en_ram), 
								.rd_en_ram(rd_en_ram), .read_data_ram(out_data));	
						
						
						
						

endmodule						