{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579424397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:57:04 2017 " "Processing started: Wed Dec 06 17:57:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LauflichtV2 -c LauflichtV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LauflichtV2 -c LauflichtV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579424402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512579425409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauflichtv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lauflichtv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LauflichtV2-laufen " "Found design unit 1: LauflichtV2-laufen" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""} { "Info" "ISGN_ENTITY_NAME" "1 LauflichtV2 " "Found entity 1: LauflichtV2" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579425881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LauflichtV2 " "Elaborating entity \"LauflichtV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512579426042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_ubernahme LauflichtV2.vhd(30) " "VHDL Process Statement warning at LauflichtV2.vhd(30): signal \"muster_ubernahme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster LauflichtV2.vhd(31) " "VHDL Process Statement warning at LauflichtV2.vhd(31): signal \"muster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_temp LauflichtV2.vhd(35) " "VHDL Process Statement warning at LauflichtV2.vhd(35): signal \"LEDs_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426043 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(36) " "VHDL Process Statement warning at LauflichtV2.vhd(36): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(37) " "VHDL Process Statement warning at LauflichtV2.vhd(37): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(43) " "VHDL Process Statement warning at LauflichtV2.vhd(43): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(46) " "VHDL Process Statement warning at LauflichtV2.vhd(46): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(47) " "VHDL Process Statement warning at LauflichtV2.vhd(47): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(48) " "VHDL Process Statement warning at LauflichtV2.vhd(48): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(49) " "VHDL Process Statement warning at LauflichtV2.vhd(49): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426048 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(50) " "VHDL Process Statement warning at LauflichtV2.vhd(50): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(51) " "VHDL Process Statement warning at LauflichtV2.vhd(51): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(52) " "VHDL Process Statement warning at LauflichtV2.vhd(52): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(54) " "VHDL Process Statement warning at LauflichtV2.vhd(54): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(56) " "VHDL Process Statement warning at LauflichtV2.vhd(56): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(65) " "VHDL Process Statement warning at LauflichtV2.vhd(65): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(66) " "VHDL Process Statement warning at LauflichtV2.vhd(66): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426053 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(67) " "VHDL Process Statement warning at LauflichtV2.vhd(67): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(68) " "VHDL Process Statement warning at LauflichtV2.vhd(68): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(69) " "VHDL Process Statement warning at LauflichtV2.vhd(69): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(70) " "VHDL Process Statement warning at LauflichtV2.vhd(70): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(71) " "VHDL Process Statement warning at LauflichtV2.vhd(71): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(72) " "VHDL Process Statement warning at LauflichtV2.vhd(72): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(74) " "VHDL Process Statement warning at LauflichtV2.vhd(74): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426058 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(76) " "VHDL Process Statement warning at LauflichtV2.vhd(76): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(84) " "VHDL Process Statement warning at LauflichtV2.vhd(84): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(85) " "VHDL Process Statement warning at LauflichtV2.vhd(85): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(86) " "VHDL Process Statement warning at LauflichtV2.vhd(86): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(87) " "VHDL Process Statement warning at LauflichtV2.vhd(87): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(88) " "VHDL Process Statement warning at LauflichtV2.vhd(88): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(89) " "VHDL Process Statement warning at LauflichtV2.vhd(89): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426063 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(90) " "VHDL Process Statement warning at LauflichtV2.vhd(90): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(91) " "VHDL Process Statement warning at LauflichtV2.vhd(91): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(93) " "VHDL Process Statement warning at LauflichtV2.vhd(93): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(95) " "VHDL Process Statement warning at LauflichtV2.vhd(95): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(103) " "VHDL Process Statement warning at LauflichtV2.vhd(103): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(104) " "VHDL Process Statement warning at LauflichtV2.vhd(104): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(105) " "VHDL Process Statement warning at LauflichtV2.vhd(105): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426068 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(106) " "VHDL Process Statement warning at LauflichtV2.vhd(106): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(107) " "VHDL Process Statement warning at LauflichtV2.vhd(107): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(108) " "VHDL Process Statement warning at LauflichtV2.vhd(108): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(109) " "VHDL Process Statement warning at LauflichtV2.vhd(109): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(110) " "VHDL Process Statement warning at LauflichtV2.vhd(110): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(112) " "VHDL Process Statement warning at LauflichtV2.vhd(112): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(114) " "VHDL Process Statement warning at LauflichtV2.vhd(114): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426073 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(122) " "VHDL Process Statement warning at LauflichtV2.vhd(122): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(123) " "VHDL Process Statement warning at LauflichtV2.vhd(123): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(124) " "VHDL Process Statement warning at LauflichtV2.vhd(124): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(125) " "VHDL Process Statement warning at LauflichtV2.vhd(125): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(126) " "VHDL Process Statement warning at LauflichtV2.vhd(126): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(127) " "VHDL Process Statement warning at LauflichtV2.vhd(127): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(128) " "VHDL Process Statement warning at LauflichtV2.vhd(128): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426078 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(129) " "VHDL Process Statement warning at LauflichtV2.vhd(129): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(131) " "VHDL Process Statement warning at LauflichtV2.vhd(131): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(133) " "VHDL Process Statement warning at LauflichtV2.vhd(133): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(141) " "VHDL Process Statement warning at LauflichtV2.vhd(141): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(142) " "VHDL Process Statement warning at LauflichtV2.vhd(142): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(143) " "VHDL Process Statement warning at LauflichtV2.vhd(143): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(144) " "VHDL Process Statement warning at LauflichtV2.vhd(144): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426086 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(145) " "VHDL Process Statement warning at LauflichtV2.vhd(145): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(146) " "VHDL Process Statement warning at LauflichtV2.vhd(146): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(147) " "VHDL Process Statement warning at LauflichtV2.vhd(147): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(148) " "VHDL Process Statement warning at LauflichtV2.vhd(148): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(150) " "VHDL Process Statement warning at LauflichtV2.vhd(150): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(152) " "VHDL Process Statement warning at LauflichtV2.vhd(152): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(160) " "VHDL Process Statement warning at LauflichtV2.vhd(160): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426091 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(161) " "VHDL Process Statement warning at LauflichtV2.vhd(161): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426095 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(162) " "VHDL Process Statement warning at LauflichtV2.vhd(162): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(163) " "VHDL Process Statement warning at LauflichtV2.vhd(163): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(164) " "VHDL Process Statement warning at LauflichtV2.vhd(164): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(165) " "VHDL Process Statement warning at LauflichtV2.vhd(165): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(166) " "VHDL Process Statement warning at LauflichtV2.vhd(166): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(167) " "VHDL Process Statement warning at LauflichtV2.vhd(167): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426096 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(169) " "VHDL Process Statement warning at LauflichtV2.vhd(169): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(171) " "VHDL Process Statement warning at LauflichtV2.vhd(171): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(179) " "VHDL Process Statement warning at LauflichtV2.vhd(179): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426102 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(180) " "VHDL Process Statement warning at LauflichtV2.vhd(180): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(181) " "VHDL Process Statement warning at LauflichtV2.vhd(181): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(182) " "VHDL Process Statement warning at LauflichtV2.vhd(182): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(183) " "VHDL Process Statement warning at LauflichtV2.vhd(183): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426103 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(184) " "VHDL Process Statement warning at LauflichtV2.vhd(184): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(185) " "VHDL Process Statement warning at LauflichtV2.vhd(185): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(186) " "VHDL Process Statement warning at LauflichtV2.vhd(186): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(188) " "VHDL Process Statement warning at LauflichtV2.vhd(188): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(190) " "VHDL Process Statement warning at LauflichtV2.vhd(190): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426108 "|LauflichtV2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(203) " "VHDL Process Statement warning at LauflichtV2.vhd(203): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579426109 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"count_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426110 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "muster_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"muster_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zustand LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"zustand\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDs_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"LEDs_temp\", which holds its previous value in one or more paths through the process" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579426115 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426117 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426117 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426118 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426123 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426124 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426125 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426126 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426131 "|LauflichtV2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579426132 "|LauflichtV2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDs_temp\[0\] " "Latch LEDs_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zustand\[2\] " "Ports D and ENA on the latch are fed by the same signal zustand\[2\]" {  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579427637 ""}  } { { "LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht2/LauflichtV2.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579427637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512579428784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579428784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512579429371 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512579429371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512579429371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512579429371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:57:09 2017 " "Processing ended: Wed Dec 06 17:57:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579429754 ""}
