m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/sheav/OneDrive/Desktop/Lab6_Solution/Lab6_Solution/testbench/partI_new
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1707549148
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
Idf`Zg]CcP5lbH@Hi7mOC]0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_master_translator_sv_unit
S1
dC:/Users/sheav/OneDrive/Desktop/Lab6_Solution/Lab6_Solution/testbench/partII
w1707479835
8./jtag_to_onchipmem/simulation/submodules/altera_merlin_master_translator.sv
F./jtag_to_onchipmem/simulation/submodules/altera_merlin_master_translator.sv
L0 32
OV;L;10.5b;63
r1
!s85 0
31
!s108 1707549148.000000
!s107 ./jtag_to_onchipmem/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|./jtag_to_onchipmem/simulation/submodules/altera_merlin_master_translator.sv|-work|jtag_master_master_translator|
!i113 1
o-sv -work jtag_master_master_translator
tCvgOpt 0
