

================================================================
== Vitis HLS Report for 'sign'
================================================================
* Date:           Sun Nov 10 15:47:02 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_write_assign = alloca i32 1"   --->   Operation 6 'alloca' 'output_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln174 = store i9 0, i9 %m" [./layer.h:174]   --->   Operation 7 'store' 'store_ln174' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [./layer.h:174]   --->   Operation 8 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_1 = load i9 %m" [./layer.h:174]   --->   Operation 9 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%icmp_ln174 = icmp_eq  i9 %m_1, i9 256" [./layer.h:174]   --->   Operation 11 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln174 = add i9 %m_1, i9 1" [./layer.h:174]   --->   Operation 13 'add' 'add_ln174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %for.end" [./layer.h:174]   --->   Operation 14 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_cast = zext i9 %m_1" [./layer.h:174]   --->   Operation 15 'zext' 'm_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i11 %input_r, i64 0, i64 %m_cast"   --->   Operation 16 'getelementptr' 'input_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.17ns)   --->   "%input_load = load i8 %input_addr"   --->   Operation 17 'load' 'input_load' <Predicate = (!icmp_ln174)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln174 = store i9 %add_ln174, i9 %m" [./layer.h:174]   --->   Operation 18 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_write_assign_load_1 = load i256 %output_write_assign" [./layer.h:177]   --->   Operation 26 'load' 'output_write_assign_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln177 = ret i256 %output_write_assign_load_1" [./layer.h:177]   --->   Operation 27 'ret' 'ret_ln177' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.79>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%output_write_assign_load = load i256 %output_write_assign" [./layer.h:175]   --->   Operation 19 'load' 'output_write_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./layer.h:174]   --->   Operation 20 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.17ns)   --->   "%input_load = load i8 %input_addr"   --->   Operation 21 'load' 'input_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln1081 = icmp_sgt  i11 %input_load, i11 0"   --->   Operation 22 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitset i256 @_ssdm_op_BitSet.i256.i256.i64.i1, i256 %output_write_assign_load, i64 %m_cast, i1 %icmp_ln1081" [./layer.h:175]   --->   Operation 23 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln174 = store i256 %tmp, i256 %output_write_assign" [./layer.h:174]   --->   Operation 24 'store' 'store_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [./layer.h:174]   --->   Operation 25 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('m') [2]  (0 ns)
	'load' operation ('m', ./layer.h:174) on local variable 'm' [7]  (0 ns)
	'getelementptr' operation ('input_addr') [17]  (0 ns)
	'load' operation ('input_load') on array 'input_r' [18]  (1.18 ns)

 <State 2>: 1.79ns
The critical path consists of the following:
	'load' operation ('input_load') on array 'input_r' [18]  (1.18 ns)
	'icmp' operation ('icmp_ln1081') [19]  (0.617 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
