static void xgene_enet_wr_csr(struct xgene_enet_pdata *p, u32 offset, u32 val)\r\n{\r\niowrite32(val, p->eth_csr_addr + offset);\r\n}\r\nstatic void xgene_enet_wr_ring_if(struct xgene_enet_pdata *p,\r\nu32 offset, u32 val)\r\n{\r\niowrite32(val, p->eth_ring_if_addr + offset);\r\n}\r\nstatic void xgene_enet_wr_diag_csr(struct xgene_enet_pdata *p,\r\nu32 offset, u32 val)\r\n{\r\niowrite32(val, p->eth_diag_csr_addr + offset);\r\n}\r\nstatic bool xgene_enet_wr_indirect(struct xgene_indirect_ctl *ctl,\r\nu32 wr_addr, u32 wr_data)\r\n{\r\nint i;\r\niowrite32(wr_addr, ctl->addr);\r\niowrite32(wr_data, ctl->ctl);\r\niowrite32(XGENE_ENET_WR_CMD, ctl->cmd);\r\nfor (i = 0; i < 10; i++) {\r\nif (ioread32(ctl->cmd_done)) {\r\niowrite32(0, ctl->cmd);\r\nreturn true;\r\n}\r\nudelay(1);\r\n}\r\nreturn false;\r\n}\r\nstatic void xgene_enet_wr_mac(struct xgene_enet_pdata *p,\r\nu32 wr_addr, u32 wr_data)\r\n{\r\nstruct xgene_indirect_ctl ctl = {\r\n.addr = p->mcx_mac_addr + MAC_ADDR_REG_OFFSET,\r\n.ctl = p->mcx_mac_addr + MAC_WRITE_REG_OFFSET,\r\n.cmd = p->mcx_mac_addr + MAC_COMMAND_REG_OFFSET,\r\n.cmd_done = p->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET\r\n};\r\nif (!xgene_enet_wr_indirect(&ctl, wr_addr, wr_data))\r\nnetdev_err(p->ndev, "mac write failed, addr: %04x\n", wr_addr);\r\n}\r\nstatic u32 xgene_enet_rd_csr(struct xgene_enet_pdata *p, u32 offset)\r\n{\r\nreturn ioread32(p->eth_csr_addr + offset);\r\n}\r\nstatic u32 xgene_enet_rd_diag_csr(struct xgene_enet_pdata *p, u32 offset)\r\n{\r\nreturn ioread32(p->eth_diag_csr_addr + offset);\r\n}\r\nstatic u32 xgene_enet_rd_indirect(struct xgene_indirect_ctl *ctl, u32 rd_addr)\r\n{\r\nu32 rd_data;\r\nint i;\r\niowrite32(rd_addr, ctl->addr);\r\niowrite32(XGENE_ENET_RD_CMD, ctl->cmd);\r\nfor (i = 0; i < 10; i++) {\r\nif (ioread32(ctl->cmd_done)) {\r\nrd_data = ioread32(ctl->ctl);\r\niowrite32(0, ctl->cmd);\r\nreturn rd_data;\r\n}\r\nudelay(1);\r\n}\r\npr_err("%s: mac read failed, addr: %04x\n", __func__, rd_addr);\r\nreturn 0;\r\n}\r\nstatic u32 xgene_enet_rd_mac(struct xgene_enet_pdata *p, u32 rd_addr)\r\n{\r\nstruct xgene_indirect_ctl ctl = {\r\n.addr = p->mcx_mac_addr + MAC_ADDR_REG_OFFSET,\r\n.ctl = p->mcx_mac_addr + MAC_READ_REG_OFFSET,\r\n.cmd = p->mcx_mac_addr + MAC_COMMAND_REG_OFFSET,\r\n.cmd_done = p->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET\r\n};\r\nreturn xgene_enet_rd_indirect(&ctl, rd_addr);\r\n}\r\nstatic int xgene_enet_ecc_init(struct xgene_enet_pdata *p)\r\n{\r\nstruct net_device *ndev = p->ndev;\r\nu32 data;\r\nint i = 0;\r\nxgene_enet_wr_diag_csr(p, ENET_CFG_MEM_RAM_SHUTDOWN_ADDR, 0);\r\ndo {\r\nusleep_range(100, 110);\r\ndata = xgene_enet_rd_diag_csr(p, ENET_BLOCK_MEM_RDY_ADDR);\r\nif (data == ~0U)\r\nreturn 0;\r\n} while (++i < 10);\r\nnetdev_err(ndev, "Failed to release memory from shutdown\n");\r\nreturn -ENODEV;\r\n}\r\nstatic void xgene_enet_config_ring_if_assoc(struct xgene_enet_pdata *p)\r\n{\r\nu32 val = 0xffffffff;\r\nxgene_enet_wr_ring_if(p, ENET_CFGSSQMIWQASSOC_ADDR, val);\r\nxgene_enet_wr_ring_if(p, ENET_CFGSSQMIFPQASSOC_ADDR, val);\r\n}\r\nstatic void xgene_mii_phy_write(struct xgene_enet_pdata *p, u8 phy_id,\r\nu32 reg, u16 data)\r\n{\r\nu32 addr, wr_data, done;\r\nint i;\r\naddr = PHY_ADDR(phy_id) | REG_ADDR(reg);\r\nxgene_enet_wr_mac(p, MII_MGMT_ADDRESS_ADDR, addr);\r\nwr_data = PHY_CONTROL(data);\r\nxgene_enet_wr_mac(p, MII_MGMT_CONTROL_ADDR, wr_data);\r\nfor (i = 0; i < 10; i++) {\r\ndone = xgene_enet_rd_mac(p, MII_MGMT_INDICATORS_ADDR);\r\nif (!(done & BUSY_MASK))\r\nreturn;\r\nusleep_range(10, 20);\r\n}\r\nnetdev_err(p->ndev, "MII_MGMT write failed\n");\r\n}\r\nstatic u32 xgene_mii_phy_read(struct xgene_enet_pdata *p, u8 phy_id, u32 reg)\r\n{\r\nu32 addr, data, done;\r\nint i;\r\naddr = PHY_ADDR(phy_id) | REG_ADDR(reg);\r\nxgene_enet_wr_mac(p, MII_MGMT_ADDRESS_ADDR, addr);\r\nxgene_enet_wr_mac(p, MII_MGMT_COMMAND_ADDR, READ_CYCLE_MASK);\r\nfor (i = 0; i < 10; i++) {\r\ndone = xgene_enet_rd_mac(p, MII_MGMT_INDICATORS_ADDR);\r\nif (!(done & BUSY_MASK)) {\r\ndata = xgene_enet_rd_mac(p, MII_MGMT_STATUS_ADDR);\r\nxgene_enet_wr_mac(p, MII_MGMT_COMMAND_ADDR, 0);\r\nreturn data;\r\n}\r\nusleep_range(10, 20);\r\n}\r\nnetdev_err(p->ndev, "MII_MGMT read failed\n");\r\nreturn 0;\r\n}\r\nstatic void xgene_sgmac_reset(struct xgene_enet_pdata *p)\r\n{\r\nxgene_enet_wr_mac(p, MAC_CONFIG_1_ADDR, SOFT_RESET1);\r\nxgene_enet_wr_mac(p, MAC_CONFIG_1_ADDR, 0);\r\n}\r\nstatic void xgene_sgmac_set_mac_addr(struct xgene_enet_pdata *p)\r\n{\r\nu32 addr0, addr1;\r\nu8 *dev_addr = p->ndev->dev_addr;\r\naddr0 = (dev_addr[3] << 24) | (dev_addr[2] << 16) |\r\n(dev_addr[1] << 8) | dev_addr[0];\r\nxgene_enet_wr_mac(p, STATION_ADDR0_ADDR, addr0);\r\naddr1 = xgene_enet_rd_mac(p, STATION_ADDR1_ADDR);\r\naddr1 |= (dev_addr[5] << 24) | (dev_addr[4] << 16);\r\nxgene_enet_wr_mac(p, STATION_ADDR1_ADDR, addr1);\r\n}\r\nstatic u32 xgene_enet_link_status(struct xgene_enet_pdata *p)\r\n{\r\nu32 data;\r\ndata = xgene_mii_phy_read(p, INT_PHY_ADDR,\r\nSGMII_BASE_PAGE_ABILITY_ADDR >> 2);\r\nreturn data & LINK_UP;\r\n}\r\nstatic void xgene_sgmac_init(struct xgene_enet_pdata *p)\r\n{\r\nu32 data, loop = 10;\r\nxgene_sgmac_reset(p);\r\nxgene_mii_phy_write(p, INT_PHY_ADDR, SGMII_CONTROL_ADDR >> 2, 0x1000);\r\nxgene_mii_phy_write(p, INT_PHY_ADDR, SGMII_TBI_CONTROL_ADDR >> 2, 0);\r\nwhile (loop--) {\r\ndata = xgene_mii_phy_read(p, INT_PHY_ADDR,\r\nSGMII_STATUS_ADDR >> 2);\r\nif ((data & AUTO_NEG_COMPLETE) && (data & LINK_STATUS))\r\nbreak;\r\nusleep_range(10, 20);\r\n}\r\nif (!(data & AUTO_NEG_COMPLETE) || !(data & LINK_STATUS))\r\nnetdev_err(p->ndev, "Auto-negotiation failed\n");\r\ndata = xgene_enet_rd_mac(p, MAC_CONFIG_2_ADDR);\r\nENET_INTERFACE_MODE2_SET(&data, 2);\r\nxgene_enet_wr_mac(p, MAC_CONFIG_2_ADDR, data | FULL_DUPLEX2);\r\nxgene_enet_wr_mac(p, INTERFACE_CONTROL_ADDR, ENET_GHD_MODE);\r\ndata = xgene_enet_rd_csr(p, ENET_SPARE_CFG_REG_ADDR);\r\ndata |= MPA_IDLE_WITH_QMI_EMPTY;\r\nxgene_enet_wr_csr(p, ENET_SPARE_CFG_REG_ADDR, data);\r\nxgene_sgmac_set_mac_addr(p);\r\ndata = xgene_enet_rd_csr(p, DEBUG_REG_ADDR);\r\ndata |= CFG_BYPASS_UNISEC_TX | CFG_BYPASS_UNISEC_RX;\r\nxgene_enet_wr_csr(p, DEBUG_REG_ADDR, data);\r\ndata = xgene_enet_rd_mac(p, MII_MGMT_CONFIG_ADDR);\r\nMGMT_CLOCK_SEL_SET(&data, 7);\r\nxgene_enet_wr_mac(p, MII_MGMT_CONFIG_ADDR, data);\r\ndata = xgene_enet_rd_csr(p, RSIF_CONFIG_REG_ADDR);\r\ndata |= CFG_RSIF_FPBUFF_TIMEOUT_EN;\r\nxgene_enet_wr_csr(p, RSIF_CONFIG_REG_ADDR, data);\r\nxgene_enet_wr_csr(p, RSIF_RAM_DBG_REG0_ADDR, 0);\r\nxgene_enet_wr_csr(p, CFG_LINK_AGGR_RESUME_0_ADDR, TX_PORT0);\r\nxgene_enet_wr_csr(p, CFG_BYPASS_ADDR, RESUME_TX);\r\nxgene_enet_wr_csr(p, SG_RX_DV_GATE_REG_0_ADDR, RESUME_RX0);\r\n}\r\nstatic void xgene_sgmac_rxtx(struct xgene_enet_pdata *p, u32 bits, bool set)\r\n{\r\nu32 data;\r\ndata = xgene_enet_rd_mac(p, MAC_CONFIG_1_ADDR);\r\nif (set)\r\ndata |= bits;\r\nelse\r\ndata &= ~bits;\r\nxgene_enet_wr_mac(p, MAC_CONFIG_1_ADDR, data);\r\n}\r\nstatic void xgene_sgmac_rx_enable(struct xgene_enet_pdata *p)\r\n{\r\nxgene_sgmac_rxtx(p, RX_EN, true);\r\n}\r\nstatic void xgene_sgmac_tx_enable(struct xgene_enet_pdata *p)\r\n{\r\nxgene_sgmac_rxtx(p, TX_EN, true);\r\n}\r\nstatic void xgene_sgmac_rx_disable(struct xgene_enet_pdata *p)\r\n{\r\nxgene_sgmac_rxtx(p, RX_EN, false);\r\n}\r\nstatic void xgene_sgmac_tx_disable(struct xgene_enet_pdata *p)\r\n{\r\nxgene_sgmac_rxtx(p, TX_EN, false);\r\n}\r\nstatic int xgene_enet_reset(struct xgene_enet_pdata *p)\r\n{\r\nif (!xgene_ring_mgr_init(p))\r\nreturn -ENODEV;\r\nclk_prepare_enable(p->clk);\r\nclk_disable_unprepare(p->clk);\r\nclk_prepare_enable(p->clk);\r\nxgene_enet_ecc_init(p);\r\nxgene_enet_config_ring_if_assoc(p);\r\nreturn 0;\r\n}\r\nstatic void xgene_enet_cle_bypass(struct xgene_enet_pdata *p,\r\nu32 dst_ring_num, u16 bufpool_id)\r\n{\r\nu32 data, fpsel;\r\ndata = CFG_CLE_BYPASS_EN0;\r\nxgene_enet_wr_csr(p, CLE_BYPASS_REG0_0_ADDR, data);\r\nfpsel = xgene_enet_ring_bufnum(bufpool_id) - 0x20;\r\ndata = CFG_CLE_DSTQID0(dst_ring_num) | CFG_CLE_FPSEL0(fpsel);\r\nxgene_enet_wr_csr(p, CLE_BYPASS_REG1_0_ADDR, data);\r\n}\r\nstatic void xgene_enet_shutdown(struct xgene_enet_pdata *p)\r\n{\r\nclk_disable_unprepare(p->clk);\r\n}\r\nstatic void xgene_enet_link_state(struct work_struct *work)\r\n{\r\nstruct xgene_enet_pdata *p = container_of(to_delayed_work(work),\r\nstruct xgene_enet_pdata, link_work);\r\nstruct net_device *ndev = p->ndev;\r\nu32 link, poll_interval;\r\nlink = xgene_enet_link_status(p);\r\nif (link) {\r\nif (!netif_carrier_ok(ndev)) {\r\nnetif_carrier_on(ndev);\r\nxgene_sgmac_init(p);\r\nxgene_sgmac_rx_enable(p);\r\nxgene_sgmac_tx_enable(p);\r\nnetdev_info(ndev, "Link is Up - 1Gbps\n");\r\n}\r\npoll_interval = PHY_POLL_LINK_ON;\r\n} else {\r\nif (netif_carrier_ok(ndev)) {\r\nxgene_sgmac_rx_disable(p);\r\nxgene_sgmac_tx_disable(p);\r\nnetif_carrier_off(ndev);\r\nnetdev_info(ndev, "Link is Down\n");\r\n}\r\npoll_interval = PHY_POLL_LINK_OFF;\r\n}\r\nschedule_delayed_work(&p->link_work, poll_interval);\r\n}
