Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "controller.v" in library work
Module <controller> compiled
No errors in compilation
Analysis of file <"controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controller> in library <work> with parameters.
	clear = "00"
	initialization = "0000"
	read = "01"
	readIT1 = "0001"
	readIT2 = "0010"
	readIT3 = "0011"
	readIT4 = "1111"
	readRAM = "1001"
	write = "10"
	writeIT1 = "0100"
	writeIT2 = "0101"
	writeIT3 = "0110"
	writeIT4 = "0111"
	writeRAM = "1000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controller>.
	clear = 2'b00
	initialization = 4'b0000
	read = 2'b01
	readIT1 = 4'b0001
	readIT2 = 4'b0010
	readIT3 = 4'b0011
	readIT4 = 4'b1111
	readRAM = 4'b1001
	write = 2'b10
	writeIT1 = 4'b0100
	writeIT2 = 4'b0101
	writeIT3 = 4'b0110
	writeIT4 = 4'b0111
	writeRAM = 4'b1000
Module <controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <OE> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WE> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EN> in unit <controller> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <Ram1Addr> is never assigned.
    Found finite state machine <FSM_0> for signal <state_c>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <read_ready>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <accept_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <rdn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <L>.
    Found 1-bit register for signal <wrn>.
    Found 8-bit tristate buffer for signal <$mux0000<7:0>>.
    Found 8-bit adder for signal <data$add0000> created at line 128.
    Found 8-bit register for signal <read_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 3
 8-bit latch                                           : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_c/FSM> on signal <state_c[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 100000000
 1111  | 000010000
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Latches                                              : 4
 1-bit latch                                           : 3
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.
Latch data_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch accept_flag has been replicated 7 time(s) to handle iob=true attribute.
Latch data_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch data_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch rdn has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controller.ngr
Top Level Output File Name         : controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 69

Cell Usage :
# BELS                             : 61
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 7
#      LUT2_L                      : 2
#      LUT3                        : 12
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 25
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 53
#      FDC                         : 8
#      FDE                         : 16
#      FDP                         : 2
#      LD                          : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       30  out of   8672     0%  
 Number of Slice Flip Flops:             36  out of  17344     0%  
 Number of 4 input LUTs:                 58  out of  17344     0%  
 Number of IOs:                          69
 Number of bonded IOBs:                  34  out of    250    13%  
    IOB Flip Flops:                      17
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
CLK                                      | BUFGP                  | 26    |
rdn_not0001(rdn_not00011:O)              | NONE(*)(rdn)           | 2     |
accept_flag_or0000(accept_flag_or00001:O)| NONE(*)(accept_flag)   | 8     |
state_c_FSM_FFd8                         | NONE(read_ready)       | 1     |
state_c_FSM_FFd4                         | NONE(data_0)           | 16    |
-----------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(state_c_FSM_FFd1) | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.346ns (Maximum Frequency: 187.056MHz)
   Minimum input arrival time before clock: 5.074ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.346ns (frequency: 187.056MHz)
  Total number of paths / destination ports: 169 / 26
-------------------------------------------------------------------------
Delay:               5.346ns (Levels of Logic = 3)
  Source:            state_c_FSM_FFd4 (FF)
  Destination:       L_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: state_c_FSM_FFd4 to L_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.591   1.168  state_c_FSM_FFd4 (state_c_FSM_FFd4)
     LUT4:I3->O            1   0.704   0.455  L_or00004 (L_or00004)
     LUT4_D:I2->O          7   0.704   0.712  L_or000014 (L_or0000)
     LUT4:I3->O            1   0.704   0.000  L_mux0000<2>21 (L_mux0000<2>)
     FDE:D                     0.308          L_5
    ----------------------------------------
    Total                      5.346ns (3.011ns logic, 2.335ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 35 / 32
-------------------------------------------------------------------------
Offset:              5.074ns (Levels of Logic = 4)
  Source:            data_ready (PAD)
  Destination:       L_0 (FF)
  Destination Clock: CLK rising

  Data Path: data_ready to L_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  data_ready_IBUF (data_ready_IBUF)
     LUT4:I2->O            1   0.704   0.499  L_mux0000<7>4 (L_mux0000<7>4)
     LUT3:I1->O            1   0.704   0.455  L_mux0000<7>7 (L_mux0000<7>7)
     LUT4:I2->O            1   0.704   0.000  L_mux0000<7>35 (L_mux0000<7>)
     FDE:D                     0.308          L_0
    ----------------------------------------
    Total                      5.074ns (3.638ns logic, 1.436ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_c_FSM_FFd8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            data_ready (PAD)
  Destination:       read_ready (LATCH)
  Destination Clock: state_c_FSM_FFd8 falling

  Data Path: data_ready to read_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  data_ready_IBUF (data_ready_IBUF)
     LD:D                      0.308          read_ready
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_c_FSM_FFd4'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            data_0_1 (LATCH)
  Destination:       Ram1Data<0> (PAD)
  Source Clock:      state_c_FSM_FFd4 falling

  Data Path: data_0_1 to Ram1Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  data_0_1 (data_0_1)
     IOBUF:I->IO               3.272          Ram1Data_0_IOBUF (Ram1Data<0>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'accept_flag_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            accept_flag_1 (LATCH)
  Destination:       Ram1Data<0> (PAD)
  Source Clock:      accept_flag_or0000 falling

  Data Path: accept_flag_1 to Ram1Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  accept_flag_1 (accept_flag_1)
     IOBUF:T->IO               3.272          Ram1Data_0_IOBUF (Ram1Data<0>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rdn_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            rdn_1 (LATCH)
  Destination:       rdn (PAD)
  Source Clock:      rdn_not0001 falling

  Data Path: rdn_1 to rdn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  rdn_1 (rdn_1)
     OBUF:I->O                 3.272          rdn_OBUF (rdn)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            wrn (FF)
  Destination:       wrn (PAD)
  Source Clock:      CLK rising

  Data Path: wrn to wrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.447  wrn (wrn_OBUF)
     OBUF:I->O                 3.272          wrn_OBUF (wrn)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.42 secs
 
--> 

Total memory usage is 4550148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

