{"Source Block": ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@204:214@HdlStmAssign", "assign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n\nassign instrBuffWrEn_out = instrBuffWrEn;\n"], "Clone Blocks": [["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@203:213", "\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@199:209", "assign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@201:211", "assign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@200:210", "assign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@202:212", "assign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n"]], "Diff Content": {"Delete": [], "Add": [[209, "assign singleVectorBaseAddress_out = singleVectorBaseAddress;\n"], [209, "assign singleVectorWrData_out = {\n"], [209, "            singleVectorWrData63, singleVectorWrData62, singleVectorWrData61, singleVectorWrData60, singleVectorWrData59, singleVectorWrData58,\n"], [209, "            singleVectorWrData57, singleVectorWrData56, singleVectorWrData55, singleVectorWrData54, singleVectorWrData53, singleVectorWrData52,\n"], [209, "            singleVectorWrData51, singleVectorWrData50, singleVectorWrData49, singleVectorWrData48, singleVectorWrData47, singleVectorWrData46,\n"], [209, "            singleVectorWrData45, singleVectorWrData44, singleVectorWrData43, singleVectorWrData42, singleVectorWrData41, singleVectorWrData40,\n"], [209, "            singleVectorWrData39, singleVectorWrData38, singleVectorWrData37, singleVectorWrData36, singleVectorWrData35, singleVectorWrData34,\n"], [209, "            singleVectorWrData33, singleVectorWrData32, singleVectorWrData31, singleVectorWrData30, singleVectorWrData29, singleVectorWrData28,\n"], [209, "            singleVectorWrData27, singleVectorWrData26, singleVectorWrData25, singleVectorWrData24, singleVectorWrData23, singleVectorWrData22,\n"], [209, "            singleVectorWrData21, singleVectorWrData20, singleVectorWrData19, singleVectorWrData18, singleVectorWrData17, singleVectorWrData16,\n"], [209, "            singleVectorWrData15, singleVectorWrData14, singleVectorWrData13, singleVectorWrData12, singleVectorWrData11, singleVectorWrData10,\n"], [209, "            singleVectorWrData9,  singleVectorWrData8,  singleVectorWrData7,  singleVectorWrData6,  singleVectorWrData5,  singleVectorWrData4,\n"], [209, "            singleVectorWrData3,  singleVectorWrData2,  singleVectorWrData1,  singleVectorWrData0\n"], [209, "           }; \n"], [209, "assign singleVectorWrDataMask_out = singleVectorWrDataMask;\n"], [209, "assign singleVectorWrEn_out = singleVectorWrEn_reg;\n"]]}}