

================================================================
== Vitis HLS Report for 'atax_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:01:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.344 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lprd_2"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_2"   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.59ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 45 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln11 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11]   --->   Operation 46 'add' 'add_ln11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %lp2.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11]   --->   Operation 47 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2"   --->   Operation 48 'zext' 'i_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln16 = or i12 %tmp, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 52 'or' 'or_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i12 %or_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 53 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 54 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 55 'getelementptr' 'x_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 56 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:13]   --->   Operation 57 'getelementptr' 'buff_y_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln13 = store i32 0, i6 %buff_y_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:13]   --->   Operation 58 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:14]   --->   Operation 59 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 0, i6 %tmp1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 61 [2/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 61 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 62 [2/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 62 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11]   --->   Operation 63 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.38>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 574 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln16_1 = or i12 %tmp, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 64 'or' 'or_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i12 %or_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 65 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 66 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln16_2 = or i12 %tmp, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 67 'or' 'or_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i12 %or_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 68 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 69 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%x_load = load i6 %x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 70 'load' 'x_load' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %x_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 71 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 72 'getelementptr' 'buff_x_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln12 = store i32 %bitcast_ln12, i6 %buff_x_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:12]   --->   Operation 73 'store' 'store_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 74 'load' 'A_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 75 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 76 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 78 'load' 'A_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 79 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 80 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_1, i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 81 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [2/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 82 'load' 'A_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 83 [2/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 83 'load' 'A_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln16_3 = or i12 %tmp, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 84 'or' 'or_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i12 %or_ln16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 85 'zext' 'zext_ln16_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln16_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 86 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln16_4 = or i12 %tmp, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 87 'or' 'or_ln16_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i12 %or_ln16_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 88 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln16_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 89 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 90 'load' 'A_load_2' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i32 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 91 'bitcast' 'bitcast_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 92 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_2, i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 93 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 94 'load' 'A_load_3' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i32 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 95 'bitcast' 'bitcast_ln16_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 96 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_3, i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 97 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 98 [2/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 98 'load' 'A_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 99 [2/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 99 'load' 'A_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln16_5 = or i12 %tmp, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 100 'or' 'or_ln16_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i12 %or_ln16_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 101 'zext' 'zext_ln16_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln16_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 102 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln16_6 = or i12 %tmp, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 103 'or' 'or_ln16_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i12 %or_ln16_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 104 'zext' 'zext_ln16_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln16_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 105 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 106 'load' 'A_load_4' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln16_4 = bitcast i32 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 107 'bitcast' 'bitcast_ln16_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 108 'getelementptr' 'buff_A_4_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_4, i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 109 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 110 [1/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 110 'load' 'A_load_5' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln16_5 = bitcast i32 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 111 'bitcast' 'bitcast_ln16_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 112 'getelementptr' 'buff_A_5_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_5, i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 113 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 114 [2/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 114 'load' 'A_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 115 [2/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 115 'load' 'A_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln16_7 = or i12 %tmp, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 116 'or' 'or_ln16_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i12 %or_ln16_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 117 'zext' 'zext_ln16_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln16_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 118 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln16_8 = or i12 %tmp, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 119 'or' 'or_ln16_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i12 %or_ln16_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 120 'zext' 'zext_ln16_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln16_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 121 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 122 [1/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 122 'load' 'A_load_6' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln16_6 = bitcast i32 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 123 'bitcast' 'bitcast_ln16_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 124 'getelementptr' 'buff_A_6_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_6, i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 125 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 126 [1/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 126 'load' 'A_load_7' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln16_7 = bitcast i32 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 127 'bitcast' 'bitcast_ln16_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 128 'getelementptr' 'buff_A_7_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_7, i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 129 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 130 [2/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 130 'load' 'A_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [2/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 131 'load' 'A_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln16_9 = or i12 %tmp, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 132 'or' 'or_ln16_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i12 %or_ln16_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 133 'zext' 'zext_ln16_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln16_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 134 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln16_10 = or i12 %tmp, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 135 'or' 'or_ln16_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i12 %or_ln16_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 136 'zext' 'zext_ln16_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln16_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 137 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 138 'load' 'A_load_8' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln16_8 = bitcast i32 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 139 'bitcast' 'bitcast_ln16_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 140 'getelementptr' 'buff_A_8_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_8, i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 141 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 142 [1/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 142 'load' 'A_load_9' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln16_9 = bitcast i32 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 143 'bitcast' 'bitcast_ln16_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 144 'getelementptr' 'buff_A_9_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_9, i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 145 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 146 [2/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 146 'load' 'A_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 147 [2/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 147 'load' 'A_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln16_11 = or i12 %tmp, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 148 'or' 'or_ln16_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i12 %or_ln16_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 149 'zext' 'zext_ln16_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln16_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 150 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln16_12 = or i12 %tmp, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 151 'or' 'or_ln16_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i12 %or_ln16_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 152 'zext' 'zext_ln16_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln16_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 153 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 154 [1/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 154 'load' 'A_load_10' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln16_10 = bitcast i32 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 155 'bitcast' 'bitcast_ln16_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 156 'getelementptr' 'buff_A_10_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_10, i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 157 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 158 [1/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 158 'load' 'A_load_11' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln16_11 = bitcast i32 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 159 'bitcast' 'bitcast_ln16_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 160 'getelementptr' 'buff_A_11_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_11, i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 161 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 162 [2/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 162 'load' 'A_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 163 [2/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 163 'load' 'A_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln16_13 = or i12 %tmp, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 164 'or' 'or_ln16_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i12 %or_ln16_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 165 'zext' 'zext_ln16_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln16_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 166 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln16_14 = or i12 %tmp, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 167 'or' 'or_ln16_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i12 %or_ln16_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 168 'zext' 'zext_ln16_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln16_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 169 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 170 [1/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 170 'load' 'A_load_12' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln16_12 = bitcast i32 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 171 'bitcast' 'bitcast_ln16_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 172 'getelementptr' 'buff_A_12_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_12, i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 173 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 174 [1/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 174 'load' 'A_load_13' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln16_13 = bitcast i32 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 175 'bitcast' 'bitcast_ln16_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 176 'getelementptr' 'buff_A_13_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_13, i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 177 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 178 [2/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 178 'load' 'A_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 179 [2/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 179 'load' 'A_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln16_15 = or i12 %tmp, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 180 'or' 'or_ln16_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i12 %or_ln16_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 181 'zext' 'zext_ln16_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln16_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 182 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln16_16 = or i12 %tmp, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 183 'or' 'or_ln16_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i12 %or_ln16_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 184 'zext' 'zext_ln16_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln16_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 185 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 186 [1/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 186 'load' 'A_load_14' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln16_14 = bitcast i32 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 187 'bitcast' 'bitcast_ln16_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 188 'getelementptr' 'buff_A_14_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_14, i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 189 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 190 [1/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 190 'load' 'A_load_15' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln16_15 = bitcast i32 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 191 'bitcast' 'bitcast_ln16_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 192 'getelementptr' 'buff_A_15_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_15, i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 193 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 194 [2/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 194 'load' 'A_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 195 [2/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 195 'load' 'A_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln16_17 = or i12 %tmp, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 196 'or' 'or_ln16_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i12 %or_ln16_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 197 'zext' 'zext_ln16_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln16_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 198 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln16_18 = or i12 %tmp, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 199 'or' 'or_ln16_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i12 %or_ln16_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 200 'zext' 'zext_ln16_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln16_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 201 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 202 [1/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 202 'load' 'A_load_16' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln16_16 = bitcast i32 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 203 'bitcast' 'bitcast_ln16_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 204 'getelementptr' 'buff_A_16_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_16, i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 205 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 206 [1/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 206 'load' 'A_load_17' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln16_17 = bitcast i32 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 207 'bitcast' 'bitcast_ln16_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 208 'getelementptr' 'buff_A_17_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_17, i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 209 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 210 [2/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 210 'load' 'A_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 211 [2/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 211 'load' 'A_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln16_19 = or i12 %tmp, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 212 'or' 'or_ln16_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i12 %or_ln16_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 213 'zext' 'zext_ln16_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln16_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 214 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln16_20 = or i12 %tmp, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 215 'or' 'or_ln16_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i12 %or_ln16_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 216 'zext' 'zext_ln16_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln16_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 217 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 218 [1/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 218 'load' 'A_load_18' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln16_18 = bitcast i32 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 219 'bitcast' 'bitcast_ln16_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 220 'getelementptr' 'buff_A_18_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_18, i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 221 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 222 [1/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 222 'load' 'A_load_19' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln16_19 = bitcast i32 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 223 'bitcast' 'bitcast_ln16_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 224 'getelementptr' 'buff_A_19_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_19, i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 225 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 226 [2/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 226 'load' 'A_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 227 [2/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 227 'load' 'A_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln16_21 = or i12 %tmp, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 228 'or' 'or_ln16_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i12 %or_ln16_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 229 'zext' 'zext_ln16_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln16_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 230 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln16_22 = or i12 %tmp, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 231 'or' 'or_ln16_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i12 %or_ln16_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 232 'zext' 'zext_ln16_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln16_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 233 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 234 [1/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 234 'load' 'A_load_20' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln16_20 = bitcast i32 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 235 'bitcast' 'bitcast_ln16_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 236 'getelementptr' 'buff_A_20_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_20, i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 237 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 238 [1/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 238 'load' 'A_load_21' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln16_21 = bitcast i32 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 239 'bitcast' 'bitcast_ln16_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 240 'getelementptr' 'buff_A_21_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_21, i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 241 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 242 [2/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 242 'load' 'A_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 243 [2/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 243 'load' 'A_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln16_23 = or i12 %tmp, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 244 'or' 'or_ln16_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i12 %or_ln16_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 245 'zext' 'zext_ln16_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln16_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 246 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln16_24 = or i12 %tmp, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 247 'or' 'or_ln16_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i12 %or_ln16_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 248 'zext' 'zext_ln16_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln16_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 249 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 250 [1/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 250 'load' 'A_load_22' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln16_22 = bitcast i32 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 251 'bitcast' 'bitcast_ln16_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 252 'getelementptr' 'buff_A_22_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_22, i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 253 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 254 [1/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 254 'load' 'A_load_23' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln16_23 = bitcast i32 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 255 'bitcast' 'bitcast_ln16_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 256 'getelementptr' 'buff_A_23_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_23, i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 257 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 258 [2/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 258 'load' 'A_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 259 [2/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 259 'load' 'A_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln16_25 = or i12 %tmp, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 260 'or' 'or_ln16_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i12 %or_ln16_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 261 'zext' 'zext_ln16_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln16_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 262 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln16_26 = or i12 %tmp, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 263 'or' 'or_ln16_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i12 %or_ln16_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 264 'zext' 'zext_ln16_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln16_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 265 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 266 [1/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 266 'load' 'A_load_24' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln16_24 = bitcast i32 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 267 'bitcast' 'bitcast_ln16_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 268 'getelementptr' 'buff_A_24_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_24, i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 269 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 270 [1/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 270 'load' 'A_load_25' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln16_25 = bitcast i32 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 271 'bitcast' 'bitcast_ln16_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 272 'getelementptr' 'buff_A_25_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_25, i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 273 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 274 [2/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 274 'load' 'A_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 275 [2/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 275 'load' 'A_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln16_27 = or i12 %tmp, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 276 'or' 'or_ln16_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i12 %or_ln16_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 277 'zext' 'zext_ln16_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln16_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 278 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln16_28 = or i12 %tmp, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 279 'or' 'or_ln16_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i12 %or_ln16_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 280 'zext' 'zext_ln16_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln16_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 281 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 282 [1/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 282 'load' 'A_load_26' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln16_26 = bitcast i32 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 283 'bitcast' 'bitcast_ln16_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 284 'getelementptr' 'buff_A_26_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_26, i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 285 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 286 [1/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 286 'load' 'A_load_27' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln16_27 = bitcast i32 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 287 'bitcast' 'bitcast_ln16_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 288 'getelementptr' 'buff_A_27_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_27, i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 289 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 290 [2/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 290 'load' 'A_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 291 [2/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 291 'load' 'A_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%or_ln16_29 = or i12 %tmp, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 292 'or' 'or_ln16_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i12 %or_ln16_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 293 'zext' 'zext_ln16_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln16_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 294 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln16_30 = or i12 %tmp, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 295 'or' 'or_ln16_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i12 %or_ln16_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 296 'zext' 'zext_ln16_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln16_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 297 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 298 [1/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 298 'load' 'A_load_28' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln16_28 = bitcast i32 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 299 'bitcast' 'bitcast_ln16_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 300 'getelementptr' 'buff_A_28_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_28, i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 301 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 302 [1/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 302 'load' 'A_load_29' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln16_29 = bitcast i32 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 303 'bitcast' 'bitcast_ln16_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 304 'getelementptr' 'buff_A_29_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_29, i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 305 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 306 [2/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 306 'load' 'A_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 307 [2/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 307 'load' 'A_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln16_31 = or i12 %tmp, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 308 'or' 'or_ln16_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i12 %or_ln16_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 309 'zext' 'zext_ln16_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln16_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 310 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln16_32 = or i12 %tmp, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 311 'or' 'or_ln16_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln16_33 = zext i12 %or_ln16_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 312 'zext' 'zext_ln16_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln16_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 313 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 314 [1/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 314 'load' 'A_load_30' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln16_30 = bitcast i32 %A_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 315 'bitcast' 'bitcast_ln16_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 316 'getelementptr' 'buff_A_30_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_30, i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 317 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 318 [1/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 318 'load' 'A_load_31' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln16_31 = bitcast i32 %A_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 319 'bitcast' 'bitcast_ln16_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 320 'getelementptr' 'buff_A_31_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_31, i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 321 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 322 [2/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 322 'load' 'A_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 323 [2/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 323 'load' 'A_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln16_33 = or i12 %tmp, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 324 'or' 'or_ln16_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln16_34 = zext i12 %or_ln16_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 325 'zext' 'zext_ln16_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln16_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 326 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln16_34 = or i12 %tmp, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 327 'or' 'or_ln16_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln16_35 = zext i12 %or_ln16_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 328 'zext' 'zext_ln16_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln16_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 329 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 330 [1/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 330 'load' 'A_load_32' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln16_32 = bitcast i32 %A_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 331 'bitcast' 'bitcast_ln16_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 332 'getelementptr' 'buff_A_32_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_32, i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 333 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 334 [1/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 334 'load' 'A_load_33' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln16_33 = bitcast i32 %A_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 335 'bitcast' 'bitcast_ln16_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 336 'getelementptr' 'buff_A_33_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_33, i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 337 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 338 [2/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 338 'load' 'A_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 339 [2/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 339 'load' 'A_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln16_35 = or i12 %tmp, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 340 'or' 'or_ln16_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln16_36 = zext i12 %or_ln16_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 341 'zext' 'zext_ln16_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln16_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 342 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln16_36 = or i12 %tmp, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 343 'or' 'or_ln16_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln16_37 = zext i12 %or_ln16_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 344 'zext' 'zext_ln16_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln16_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 345 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 346 [1/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 346 'load' 'A_load_34' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln16_34 = bitcast i32 %A_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 347 'bitcast' 'bitcast_ln16_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 348 'getelementptr' 'buff_A_34_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_34, i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 349 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 350 [1/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 350 'load' 'A_load_35' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln16_35 = bitcast i32 %A_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 351 'bitcast' 'bitcast_ln16_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 352 'getelementptr' 'buff_A_35_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_35, i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 353 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 354 [2/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 354 'load' 'A_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 355 [2/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 355 'load' 'A_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln16_37 = or i12 %tmp, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 356 'or' 'or_ln16_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln16_38 = zext i12 %or_ln16_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 357 'zext' 'zext_ln16_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln16_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 358 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln16_38 = or i12 %tmp, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 359 'or' 'or_ln16_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln16_39 = zext i12 %or_ln16_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 360 'zext' 'zext_ln16_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln16_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 361 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 362 [1/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 362 'load' 'A_load_36' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln16_36 = bitcast i32 %A_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 363 'bitcast' 'bitcast_ln16_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 364 'getelementptr' 'buff_A_36_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_36, i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 365 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 366 [1/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 366 'load' 'A_load_37' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln16_37 = bitcast i32 %A_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 367 'bitcast' 'bitcast_ln16_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 368 'getelementptr' 'buff_A_37_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_37, i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 369 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 370 [2/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 370 'load' 'A_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 371 [2/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 371 'load' 'A_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln16_39 = or i12 %tmp, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 372 'or' 'or_ln16_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln16_40 = zext i12 %or_ln16_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 373 'zext' 'zext_ln16_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln16_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 374 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln16_40 = or i12 %tmp, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 375 'or' 'or_ln16_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln16_41 = zext i12 %or_ln16_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 376 'zext' 'zext_ln16_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln16_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 377 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 378 [1/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 378 'load' 'A_load_38' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%bitcast_ln16_38 = bitcast i32 %A_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 379 'bitcast' 'bitcast_ln16_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 380 'getelementptr' 'buff_A_38_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_38, i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 381 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 382 [1/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 382 'load' 'A_load_39' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln16_39 = bitcast i32 %A_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 383 'bitcast' 'bitcast_ln16_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 384 'getelementptr' 'buff_A_39_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_39, i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 385 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 386 [2/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 386 'load' 'A_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 387 [2/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 387 'load' 'A_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln16_41 = or i12 %tmp, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 388 'or' 'or_ln16_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln16_42 = zext i12 %or_ln16_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 389 'zext' 'zext_ln16_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln16_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 390 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%or_ln16_42 = or i12 %tmp, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 391 'or' 'or_ln16_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln16_43 = zext i12 %or_ln16_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 392 'zext' 'zext_ln16_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln16_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 393 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 394 [1/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 394 'load' 'A_load_40' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln16_40 = bitcast i32 %A_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 395 'bitcast' 'bitcast_ln16_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 396 'getelementptr' 'buff_A_40_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 397 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_40, i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 397 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 398 [1/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 398 'load' 'A_load_41' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln16_41 = bitcast i32 %A_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 399 'bitcast' 'bitcast_ln16_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 400 'getelementptr' 'buff_A_41_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_41, i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 401 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 402 [2/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 402 'load' 'A_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 403 [2/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 403 'load' 'A_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln16_43 = or i12 %tmp, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 404 'or' 'or_ln16_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln16_44 = zext i12 %or_ln16_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 405 'zext' 'zext_ln16_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln16_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 406 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln16_44 = or i12 %tmp, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 407 'or' 'or_ln16_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln16_45 = zext i12 %or_ln16_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 408 'zext' 'zext_ln16_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln16_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 409 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 410 [1/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 410 'load' 'A_load_42' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln16_42 = bitcast i32 %A_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 411 'bitcast' 'bitcast_ln16_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 412 'getelementptr' 'buff_A_42_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_42, i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 413 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 414 [1/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 414 'load' 'A_load_43' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln16_43 = bitcast i32 %A_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 415 'bitcast' 'bitcast_ln16_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 416 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 416 'getelementptr' 'buff_A_43_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_23 : Operation 417 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_43, i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 417 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 418 [2/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 418 'load' 'A_load_44' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 419 [2/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 419 'load' 'A_load_45' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln16_45 = or i12 %tmp, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 420 'or' 'or_ln16_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln16_46 = zext i12 %or_ln16_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 421 'zext' 'zext_ln16_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln16_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 422 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%or_ln16_46 = or i12 %tmp, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 423 'or' 'or_ln16_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln16_47 = zext i12 %or_ln16_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 424 'zext' 'zext_ln16_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln16_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 425 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 426 [1/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 426 'load' 'A_load_44' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln16_44 = bitcast i32 %A_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 427 'bitcast' 'bitcast_ln16_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 428 'getelementptr' 'buff_A_44_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_44, i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 429 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 430 [1/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 430 'load' 'A_load_45' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln16_45 = bitcast i32 %A_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 431 'bitcast' 'bitcast_ln16_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 432 'getelementptr' 'buff_A_45_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_24 : Operation 433 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_45, i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 433 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 434 [2/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 434 'load' 'A_load_46' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 435 [2/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 435 'load' 'A_load_47' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln16_47 = or i12 %tmp, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 436 'or' 'or_ln16_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln16_48 = zext i12 %or_ln16_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 437 'zext' 'zext_ln16_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln16_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 438 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln16_48 = or i12 %tmp, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 439 'or' 'or_ln16_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln16_49 = zext i12 %or_ln16_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 440 'zext' 'zext_ln16_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln16_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 441 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 442 [1/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 442 'load' 'A_load_46' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln16_46 = bitcast i32 %A_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 443 'bitcast' 'bitcast_ln16_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 444 'getelementptr' 'buff_A_46_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_46, i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 445 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 446 [1/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 446 'load' 'A_load_47' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln16_47 = bitcast i32 %A_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 447 'bitcast' 'bitcast_ln16_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 448 'getelementptr' 'buff_A_47_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_25 : Operation 449 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_47, i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 449 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 450 [2/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 450 'load' 'A_load_48' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 451 [2/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 451 'load' 'A_load_49' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln16_49 = or i12 %tmp, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 452 'or' 'or_ln16_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln16_50 = zext i12 %or_ln16_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 453 'zext' 'zext_ln16_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 454 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln16_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 454 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln16_50 = or i12 %tmp, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 455 'or' 'or_ln16_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln16_51 = zext i12 %or_ln16_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 456 'zext' 'zext_ln16_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln16_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 457 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 458 [1/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 458 'load' 'A_load_48' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln16_48 = bitcast i32 %A_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 459 'bitcast' 'bitcast_ln16_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 460 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 460 'getelementptr' 'buff_A_48_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 461 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_48, i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 461 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 462 [1/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 462 'load' 'A_load_49' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln16_49 = bitcast i32 %A_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 463 'bitcast' 'bitcast_ln16_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 464 'getelementptr' 'buff_A_49_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_26 : Operation 465 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_49, i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 465 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 466 [2/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 466 'load' 'A_load_50' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 467 [2/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 467 'load' 'A_load_51' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln16_51 = or i12 %tmp, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 468 'or' 'or_ln16_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln16_52 = zext i12 %or_ln16_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 469 'zext' 'zext_ln16_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 470 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln16_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 470 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln16_52 = or i12 %tmp, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 471 'or' 'or_ln16_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln16_53 = zext i12 %or_ln16_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 472 'zext' 'zext_ln16_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 473 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln16_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 473 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 474 [1/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 474 'load' 'A_load_50' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln16_50 = bitcast i32 %A_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 475 'bitcast' 'bitcast_ln16_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 476 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 476 'getelementptr' 'buff_A_50_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 477 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_50, i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 477 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 478 [1/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 478 'load' 'A_load_51' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln16_51 = bitcast i32 %A_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 479 'bitcast' 'bitcast_ln16_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 480 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 480 'getelementptr' 'buff_A_51_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_27 : Operation 481 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_51, i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 481 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 482 [2/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 482 'load' 'A_load_52' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 483 [2/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 483 'load' 'A_load_53' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%or_ln16_53 = or i12 %tmp, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 484 'or' 'or_ln16_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln16_54 = zext i12 %or_ln16_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 485 'zext' 'zext_ln16_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln16_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 486 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln16_54 = or i12 %tmp, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 487 'or' 'or_ln16_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln16_55 = zext i12 %or_ln16_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 488 'zext' 'zext_ln16_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln16_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 489 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 490 [1/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 490 'load' 'A_load_52' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln16_52 = bitcast i32 %A_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 491 'bitcast' 'bitcast_ln16_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 492 'getelementptr' 'buff_A_52_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_52, i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 493 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 494 [1/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 494 'load' 'A_load_53' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln16_53 = bitcast i32 %A_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 495 'bitcast' 'bitcast_ln16_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 496 'getelementptr' 'buff_A_53_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_53, i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 497 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 498 [2/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 498 'load' 'A_load_54' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 499 [2/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 499 'load' 'A_load_55' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln16_55 = or i12 %tmp, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 500 'or' 'or_ln16_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln16_56 = zext i12 %or_ln16_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 501 'zext' 'zext_ln16_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln16_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 502 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln16_56 = or i12 %tmp, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 503 'or' 'or_ln16_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln16_57 = zext i12 %or_ln16_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 504 'zext' 'zext_ln16_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln16_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 505 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 506 [1/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 506 'load' 'A_load_54' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln16_54 = bitcast i32 %A_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 507 'bitcast' 'bitcast_ln16_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 508 'getelementptr' 'buff_A_54_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 509 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_54, i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 509 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 510 [1/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 510 'load' 'A_load_55' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln16_55 = bitcast i32 %A_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 511 'bitcast' 'bitcast_ln16_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 512 'getelementptr' 'buff_A_55_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_29 : Operation 513 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_55, i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 513 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 514 [2/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 514 'load' 'A_load_56' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 515 [2/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 515 'load' 'A_load_57' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln16_57 = or i12 %tmp, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 516 'or' 'or_ln16_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln16_58 = zext i12 %or_ln16_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 517 'zext' 'zext_ln16_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln16_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 518 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln16_58 = or i12 %tmp, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 519 'or' 'or_ln16_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln16_59 = zext i12 %or_ln16_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 520 'zext' 'zext_ln16_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln16_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 521 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 522 [1/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 522 'load' 'A_load_56' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln16_56 = bitcast i32 %A_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 523 'bitcast' 'bitcast_ln16_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 524 'getelementptr' 'buff_A_56_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_56, i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 525 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 526 [1/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 526 'load' 'A_load_57' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln16_57 = bitcast i32 %A_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 527 'bitcast' 'bitcast_ln16_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 528 'getelementptr' 'buff_A_57_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_57, i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 529 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 530 [2/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 530 'load' 'A_load_58' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 531 [2/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 531 'load' 'A_load_59' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 532 [1/1] (0.00ns)   --->   "%or_ln16_59 = or i12 %tmp, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 532 'or' 'or_ln16_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln16_60 = zext i12 %or_ln16_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 533 'zext' 'zext_ln16_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln16_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 534 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 535 [1/1] (0.00ns)   --->   "%or_ln16_60 = or i12 %tmp, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 535 'or' 'or_ln16_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln16_61 = zext i12 %or_ln16_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 536 'zext' 'zext_ln16_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 537 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln16_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 537 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 538 [1/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 538 'load' 'A_load_58' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln16_58 = bitcast i32 %A_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 539 'bitcast' 'bitcast_ln16_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 540 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 540 'getelementptr' 'buff_A_58_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 541 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_58, i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 541 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 542 [1/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 542 'load' 'A_load_59' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln16_59 = bitcast i32 %A_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 543 'bitcast' 'bitcast_ln16_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 544 'getelementptr' 'buff_A_59_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_31 : Operation 545 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_59, i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 545 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 546 [2/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 546 'load' 'A_load_60' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 547 [2/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 547 'load' 'A_load_61' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln16_61 = or i12 %tmp, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 548 'or' 'or_ln16_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln16_62 = zext i12 %or_ln16_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 549 'zext' 'zext_ln16_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln16_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 550 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln16_62 = or i12 %tmp, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 551 'or' 'or_ln16_62' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln16_63 = zext i12 %or_ln16_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 552 'zext' 'zext_ln16_63' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64 0, i64 %zext_ln16_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 553 'getelementptr' 'A_addr_63' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 554 [1/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 554 'load' 'A_load_60' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln16_60 = bitcast i32 %A_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 555 'bitcast' 'bitcast_ln16_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 556 'getelementptr' 'buff_A_60_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_60, i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 557 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 558 [1/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 558 'load' 'A_load_61' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln16_61 = bitcast i32 %A_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 559 'bitcast' 'bitcast_ln16_61' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 560 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 560 'getelementptr' 'buff_A_61_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_32 : Operation 561 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_61, i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 561 'store' 'store_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 562 [2/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 562 'load' 'A_load_62' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 563 [2/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 563 'load' 'A_load_63' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:5]   --->   Operation 564 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 565 [1/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 565 'load' 'A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln16_62 = bitcast i32 %A_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 566 'bitcast' 'bitcast_ln16_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 567 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 567 'getelementptr' 'buff_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 568 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_62, i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 568 'store' 'store_ln16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 569 [1/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 569 'load' 'A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln16_63 = bitcast i32 %A_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 570 'bitcast' 'bitcast_ln16_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 571 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 571 'getelementptr' 'buff_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 572 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_63, i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16]   --->   Operation 572 'store' 'store_ln16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln11 = br void %lprd_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11]   --->   Operation 573 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [70]  (0 ns)
	'load' operation ('i') on local variable 'i' [76]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) [87]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [287]  (1.65 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [287]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_0' [290]  (0.699 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [295]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_2' [298]  (0.699 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [303]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_4' [306]  (0.699 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [311]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_6' [314]  (0.699 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [319]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_8' [322]  (0.699 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [327]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_10' [330]  (0.699 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [335]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_12' [338]  (0.699 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [343]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_14' [346]  (0.699 ns)

 <State 10>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [351]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_16' [354]  (0.699 ns)

 <State 11>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [359]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_18' [362]  (0.699 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [367]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_20' [370]  (0.699 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [375]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_22' [378]  (0.699 ns)

 <State 14>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [383]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_24' [386]  (0.699 ns)

 <State 15>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [391]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_26' [394]  (0.699 ns)

 <State 16>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [399]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_28' [402]  (0.699 ns)

 <State 17>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [407]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_30' [410]  (0.699 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [415]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_32' [418]  (0.699 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [423]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_34' [426]  (0.699 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [431]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_36' [434]  (0.699 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [439]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_38' [442]  (0.699 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [447]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_40' [450]  (0.699 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [455]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_42' [458]  (0.699 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [463]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_44' [466]  (0.699 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [471]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_46' [474]  (0.699 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [479]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_48' [482]  (0.699 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [487]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_50' [490]  (0.699 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [495]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_52' [498]  (0.699 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [503]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_54' [506]  (0.699 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [511]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_56' [514]  (0.699 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [519]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_58' [522]  (0.699 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [527]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_60' [530]  (0.699 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) on array 'A' [535]  (1.65 ns)
	'store' operation ('store_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16) of variable 'bitcast_ln16_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:16 on array 'buff_A_62' [538]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
