
SmartInverGenHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000136c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000132c  08013858  08013858  00014858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .font.u8g2_font_5x8_mf 000007db  08014b84  08014b84  00015b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000001  0801535f  0801535f  0001635f  2**0
                  ALLOC
  5 .ARM          00000008  08015360  08015360  00016360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08015368  08015368  00017374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000014  08015368  08015368  00016368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0801537c  0801537c  0001637c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000374  20000000  08015380  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00017374  2**0
                  CONTENTS
 11 .bss          0000c940  20000374  20000374  00017374  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000ccb4  2000ccb4  00017374  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00017374  2**0
                  CONTENTS, READONLY
 14 .debug_info   0005e8c2  00000000  00000000  000173a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000ade6  00000000  00000000  00075c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003588  00000000  00000000  00080a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000028b6  00000000  00000000  00083fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003432d  00000000  00000000  0008688e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000465e1  00000000  00000000  000babbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00108d18  00000000  00000000  0010119c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00209eb4  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000efa4  00000000  00000000  00209ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  00218e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000374 	.word	0x20000374
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013840 	.word	0x08013840

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000378 	.word	0x20000378
 80001cc:	08013840 	.word	0x08013840

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <_Z11ControlTaskPv>:

char batTime[20];



void ControlTask(void *pvParameters) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b0da      	sub	sp, #360	@ 0x168
 8000edc:	af04      	add	r7, sp, #16
 8000ede:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000ee2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000ee6:	6018      	str	r0, [r3, #0]

	struct ModemData_Queue ModemData = { 0 };
 8000ee8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000eec:	22d9      	movs	r2, #217	@ 0xd9
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f010 fb46 	bl	8011582 <memset>

	struct ControlData_Queue ControlData = { 0 };
 8000ef6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000efa:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000efe:	4618      	mov	r0, r3
 8000f00:	2374      	movs	r3, #116	@ 0x74
 8000f02:	461a      	mov	r2, r3
 8000f04:	2100      	movs	r1, #0
 8000f06:	f010 fb3c 	bl	8011582 <memset>



	System_Rtos::delay(1000);
 8000f0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f0e:	f003 f8af 	bl	8004070 <_ZN11System_Rtos5delayEm>


	//parsing.convertEpochToSTMTime(&hrtc, 1732186868, 5);

	std::strcpy(ControlData.uniqueID, UniqueID::GetUid());
 8000f12:	f000 fd7b 	bl	8001a0c <_ZN8UniqueID6GetUidEv>
 8000f16:	4602      	mov	r2, r0
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f010 fc3b 	bl	801179a <strcpy>

	while (1) {



		stmRTC.getTime(nullptr, nullptr, &ControlData.timestamp);
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	3310      	adds	r3, #16
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	484b      	ldr	r0, [pc, #300]	@ (800105c <_Z11ControlTaskPv+0x184>)
 8000f30:	f003 fa37 	bl	80043a2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>
//		std::sprintf(time, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes,
//				sTime.Seconds);
//		std::sprintf(date, "%02d-%s-%02d", sDate.Date, months[sDate.Month],
//				sDate.Year);

		if (ModemDataQueue.queueReceive((void*) &ModemData)
 8000f34:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4849      	ldr	r0, [pc, #292]	@ (8001060 <_Z11ControlTaskPv+0x188>)
 8000f3c:	f003 f93d 	bl	80041ba <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>
 8000f40:	4603      	mov	r3, r0
				== ModemDataQueue.queues_recived) {
 8000f42:	2b00      	cmp	r3, #0
////
////			LCD.SendFloatData(LCD.energy, ControlData.Energy);
//
//		}

		if ((batt_charging_status & 0x07) == SCC_AC_charge_on
 8000f44:	4b47      	ldr	r3, [pc, #284]	@ (8001064 <_Z11ControlTaskPv+0x18c>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	2b07      	cmp	r3, #7
 8000f4e:	d00b      	beq.n	8000f68 <_Z11ControlTaskPv+0x90>
				|| (batt_charging_status & 0x07) == SCC_charge_on
 8000f50:	4b44      	ldr	r3, [pc, #272]	@ (8001064 <_Z11ControlTaskPv+0x18c>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	f003 0307 	and.w	r3, r3, #7
 8000f58:	2b06      	cmp	r3, #6
 8000f5a:	d005      	beq.n	8000f68 <_Z11ControlTaskPv+0x90>
				|| (batt_charging_status & 0x07) == AC_charge_on) {
 8000f5c:	4b41      	ldr	r3, [pc, #260]	@ (8001064 <_Z11ControlTaskPv+0x18c>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	f003 0307 	and.w	r3, r3, #7
 8000f64:	2b05      	cmp	r3, #5
 8000f66:	d11f      	bne.n	8000fa8 <_Z11ControlTaskPv+0xd0>
			if (!batt_chargetimekeeping_Flag) {
 8000f68:	4b3f      	ldr	r3, [pc, #252]	@ (8001068 <_Z11ControlTaskPv+0x190>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d13a      	bne.n	8000fe6 <_Z11ControlTaskPv+0x10e>
				batt_chargetimekeeping_Flag = 1;
 8000f70:	4b3d      	ldr	r3, [pc, #244]	@ (8001068 <_Z11ControlTaskPv+0x190>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	701a      	strb	r2, [r3, #0]
				ControlData.batteryChargeStartTime = ControlData.timestamp;
 8000f76:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000f7a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000f7e:	691a      	ldr	r2, [r3, #16]
 8000f80:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000f84:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000f88:	665a      	str	r2, [r3, #100]	@ 0x64
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000f8a:	4b38      	ldr	r3, [pc, #224]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	461a      	mov	r2, r3
						sTime.Minutes, sTime.Seconds);
 8000f90:	4b36      	ldr	r3, [pc, #216]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000f92:	785b      	ldrb	r3, [r3, #1]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000f94:	4619      	mov	r1, r3
						sTime.Minutes, sTime.Seconds);
 8000f96:	4b35      	ldr	r3, [pc, #212]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000f98:	789b      	ldrb	r3, [r3, #2]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	4934      	ldr	r1, [pc, #208]	@ (8001070 <_Z11ControlTaskPv+0x198>)
 8000fa0:	4834      	ldr	r0, [pc, #208]	@ (8001074 <_Z11ControlTaskPv+0x19c>)
 8000fa2:	f010 fa8b 	bl	80114bc <siprintf>
			if (!batt_chargetimekeeping_Flag) {
 8000fa6:	e01e      	b.n	8000fe6 <_Z11ControlTaskPv+0x10e>
//				LCD.SendTextData(LCD.chrgT, batTime);
			}
		} else {
			if (batt_chargetimekeeping_Flag) {
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <_Z11ControlTaskPv+0x190>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d01a      	beq.n	8000fe6 <_Z11ControlTaskPv+0x10e>
				batt_chargetimekeeping_Flag = 0;
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001068 <_Z11ControlTaskPv+0x190>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
				ControlData.batteryChargeEndTime = ControlData.timestamp;
 8000fb6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000fba:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000fbe:	691a      	ldr	r2, [r3, #16]
 8000fc0:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000fc4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000fc8:	669a      	str	r2, [r3, #104]	@ 0x68
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000fca:	4b28      	ldr	r3, [pc, #160]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	461a      	mov	r2, r3
						sTime.Minutes, sTime.Seconds);
 8000fd0:	4b26      	ldr	r3, [pc, #152]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000fd2:	785b      	ldrb	r3, [r3, #1]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000fd4:	4619      	mov	r1, r3
						sTime.Minutes, sTime.Seconds);
 8000fd6:	4b25      	ldr	r3, [pc, #148]	@ (800106c <_Z11ControlTaskPv+0x194>)
 8000fd8:	789b      	ldrb	r3, [r3, #2]
				std::sprintf(batTime, "%02d:%02d:%02d", sTime.Hours,
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4924      	ldr	r1, [pc, #144]	@ (8001070 <_Z11ControlTaskPv+0x198>)
 8000fe0:	4824      	ldr	r0, [pc, #144]	@ (8001074 <_Z11ControlTaskPv+0x19c>)
 8000fe2:	f010 fa6b 	bl	80114bc <siprintf>
//				LCD.SendTextData(LCD.dchgT, batTime);
			}
		}

		liquidSensor.Measurement_loop(sensor_liquidMeas::liquidSensor::Meter,
 8000fe6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000fea:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000fee:	691b      	ldr	r3, [r3, #16]
 8000ff0:	f107 0208 	add.w	r2, r7, #8
 8000ff4:	f102 0054 	add.w	r0, r2, #84	@ 0x54
 8000ff8:	f107 0208 	add.w	r2, r7, #8
 8000ffc:	f102 0150 	add.w	r1, r2, #80	@ 0x50
 8001000:	f107 0208 	add.w	r2, r7, #8
 8001004:	325c      	adds	r2, #92	@ 0x5c
 8001006:	9202      	str	r2, [sp, #8]
 8001008:	f107 0208 	add.w	r2, r7, #8
 800100c:	3258      	adds	r2, #88	@ 0x58
 800100e:	9201      	str	r2, [sp, #4]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	4603      	mov	r3, r0
 8001014:	460a      	mov	r2, r1
 8001016:	ed9f 1a18 	vldr	s2, [pc, #96]	@ 8001078 <_Z11ControlTaskPv+0x1a0>
 800101a:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 800101e:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800107c <_Z11ControlTaskPv+0x1a4>
 8001022:	2100      	movs	r1, #0
 8001024:	4816      	ldr	r0, [pc, #88]	@ (8001080 <_Z11ControlTaskPv+0x1a8>)
 8001026:	f002 fe83 	bl	8003d30 <_ZN17sensor_liquidMeas12liquidSensor16Measurement_loopENS0_4unitEfffPhPfmPmS4_>
				0.0, 10.0, 3.3, &ControlData.fuelPer, &ControlData.fuelConsp,
				ControlData.timestamp, &ControlData.refuelingStartTime,
				&ControlData.refuelingEndTime);
		AHT20.measure(&ControlData.temp, &ControlData.humid);
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	336c      	adds	r3, #108	@ 0x6c
 8001038:	4619      	mov	r1, r3
 800103a:	4812      	ldr	r0, [pc, #72]	@ (8001084 <_Z11ControlTaskPv+0x1ac>)
 800103c:	f002 fd36 	bl	8003aac <_ZN15sensor_TempHumd5AHT207measureEPmS1_>
//		LCD.SendNumericData(LCD.Temperature,
//				static_cast<uint16_t>(ControlData.temp));
//		LCD.SendNumericData(LCD.Humidity,
//				static_cast<uint16_t>(ControlData.humid));

		ControlDataQueue.queueSend(reinterpret_cast<void*>(&ControlData));
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	4619      	mov	r1, r3
 8001046:	4810      	ldr	r0, [pc, #64]	@ (8001088 <_Z11ControlTaskPv+0x1b0>)
 8001048:	f003 f89a 	bl	8004180 <_ZN11System_Rtos15freertos_queues9queueSendEPv>

		HAL_GPIO_TogglePin(alive_led_GPIO_Port, alive_led_Pin);
 800104c:	2102      	movs	r1, #2
 800104e:	480f      	ldr	r0, [pc, #60]	@ (800108c <_Z11ControlTaskPv+0x1b4>)
 8001050:	f008 fdb9 	bl	8009bc6 <HAL_GPIO_TogglePin>
		System_Rtos::delay(150);
 8001054:	2096      	movs	r0, #150	@ 0x96
 8001056:	f003 f80b 	bl	8004070 <_ZN11System_Rtos5delayEm>
		stmRTC.getTime(nullptr, nullptr, &ControlData.timestamp);
 800105a:	e763      	b.n	8000f24 <_Z11ControlTaskPv+0x4c>
 800105c:	20001820 	.word	0x20001820
 8001060:	200016f4 	.word	0x200016f4
 8001064:	200003e5 	.word	0x200003e5
 8001068:	200003e6 	.word	0x200003e6
 800106c:	20000390 	.word	0x20000390
 8001070:	08013858 	.word	0x08013858
 8001074:	200003e8 	.word	0x200003e8
 8001078:	40533333 	.word	0x40533333
 800107c:	00000000 	.word	0x00000000
 8001080:	200003a4 	.word	0x200003a4
 8001084:	200003d0 	.word	0x200003d0
 8001088:	200017c4 	.word	0x200017c4
 800108c:	40020000 	.word	0x40020000

08001090 <_Z41__static_initialization_and_destruction_0ii>:
	}

}
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d112      	bne.n	80010c6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d10d      	bne.n	80010c6 <_Z41__static_initialization_and_destruction_0ii+0x36>
sensor_liquidMeas::liquidSensor liquidSensor(&hadc1);
 80010aa:	4909      	ldr	r1, [pc, #36]	@ (80010d0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80010ac:	4809      	ldr	r0, [pc, #36]	@ (80010d4 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80010ae:	f002 fe15 	bl	8003cdc <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef>
sensor_TempHumd::AHT20 AHT20(&hi2c1, 0x38);
 80010b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b6:	2238      	movs	r2, #56	@ 0x38
 80010b8:	4907      	ldr	r1, [pc, #28]	@ (80010d8 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80010ba:	4808      	ldr	r0, [pc, #32]	@ (80010dc <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80010bc:	f002 fcde 	bl	8003a7c <_ZN15sensor_TempHumd5AHT20C1EP17I2C_HandleTypeDefhm>
System_sys::Parsing_Checking parsing;
 80010c0:	4807      	ldr	r0, [pc, #28]	@ (80010e0 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80010c2:	f003 fb8b 	bl	80047dc <_ZN10System_sys16Parsing_CheckingC1Ev>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20001d88 	.word	0x20001d88
 80010d4:	200003a4 	.word	0x200003a4
 80010d8:	20001e78 	.word	0x20001e78
 80010dc:	200003d0 	.word	0x200003d0
 80010e0:	200003e4 	.word	0x200003e4

080010e4 <_GLOBAL__sub_I_sDate>:
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80010ec:	2001      	movs	r0, #1
 80010ee:	f7ff ffcf 	bl	8001090 <_Z41__static_initialization_and_destruction_0ii>
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv>:

u8g2_t u8g2_M;


uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
  {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	460b      	mov	r3, r1
 8001100:	72fb      	strb	r3, [r7, #11]
 8001102:	4613      	mov	r3, r2
 8001104:	72bb      	strb	r3, [r7, #10]
      /* STM32 supports HW SPI, Remove unused cases like U8X8_MSG_DELAY_XXX & U8X8_MSG_GPIO_XXX */
      switch(msg)
 8001106:	7afb      	ldrb	r3, [r7, #11]
 8001108:	3b28      	subs	r3, #40	@ 0x28
 800110a:	2b23      	cmp	r3, #35	@ 0x23
 800110c:	d867      	bhi.n	80011de <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
 800110e:	a201      	add	r2, pc, #4	@ (adr r2, 8001114 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x20>)
 8001110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001114:	080011df 	.word	0x080011df
 8001118:	080011a5 	.word	0x080011a5
 800111c:	080011df 	.word	0x080011df
 8001120:	080011df 	.word	0x080011df
 8001124:	080011df 	.word	0x080011df
 8001128:	080011df 	.word	0x080011df
 800112c:	080011df 	.word	0x080011df
 8001130:	080011df 	.word	0x080011df
 8001134:	080011df 	.word	0x080011df
 8001138:	080011df 	.word	0x080011df
 800113c:	080011df 	.word	0x080011df
 8001140:	080011df 	.word	0x080011df
 8001144:	080011df 	.word	0x080011df
 8001148:	080011df 	.word	0x080011df
 800114c:	080011df 	.word	0x080011df
 8001150:	080011df 	.word	0x080011df
 8001154:	080011df 	.word	0x080011df
 8001158:	080011df 	.word	0x080011df
 800115c:	080011df 	.word	0x080011df
 8001160:	080011df 	.word	0x080011df
 8001164:	080011df 	.word	0x080011df
 8001168:	080011df 	.word	0x080011df
 800116c:	080011df 	.word	0x080011df
 8001170:	080011df 	.word	0x080011df
 8001174:	080011df 	.word	0x080011df
 8001178:	080011df 	.word	0x080011df
 800117c:	080011df 	.word	0x080011df
 8001180:	080011df 	.word	0x080011df
 8001184:	080011df 	.word	0x080011df
 8001188:	080011df 	.word	0x080011df
 800118c:	080011df 	.word	0x080011df
 8001190:	080011df 	.word	0x080011df
 8001194:	080011df 	.word	0x080011df
 8001198:	080011af 	.word	0x080011af
 800119c:	080011bf 	.word	0x080011bf
 80011a0:	080011cf 	.word	0x080011cf
      case U8X8_MSG_GPIO_AND_DELAY_INIT:
          /* Insert codes for initialization */
          break;
      case U8X8_MSG_DELAY_MILLI:
          /* ms Delay */
       	System_Rtos::delay(arg_int);
 80011a4:	7abb      	ldrb	r3, [r7, #10]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f002 ff62 	bl	8004070 <_ZN11System_Rtos5delayEm>
          break;
 80011ac:	e017      	b.n	80011de <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_CS:
          /* Insert codes for SS pin control */
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, (GPIO_PinState)arg_int);
 80011ae:	7abb      	ldrb	r3, [r7, #10]
 80011b0:	461a      	mov	r2, r3
 80011b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011b6:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf4>)
 80011b8:	f008 fcec 	bl	8009b94 <HAL_GPIO_WritePin>

          break;
 80011bc:	e00f      	b.n	80011de <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_DC:
          /* Insert codes for DC pin control */
            HAL_GPIO_WritePin(DISPLAY_DC_GPIO_Port, DISPLAY_DC_Pin, (GPIO_PinState)arg_int);
 80011be:	7abb      	ldrb	r3, [r7, #10]
 80011c0:	461a      	mov	r2, r3
 80011c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011c6:	4809      	ldr	r0, [pc, #36]	@ (80011ec <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf8>)
 80011c8:	f008 fce4 	bl	8009b94 <HAL_GPIO_WritePin>

          break;
 80011cc:	e007      	b.n	80011de <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xea>
      case U8X8_MSG_GPIO_RESET:
          /* Insert codes for RST pin control */
           HAL_GPIO_WritePin(DISPLAY_RES_GPIO_Port, DISPLAY_RES_Pin,  (GPIO_PinState)arg_int);
 80011ce:	7abb      	ldrb	r3, [r7, #10]
 80011d0:	461a      	mov	r2, r3
 80011d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0xf8>)
 80011d8:	f008 fcdc 	bl	8009b94 <HAL_GPIO_WritePin>

          break;
 80011dc:	bf00      	nop
      }
      return 1;
 80011de:	2301      	movs	r3, #1
  }
 80011e0:	4618      	mov	r0, r3
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40020c00 	.word	0x40020c00
 80011ec:	40020400 	.word	0x40020400

080011f0 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv>:

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
  {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	460b      	mov	r3, r1
 80011fc:	72fb      	strb	r3, [r7, #11]
 80011fe:	4613      	mov	r3, r2
 8001200:	72bb      	strb	r3, [r7, #10]
      switch(msg) {
 8001202:	7afb      	ldrb	r3, [r7, #11]
 8001204:	3b14      	subs	r3, #20
 8001206:	2b0c      	cmp	r3, #12
 8001208:	d844      	bhi.n	8001294 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xa4>
 800120a:	a201      	add	r2, pc, #4	@ (adr r2, 8001210 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0x20>)
 800120c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001210:	08001299 	.word	0x08001299
 8001214:	08001295 	.word	0x08001295
 8001218:	08001295 	.word	0x08001295
 800121c:	08001245 	.word	0x08001245
 8001220:	08001265 	.word	0x08001265
 8001224:	0800127d 	.word	0x0800127d
 8001228:	08001295 	.word	0x08001295
 800122c:	08001295 	.word	0x08001295
 8001230:	08001295 	.word	0x08001295
 8001234:	08001295 	.word	0x08001295
 8001238:	08001295 	.word	0x08001295
 800123c:	08001295 	.word	0x08001295
 8001240:	08001257 	.word	0x08001257
      case U8X8_MSG_BYTE_SEND:
          /* Insert codes to transmit data */
          HAL_SPI_Transmit(&OLEDSpi,(uint8_t *)arg_ptr, arg_int, 5000);
 8001244:	7abb      	ldrb	r3, [r7, #10]
 8001246:	b29a      	uxth	r2, r3
 8001248:	f241 3388 	movw	r3, #5000	@ 0x1388
 800124c:	6879      	ldr	r1, [r7, #4]
 800124e:	4815      	ldr	r0, [pc, #84]	@ (80012a4 <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xb4>)
 8001250:	f00a fdc1 	bl	800bdd6 <HAL_SPI_Transmit>
           break;
 8001254:	e021      	b.n	800129a <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
          /* Insert codes to begin SPI transmission */

          break;
      case U8X8_MSG_BYTE_SET_DC:
          /* Control DC pin, U8X8_MSG_GPIO_DC will be called */
          u8x8_gpio_SetDC(u8x8, arg_int);
 8001256:	7abb      	ldrb	r3, [r7, #10]
 8001258:	461a      	mov	r2, r3
 800125a:	214a      	movs	r1, #74	@ 0x4a
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f006 f821 	bl	80072a4 <u8x8_gpio_call>
          break;
 8001262:	e01a      	b.n	800129a <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      case U8X8_MSG_BYTE_START_TRANSFER:
          /* Select slave, U8X8_MSG_GPIO_CS will be called */
          u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	461a      	mov	r2, r3
 800126c:	2149      	movs	r1, #73	@ 0x49
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f006 f818 	bl	80072a4 <u8x8_gpio_call>
        	System_Rtos::delay(1);
 8001274:	2001      	movs	r0, #1
 8001276:	f002 fefb 	bl	8004070 <_ZN11System_Rtos5delayEm>

          break;
 800127a:	e00e      	b.n	800129a <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      case U8X8_MSG_BYTE_END_TRANSFER:
    	  	System_Rtos::delay(1);
 800127c:	2001      	movs	r0, #1
 800127e:	f002 fef7 	bl	8004070 <_ZN11System_Rtos5delayEm>
          /* Insert codes to end SPI transmission */
          u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	785b      	ldrb	r3, [r3, #1]
 8001288:	461a      	mov	r2, r3
 800128a:	2149      	movs	r1, #73	@ 0x49
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f006 f809 	bl	80072a4 <u8x8_gpio_call>
          break;
 8001292:	e002      	b.n	800129a <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xaa>
      default:
          return 0;
 8001294:	2300      	movs	r3, #0
 8001296:	e001      	b.n	800129c <_Z22u8x8_byte_stm32_hw_spiP11u8x8_structhhPv+0xac>
          break;
 8001298:	bf00      	nop
      }
      return 1;
 800129a:	2301      	movs	r3, #1
  }
 800129c:	4618      	mov	r0, r3
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20001eec 	.word	0x20001eec

080012a8 <_Z11DisplayTaskPv>:


void DisplayTask(void *pvParameters)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af02      	add	r7, sp, #8
 80012ae:	6078      	str	r0, [r7, #4]

  u8g2_Setup_ssd1309_128x64_noname0_f(&u8g2_M, U8G2_R0, u8x8_byte_stm32_hw_spi,u8x8_stm32_gpio_and_delay);
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <_Z11DisplayTaskPv+0x64>)
 80012b2:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <_Z11DisplayTaskPv+0x68>)
 80012b4:	4917      	ldr	r1, [pc, #92]	@ (8001314 <_Z11DisplayTaskPv+0x6c>)
 80012b6:	4818      	ldr	r0, [pc, #96]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012b8:	f004 fc6e 	bl	8005b98 <u8g2_Setup_ssd1309_128x64_noname0_f>
  u8g2_InitDisplay(&u8g2_M);
 80012bc:	4816      	ldr	r0, [pc, #88]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012be:	f005 ffc2 	bl	8007246 <u8x8_InitDisplay>
  u8g2_ClearBuffer(&u8g2_M);
 80012c2:	4815      	ldr	r0, [pc, #84]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012c4:	f004 fbd7 	bl	8005a76 <u8g2_ClearBuffer>
  u8g2_SetPowerSave(&u8g2_M, 0);
 80012c8:	2100      	movs	r1, #0
 80012ca:	4813      	ldr	r0, [pc, #76]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012cc:	f005 ffca 	bl	8007264 <u8x8_SetPowerSave>
  u8g2_DrawXBM(&u8g2_M,32,0,imgcont::smartgrid.w,imgcont::smartgrid.h,imgcont::smartgrid.img);
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <_Z11DisplayTaskPv+0x74>)
 80012d2:	7919      	ldrb	r1, [r3, #4]
 80012d4:	4b11      	ldr	r3, [pc, #68]	@ (800131c <_Z11DisplayTaskPv+0x74>)
 80012d6:	795b      	ldrb	r3, [r3, #5]
 80012d8:	4a10      	ldr	r2, [pc, #64]	@ (800131c <_Z11DisplayTaskPv+0x74>)
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	9201      	str	r2, [sp, #4]
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	460b      	mov	r3, r1
 80012e2:	2200      	movs	r2, #0
 80012e4:	2120      	movs	r1, #32
 80012e6:	480c      	ldr	r0, [pc, #48]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012e8:	f004 fb4c 	bl	8005984 <u8g2_DrawXBM>
  u8g2_SendBuffer(&u8g2_M);
 80012ec:	480a      	ldr	r0, [pc, #40]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012ee:	f004 fc35 	bl	8005b5c <u8g2_SendBuffer>
  System_Rtos::delay(2000);
 80012f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012f6:	f002 febb 	bl	8004070 <_ZN11System_Rtos5delayEm>


	while(1)
	{

		UI::loop(&u8g2_M);
 80012fa:	4807      	ldr	r0, [pc, #28]	@ (8001318 <_Z11DisplayTaskPv+0x70>)
 80012fc:	f003 ffa8 	bl	8005250 <_ZN2UI4loopEP11u8g2_struct>
		System_Rtos::delay(500);
 8001300:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001304:	f002 feb4 	bl	8004070 <_ZN11System_Rtos5delayEm>
		UI::loop(&u8g2_M);
 8001308:	bf00      	nop
 800130a:	e7f6      	b.n	80012fa <_Z11DisplayTaskPv+0x52>
 800130c:	080010f5 	.word	0x080010f5
 8001310:	080011f1 	.word	0x080011f1
 8001314:	08014788 	.word	0x08014788
 8001318:	200003fc 	.word	0x200003fc
 800131c:	08014740 	.word	0x08014740

08001320 <_ZSt6strstrPcPKc>:
  strrchr(char* __s, int __n)
  { return __builtin_strrchr(__s, __n); }

  inline char*
  strstr(char* __s1, const char* __s2)
  { return __builtin_strstr(__s1, __s2); }
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
 800132a:	6839      	ldr	r1, [r7, #0]
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f010 f950 	bl	80115d2 <strstr>
 8001332:	4603      	mov	r3, r0
 8001334:	4618      	mov	r0, r3
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <_Z9ModemTaskPv>:


char command_buffer[255] = {0};


void ModemTask(void *pvParameters) {
 800133c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001340:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8001344:	af22      	add	r7, sp, #136	@ 0x88
 8001346:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800134a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800134e:	6018      	str	r0, [r3, #0]

	simA7672.init();
 8001350:	48c9      	ldr	r0, [pc, #804]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001352:	f000 fc9d 	bl	8001c90 <_ZN5Modem8simA76724initEv>

	struct ModemData_Queue ModemData = { 0 };
 8001356:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800135a:	22d9      	movs	r2, #217	@ 0xd9
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f010 f90f 	bl	8011582 <memset>

	struct ControlData_Queue ControlData = {0};
 8001364:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001368:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800136c:	4618      	mov	r0, r3
 800136e:	2374      	movs	r3, #116	@ 0x74
 8001370:	461a      	mov	r2, r3
 8001372:	2100      	movs	r1, #0
 8001374:	f010 f905 	bl	8011582 <memset>

	Modem::simA7672::UE_systemInfo cpsiInfo;
	Modem::simA7672::pdp_stat pdpinfo;
	Modem::simA7672::status modeminfo;
	Modem::simA7672::mqtt_flags mqttstartinfo = Modem::simA7672::mqtt_ERR;
 8001378:	2301      	movs	r3, #1
 800137a:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
	Modem::simA7672::mqtt_flags mqttserverinfo = Modem::simA7672::mqtt_ERR;
 800137e:	2301      	movs	r3, #1
 8001380:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be

	enum routine mqtt_routine = net_enable;
 8001384:	2300      	movs	r3, #0
 8001386:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd


	std::strcpy(ModemData.serverAddr, "tcp://apfp7i6y92d6b-ats.iot.us-east-1.amazonaws.com:8883");
 800138a:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800138e:	334b      	adds	r3, #75	@ 0x4b
 8001390:	4aba      	ldr	r2, [pc, #744]	@ (800167c <_Z9ModemTaskPv+0x340>)
 8001392:	4614      	mov	r4, r2
 8001394:	469c      	mov	ip, r3
 8001396:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 800139a:	4665      	mov	r5, ip
 800139c:	4626      	mov	r6, r4
 800139e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013a0:	6028      	str	r0, [r5, #0]
 80013a2:	6069      	str	r1, [r5, #4]
 80013a4:	60aa      	str	r2, [r5, #8]
 80013a6:	60eb      	str	r3, [r5, #12]
 80013a8:	3410      	adds	r4, #16
 80013aa:	f10c 0c10 	add.w	ip, ip, #16
 80013ae:	4574      	cmp	r4, lr
 80013b0:	d1f3      	bne.n	800139a <_Z9ModemTaskPv+0x5e>
 80013b2:	4662      	mov	r2, ip
 80013b4:	4623      	mov	r3, r4
 80013b6:	cb03      	ldmia	r3!, {r0, r1}
 80013b8:	6010      	str	r0, [r2, #0]
 80013ba:	6051      	str	r1, [r2, #4]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	7213      	strb	r3, [r2, #8]
	std::strcpy(ModemData.apn, "zonginternet");
 80013c0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80013c4:	3337      	adds	r3, #55	@ 0x37
 80013c6:	4aae      	ldr	r2, [pc, #696]	@ (8001680 <_Z9ModemTaskPv+0x344>)
 80013c8:	461c      	mov	r4, r3
 80013ca:	4613      	mov	r3, r2
 80013cc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80013ce:	6020      	str	r0, [r4, #0]
 80013d0:	6061      	str	r1, [r4, #4]
 80013d2:	60a2      	str	r2, [r4, #8]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	7323      	strb	r3, [r4, #12]
	std::strcpy(ModemData.mqttSubTopic, "TEST1");
 80013d8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80013dc:	33c3      	adds	r3, #195	@ 0xc3
 80013de:	4aa9      	ldr	r2, [pc, #676]	@ (8001684 <_Z9ModemTaskPv+0x348>)
 80013e0:	6810      	ldr	r0, [r2, #0]
 80013e2:	6018      	str	r0, [r3, #0]
 80013e4:	8892      	ldrh	r2, [r2, #4]
 80013e6:	809a      	strh	r2, [r3, #4]
	std::strcpy(ModemData.mqttPubTopic, "devicedata");
 80013e8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80013ec:	33af      	adds	r3, #175	@ 0xaf
 80013ee:	49a6      	ldr	r1, [pc, #664]	@ (8001688 <_Z9ModemTaskPv+0x34c>)
 80013f0:	461a      	mov	r2, r3
 80013f2:	460b      	mov	r3, r1
 80013f4:	cb03      	ldmia	r3!, {r0, r1}
 80013f6:	6010      	str	r0, [r2, #0]
 80013f8:	6051      	str	r1, [r2, #4]
 80013fa:	8819      	ldrh	r1, [r3, #0]
 80013fc:	789b      	ldrb	r3, [r3, #2]
 80013fe:	8111      	strh	r1, [r2, #8]
 8001400:	7293      	strb	r3, [r2, #10]


	uint8_t mqtt_counter = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc

		//simA7672.getTimeDate(ModemData.time, ModemData.date,
		//		ModemData.timezone);

		//ModemData.timestamp = parsing.convertToEpoch(ModemData.date, ModemData.time, ModemData.timezone);
		simA7672.getSim(ModemData.pin);
 8001408:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800140c:	4619      	mov	r1, r3
 800140e:	489a      	ldr	r0, [pc, #616]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001410:	f000 fe2a 	bl	8002068 <_ZN5Modem8simA76726getSimEPc>
		simA7672.getNetwork(ModemData.networkStat);
 8001414:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001418:	330f      	adds	r3, #15
 800141a:	4619      	mov	r1, r3
 800141c:	4896      	ldr	r0, [pc, #600]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800141e:	f000 fe8d 	bl	800213c <_ZN5Modem8simA767210getNetworkEPc>
		simA7672.getNetworkPDP(ModemData.networkStatpdp);
 8001422:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001426:	331e      	adds	r3, #30
 8001428:	4619      	mov	r1, r3
 800142a:	4893      	ldr	r0, [pc, #588]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800142c:	f000 ff6c 	bl	8002308 <_ZN5Modem8simA767213getNetworkPDPEPc>
		simA7672.getSignalQ(ModemData.quality);
 8001430:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001434:	332d      	adds	r3, #45	@ 0x2d
 8001436:	4619      	mov	r1, r3
 8001438:	488f      	ldr	r0, [pc, #572]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800143a:	f001 f959 	bl	80026f0 <_ZN5Modem8simA767210getSignalQEPc>
		simA7672.getUEsystemInfo(&cpsiInfo);
 800143e:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8001442:	4619      	mov	r1, r3
 8001444:	488c      	ldr	r0, [pc, #560]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001446:	f001 f8a3 	bl	8002590 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE>
		simA7672.getPDPstatus(&pdpinfo);
 800144a:	f107 036a 	add.w	r3, r7, #106	@ 0x6a
 800144e:	4619      	mov	r1, r3
 8001450:	4889      	ldr	r0, [pc, #548]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001452:	f001 f831 	bl	80024b8 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE>





		ModemDataQueue.queueSend(reinterpret_cast<void*>(&ModemData));
 8001456:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800145a:	4619      	mov	r1, r3
 800145c:	488b      	ldr	r0, [pc, #556]	@ (800168c <_Z9ModemTaskPv+0x350>)
 800145e:	f002 fe8f 	bl	8004180 <_ZN11System_Rtos15freertos_queues9queueSendEPv>
		System_Rtos::delay(50);
 8001462:	2032      	movs	r0, #50	@ 0x32
 8001464:	f002 fe04 	bl	8004070 <_ZN11System_Rtos5delayEm>


		if(ControlDataQueue.queueReceive((void *)&ControlData) == ControlDataQueue.queues_recived)
 8001468:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800146c:	4619      	mov	r1, r3
 800146e:	4888      	ldr	r0, [pc, #544]	@ (8001690 <_Z9ModemTaskPv+0x354>)
 8001470:	f002 fea3 	bl	80041ba <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0





		switch (mqtt_routine) {
 8001478:	f897 31bd 	ldrb.w	r3, [r7, #445]	@ 0x1bd
 800147c:	2b03      	cmp	r3, #3
 800147e:	f200 8270 	bhi.w	8001962 <_Z9ModemTaskPv+0x626>
 8001482:	a201      	add	r2, pc, #4	@ (adr r2, 8001488 <_Z9ModemTaskPv+0x14c>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	08001499 	.word	0x08001499
 800148c:	08001581 	.word	0x08001581
 8001490:	080016a1 	.word	0x080016a1
 8001494:	080016f1 	.word	0x080016f1

		case net_enable: {

			/*Enable Net support*/

			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001498:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800149c:	330f      	adds	r3, #15
 800149e:	497d      	ldr	r1, [pc, #500]	@ (8001694 <_Z9ModemTaskPv+0x358>)
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff3d 	bl	8001320 <_ZSt6strstrPcPKc>
 80014a6:	4603      	mov	r3, r0
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
					&& cpsiInfo != Modem::simA7672::no_service) {
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d109      	bne.n	80014c0 <_Z9ModemTaskPv+0x184>
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
 80014ac:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80014b0:	330f      	adds	r3, #15
 80014b2:	4979      	ldr	r1, [pc, #484]	@ (8001698 <_Z9ModemTaskPv+0x35c>)
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff33 	bl	8001320 <_ZSt6strstrPcPKc>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d01c      	beq.n	80014fa <_Z9ModemTaskPv+0x1be>
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
 80014c0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80014c4:	331e      	adds	r3, #30
 80014c6:	4973      	ldr	r1, [pc, #460]	@ (8001694 <_Z9ModemTaskPv+0x358>)
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff29 	bl	8001320 <_ZSt6strstrPcPKc>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d109      	bne.n	80014e8 <_Z9ModemTaskPv+0x1ac>
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
 80014d4:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80014d8:	331e      	adds	r3, #30
 80014da:	496f      	ldr	r1, [pc, #444]	@ (8001698 <_Z9ModemTaskPv+0x35c>)
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff1f 	bl	8001320 <_ZSt6strstrPcPKc>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d008      	beq.n	80014fa <_Z9ModemTaskPv+0x1be>
					&& cpsiInfo != Modem::simA7672::no_service) {
 80014e8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80014ec:	f2a3 1355 	subw	r3, r3, #341	@ 0x155
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <_Z9ModemTaskPv+0x1be>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <_Z9ModemTaskPv+0x1c0>
 80014fa:	2300      	movs	r3, #0
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8232 	beq.w	8001966 <_Z9ModemTaskPv+0x62a>


				modeminfo = simA7672.setAPN(ModemData.apn);
 8001502:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001506:	3337      	adds	r3, #55	@ 0x37
 8001508:	4619      	mov	r1, r3
 800150a:	485b      	ldr	r0, [pc, #364]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800150c:	f000 fd00 	bl	8001f10 <_ZN5Modem8simA76726setAPNEPc>
 8001510:	4603      	mov	r3, r0
 8001512:	f887 31bb 	strb.w	r3, [r7, #443]	@ 0x1bb

				simA7672.sslversionset();
 8001516:	4858      	ldr	r0, [pc, #352]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001518:	f001 fe52 	bl	80031c0 <_ZN5Modem8simA767213sslversionsetEv>
				simA7672.sslauthset();
 800151c:	4856      	ldr	r0, [pc, #344]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800151e:	f001 fe8b 	bl	8003238 <_ZN5Modem8simA767210sslauthsetEv>
				simA7672.sslcacertset();
 8001522:	4855      	ldr	r0, [pc, #340]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001524:	f001 fec4 	bl	80032b0 <_ZN5Modem8simA767212sslcacertsetEv>
				simA7672.ssldevicecertset();
 8001528:	4853      	ldr	r0, [pc, #332]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800152a:	f001 fefd 	bl	8003328 <_ZN5Modem8simA767216ssldevicecertsetEv>
				simA7672.ssldevicekeyset();
 800152e:	4852      	ldr	r0, [pc, #328]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001530:	f001 ff36 	bl	80033a0 <_ZN5Modem8simA767215ssldevicekeysetEv>


				if (modeminfo == Modem::simA7672::simA7672_OK) {
 8001534:	f897 31bb 	ldrb.w	r3, [r7, #443]	@ 0x1bb
 8001538:	2b00      	cmp	r3, #0
 800153a:	f040 8214 	bne.w	8001966 <_Z9ModemTaskPv+0x62a>
	//				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_deactivated);
	//				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_activate);

					if (mqttserverinfo == Modem::simA7672::mqtt_serverConnected) {
 800153e:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001542:	2b02      	cmp	r3, #2
 8001544:	d108      	bne.n	8001558 <_Z9ModemTaskPv+0x21c>

						simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 8001546:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 800154a:	4619      	mov	r1, r3
 800154c:	484a      	ldr	r0, [pc, #296]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800154e:	f001 fbe9 	bl	8002d24 <_ZN5Modem8simA767220mqttDisconnectServerEh>
						mqttserverinfo = Modem::simA7672::mqtt_ERR;
 8001552:	2301      	movs	r3, #1
 8001554:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
					}

					if (mqttstartinfo == Modem::simA7672::mqtt_OK) {
 8001558:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 800155c:	2b00      	cmp	r3, #0
 800155e:	d10b      	bne.n	8001578 <_Z9ModemTaskPv+0x23c>
						simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 8001560:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001564:	4619      	mov	r1, r3
 8001566:	4844      	ldr	r0, [pc, #272]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001568:	f001 fb02 	bl	8002b70 <_ZN5Modem8simA767217mqttReleaseClientEh>
						simA7672.mqttStop();
 800156c:	4842      	ldr	r0, [pc, #264]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800156e:	f001 fa37 	bl	80029e0 <_ZN5Modem8simA76728mqttStopEv>
						mqttstartinfo = Modem::simA7672::mqtt_ERR;
 8001572:	2301      	movs	r3, #1
 8001574:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
					}

					mqtt_routine = mqtt_enable;
 8001578:	2301      	movs	r3, #1
 800157a:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd

				}

			}

			break;
 800157e:	e1f2      	b.n	8001966 <_Z9ModemTaskPv+0x62a>
		}

		case mqtt_enable: {

			/*Enable MQTT*/
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 8001580:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001584:	330f      	adds	r3, #15
 8001586:	4943      	ldr	r1, [pc, #268]	@ (8001694 <_Z9ModemTaskPv+0x358>)
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fec9 	bl	8001320 <_ZSt6strstrPcPKc>
 800158e:	4603      	mov	r3, r0
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
					&& cpsiInfo != Modem::simA7672::no_service
					&& mqttstartinfo != Modem::simA7672::mqtt_OK) {
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <_Z9ModemTaskPv+0x26c>
					|| std::strstr(ModemData.networkStat, networkInfo[1]))
 8001594:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001598:	330f      	adds	r3, #15
 800159a:	493f      	ldr	r1, [pc, #252]	@ (8001698 <_Z9ModemTaskPv+0x35c>)
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff febf 	bl	8001320 <_ZSt6strstrPcPKc>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d020      	beq.n	80015ea <_Z9ModemTaskPv+0x2ae>
					&& (std::strstr(ModemData.networkStatpdp, networkInfo[0])
 80015a8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80015ac:	331e      	adds	r3, #30
 80015ae:	4939      	ldr	r1, [pc, #228]	@ (8001694 <_Z9ModemTaskPv+0x358>)
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff feb5 	bl	8001320 <_ZSt6strstrPcPKc>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d109      	bne.n	80015d0 <_Z9ModemTaskPv+0x294>
							|| std::strstr(ModemData.networkStatpdp, networkInfo[1]))
 80015bc:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80015c0:	331e      	adds	r3, #30
 80015c2:	4935      	ldr	r1, [pc, #212]	@ (8001698 <_Z9ModemTaskPv+0x35c>)
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff feab 	bl	8001320 <_ZSt6strstrPcPKc>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d00c      	beq.n	80015ea <_Z9ModemTaskPv+0x2ae>
					&& cpsiInfo != Modem::simA7672::no_service
 80015d0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80015d4:	f2a3 1355 	subw	r3, r3, #341	@ 0x155
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d005      	beq.n	80015ea <_Z9ModemTaskPv+0x2ae>
					&& mqttstartinfo != Modem::simA7672::mqtt_OK) {
 80015de:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <_Z9ModemTaskPv+0x2ae>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <_Z9ModemTaskPv+0x2b0>
 80015ea:	2300      	movs	r3, #0
			if ((std::strstr(ModemData.networkStat, networkInfo[0])
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 81bc 	beq.w	800196a <_Z9ModemTaskPv+0x62e>

				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_deactivated);
 80015f2:	2100      	movs	r1, #0
 80015f4:	4820      	ldr	r0, [pc, #128]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 80015f6:	f000 fce3 	bl	8001fc0 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>
				simA7672.activate_deactivatePDP(Modem::simA7672::pdp_activate);
 80015fa:	2101      	movs	r1, #1
 80015fc:	481e      	ldr	r0, [pc, #120]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 80015fe:	f000 fcdf 	bl	8001fc0 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>
				mqttstartinfo = simA7672.mqttStart(&ModemData.mqtt_client_index);
 8001602:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001606:	33d8      	adds	r3, #216	@ 0xd8
 8001608:	4619      	mov	r1, r3
 800160a:	481b      	ldr	r0, [pc, #108]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800160c:	f001 f978 	bl	8002900 <_ZN5Modem8simA76729mqttStartEPh>
 8001610:	4603      	mov	r3, r0
 8001612:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
				if (mqttstartinfo == Modem::simA7672::mqtt_OK) {
 8001616:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 800161a:	2b00      	cmp	r3, #0
 800161c:	d121      	bne.n	8001662 <_Z9ModemTaskPv+0x326>

					mqttstartinfo = simA7672.mqttSetClient(
 800161e:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8001622:	2301      	movs	r3, #1
 8001624:	4a1d      	ldr	r2, [pc, #116]	@ (800169c <_Z9ModemTaskPv+0x360>)
 8001626:	4814      	ldr	r0, [pc, #80]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001628:	f001 fa40 	bl	8002aac <_ZN5Modem8simA767213mqttSetClientEhPch>
 800162c:	4603      	mov	r3, r0
 800162e:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
							ModemData.mqtt_client_index,
							const_cast<char*>("STM32"),1);

					if(mqttstartinfo == Modem::simA7672::mqtt_OK)
 8001632:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 8001636:	2b00      	cmp	r3, #0
 8001638:	d109      	bne.n	800164e <_Z9ModemTaskPv+0x312>
					{

						simA7672.mqttsslenable(ModemData.mqtt_client_index);
 800163a:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 800163e:	4619      	mov	r1, r3
 8001640:	480d      	ldr	r0, [pc, #52]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001642:	f001 fd61 	bl	8003108 <_ZN5Modem8simA767213mqttsslenableEh>
						mqtt_routine = mqtt_connect;
 8001646:	2302      	movs	r3, #2
 8001648:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
					simA7672.mqttStop();
				}

			}

			break;
 800164c:	e18d      	b.n	800196a <_Z9ModemTaskPv+0x62e>
						simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 800164e:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001652:	4619      	mov	r1, r3
 8001654:	4808      	ldr	r0, [pc, #32]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001656:	f001 fa8b 	bl	8002b70 <_ZN5Modem8simA767217mqttReleaseClientEh>
						simA7672.mqttStop();
 800165a:	4807      	ldr	r0, [pc, #28]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800165c:	f001 f9c0 	bl	80029e0 <_ZN5Modem8simA76728mqttStopEv>
			break;
 8001660:	e183      	b.n	800196a <_Z9ModemTaskPv+0x62e>
					simA7672.mqttReleaseClient(ModemData.mqtt_client_index);
 8001662:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001666:	4619      	mov	r1, r3
 8001668:	4803      	ldr	r0, [pc, #12]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 800166a:	f001 fa81 	bl	8002b70 <_ZN5Modem8simA767217mqttReleaseClientEh>
					simA7672.mqttStop();
 800166e:	4802      	ldr	r0, [pc, #8]	@ (8001678 <_Z9ModemTaskPv+0x33c>)
 8001670:	f001 f9b6 	bl	80029e0 <_ZN5Modem8simA76728mqttStopEv>
			break;
 8001674:	e179      	b.n	800196a <_Z9ModemTaskPv+0x62e>
 8001676:	bf00      	nop
 8001678:	2000047c 	.word	0x2000047c
 800167c:	08013868 	.word	0x08013868
 8001680:	080138a4 	.word	0x080138a4
 8001684:	080138b4 	.word	0x080138b4
 8001688:	080138bc 	.word	0x080138bc
 800168c:	200016f4 	.word	0x200016f4
 8001690:	200017c4 	.word	0x200017c4
 8001694:	0801404c 	.word	0x0801404c
 8001698:	08014058 	.word	0x08014058
 800169c:	080138c8 	.word	0x080138c8
		case mqtt_connect: {



			/*Connect to Mqtt Server*/
			if (mqttstartinfo == Modem::simA7672::mqtt_OK
 80016a0:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f040 8162 	bne.w	800196e <_Z9ModemTaskPv+0x632>
					&& mqttserverinfo != Modem::simA7672::mqtt_serverConnected) {
 80016aa:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	f000 815d 	beq.w	800196e <_Z9ModemTaskPv+0x632>

				mqttserverinfo = simA7672.mqttConnectServer(
 80016b4:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 80016b8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80016bc:	334b      	adds	r3, #75	@ 0x4b
 80016be:	461a      	mov	r2, r3
 80016c0:	48ad      	ldr	r0, [pc, #692]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 80016c2:	f001 fab1 	bl	8002c28 <_ZN5Modem8simA767217mqttConnectServerEhPc>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
						ModemData.mqtt_client_index, ModemData.serverAddr);

				if (mqttserverinfo == Modem::simA7672::mqtt_serverConnected) {
 80016cc:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d103      	bne.n	80016dc <_Z9ModemTaskPv+0x3a0>

					mqtt_routine = mqtt_loop;
 80016d4:	2303      	movs	r3, #3
 80016d6:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
					mqtt_routine = net_enable;
				}

			}

			break;
 80016da:	e148      	b.n	800196e <_Z9ModemTaskPv+0x632>
					simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 80016dc:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 80016e0:	4619      	mov	r1, r3
 80016e2:	48a5      	ldr	r0, [pc, #660]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 80016e4:	f001 fb1e 	bl	8002d24 <_ZN5Modem8simA767220mqttDisconnectServerEh>
					mqtt_routine = net_enable;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
			break;
 80016ee:	e13e      	b.n	800196e <_Z9ModemTaskPv+0x632>
		}

		case mqtt_loop: {

			mqttserverinfo = simA7672.getmqttconnectionstatus(ModemData.serverAddr);
 80016f0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80016f4:	334b      	adds	r3, #75	@ 0x4b
 80016f6:	4619      	mov	r1, r3
 80016f8:	489f      	ldr	r0, [pc, #636]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 80016fa:	f001 f889 	bl	8002810 <_ZN5Modem8simA767223getmqttconnectionstatusEPc>
 80016fe:	4603      	mov	r3, r0
 8001700:	f887 31be 	strb.w	r3, [r7, #446]	@ 0x1be
			mqtt_counter++;
 8001704:	f897 31bc 	ldrb.w	r3, [r7, #444]	@ 0x1bc
 8001708:	3301      	adds	r3, #1
 800170a:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
			/*get retries as well as sometimes we can get some issue */
			if (mqttserverinfo != Modem::simA7672::mqtt_serverConnected && mqtt_counter > 3) {
 800170e:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 8001712:	2b02      	cmp	r3, #2
 8001714:	d010      	beq.n	8001738 <_Z9ModemTaskPv+0x3fc>
 8001716:	f897 31bc 	ldrb.w	r3, [r7, #444]	@ 0x1bc
 800171a:	2b03      	cmp	r3, #3
 800171c:	d90c      	bls.n	8001738 <_Z9ModemTaskPv+0x3fc>
				ModemData.internet = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				simA7672.mqttDisconnectServer(ModemData.mqtt_client_index);
 8001724:	f897 31b8 	ldrb.w	r3, [r7, #440]	@ 0x1b8
 8001728:	4619      	mov	r1, r3
 800172a:	4893      	ldr	r0, [pc, #588]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 800172c:	f001 fafa 	bl	8002d24 <_ZN5Modem8simA767220mqttDisconnectServerEh>
				mqtt_routine = net_enable;
 8001730:	2300      	movs	r3, #0
 8001732:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd
                      /*take flag to do something*/
				}
				simA7672.mqttunsubTopic(ModemData.mqtt_client_index,  ModemData.mqttSubTopic);
			}

			break;
 8001736:	e11c      	b.n	8001972 <_Z9ModemTaskPv+0x636>
			else if(mqttserverinfo == Modem::simA7672::mqtt_serverConnected )
 8001738:	f897 31be 	ldrb.w	r3, [r7, #446]	@ 0x1be
 800173c:	2b02      	cmp	r3, #2
 800173e:	f040 8118 	bne.w	8001972 <_Z9ModemTaskPv+0x636>
				ModemData.internet = 1;
 8001742:	2301      	movs	r3, #1
 8001744:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				mqtt_counter = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	f887 31bc 	strb.w	r3, [r7, #444]	@ 0x1bc
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 800174e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001752:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001756:	691b      	ldr	r3, [r3, #16]
 8001758:	663b      	str	r3, [r7, #96]	@ 0x60
						 ,ControlData.V_1
 800175a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800175e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001762:	695b      	ldr	r3, [r3, #20]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe feef 	bl	8000548 <__aeabi_f2d>
 800176a:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
						 ,ControlData.V_2
 800176e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001772:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001776:	699b      	ldr	r3, [r3, #24]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fee5 	bl	8000548 <__aeabi_f2d>
 800177e:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
						 ,ControlData.V_3
 8001782:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001786:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800178a:	69db      	ldr	r3, [r3, #28]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fedb 	bl	8000548 <__aeabi_f2d>
 8001792:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
						 ,ControlData.I_1
 8001796:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800179a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800179e:	6a1b      	ldr	r3, [r3, #32]
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fed1 	bl	8000548 <__aeabi_f2d>
 80017a6:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
						 ,ControlData.I_2
 80017aa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80017ae:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe fec7 	bl	8000548 <__aeabi_f2d>
 80017ba:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
						 ,ControlData.I_3
 80017be:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80017c2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe febd 	bl	8000548 <__aeabi_f2d>
 80017ce:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
						 ,ControlData.P_1
 80017d2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80017d6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe feb3 	bl	8000548 <__aeabi_f2d>
 80017e2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
						 ,ControlData.P_2
 80017e6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80017ea:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fea9 	bl	8000548 <__aeabi_f2d>
 80017f6:	e9c7 0108 	strd	r0, r1, [r7, #32]
						 ,ControlData.P_3
 80017fa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80017fe:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fe9f 	bl	8000548 <__aeabi_f2d>
 800180a:	e9c7 0106 	strd	r0, r1, [r7, #24]
						 ,ControlData.Energy
 800180e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001812:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fe95 	bl	8000548 <__aeabi_f2d>
 800181e:	4682      	mov	sl, r0
 8001820:	468b      	mov	fp, r1
						 ,ControlData.Freq
 8001822:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001826:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800182a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fe8b 	bl	8000548 <__aeabi_f2d>
 8001832:	4680      	mov	r8, r0
 8001834:	4689      	mov	r9, r1
						 ,ControlData.sourceIdentification
 8001836:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800183a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800183e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001842:	617b      	str	r3, [r7, #20]
						 ,ControlData.fuelPer
 8001844:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001848:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800184c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 8001850:	613b      	str	r3, [r7, #16]
						 ,ControlData.fuelConsp
 8001852:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001856:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800185a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
				std::sprintf(reinterpret_cast<char *>(simA7672.Txbuffer),sendbufMQTT
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe fe73 	bl	8000548 <__aeabi_f2d>
 8001862:	4604      	mov	r4, r0
 8001864:	460d      	mov	r5, r1
 8001866:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800186a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800186e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001870:	60fa      	str	r2, [r7, #12]
 8001872:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001876:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800187a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001882:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001886:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8001888:	607e      	str	r6, [r7, #4]
 800188a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800188e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001892:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8001894:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8001898:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800189c:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 800189e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80018a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018a6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80018a8:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80018ac:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018b2:	f107 066c 	add.w	r6, r7, #108	@ 0x6c
 80018b6:	9320      	str	r3, [sp, #128]	@ 0x80
 80018b8:	921f      	str	r2, [sp, #124]	@ 0x7c
 80018ba:	911e      	str	r1, [sp, #120]	@ 0x78
 80018bc:	901d      	str	r0, [sp, #116]	@ 0x74
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	921c      	str	r2, [sp, #112]	@ 0x70
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	911b      	str	r1, [sp, #108]	@ 0x6c
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	921a      	str	r2, [sp, #104]	@ 0x68
 80018ca:	e9cd 4518 	strd	r4, r5, [sp, #96]	@ 0x60
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	9216      	str	r2, [sp, #88]	@ 0x58
 80018d6:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 80018da:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
 80018de:	ed97 7b06 	vldr	d7, [r7, #24]
 80018e2:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80018e6:	ed97 7b08 	vldr	d7, [r7, #32]
 80018ea:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80018ee:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80018f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80018f6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80018fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80018fe:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001902:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001906:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800190a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800190e:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8001912:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001916:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800191a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800191e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001922:	ed8d 7b00 	vstr	d7, [sp]
 8001926:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001928:	4632      	mov	r2, r6
 800192a:	4914      	ldr	r1, [pc, #80]	@ (800197c <_Z9ModemTaskPv+0x640>)
 800192c:	4814      	ldr	r0, [pc, #80]	@ (8001980 <_Z9ModemTaskPv+0x644>)
 800192e:	f00f fdc5 	bl	80114bc <siprintf>
				if(simA7672.mqttsubTopicAndRead(ModemData.mqtt_client_index, ModemData.mqttSubTopic, command_buffer,255) == Modem::simA7672::mqtt_msgrecv)
 8001932:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8001936:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800193a:	f103 02c3 	add.w	r2, r3, #195	@ 0xc3
 800193e:	23ff      	movs	r3, #255	@ 0xff
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <_Z9ModemTaskPv+0x648>)
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 8001946:	f001 fa69 	bl	8002e1c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t>
 800194a:	4603      	mov	r3, r0
 800194c:	2b05      	cmp	r3, #5
				simA7672.mqttunsubTopic(ModemData.mqtt_client_index,  ModemData.mqttSubTopic);
 800194e:	f897 11b8 	ldrb.w	r1, [r7, #440]	@ 0x1b8
 8001952:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001956:	33c3      	adds	r3, #195	@ 0xc3
 8001958:	461a      	mov	r2, r3
 800195a:	4807      	ldr	r0, [pc, #28]	@ (8001978 <_Z9ModemTaskPv+0x63c>)
 800195c:	f001 fb1a 	bl	8002f94 <_ZN5Modem8simA767214mqttunsubTopicEhPc>
			break;
 8001960:	e007      	b.n	8001972 <_Z9ModemTaskPv+0x636>
		}

		default:
			break;
 8001962:	bf00      	nop
 8001964:	e550      	b.n	8001408 <_Z9ModemTaskPv+0xcc>
			break;
 8001966:	bf00      	nop
 8001968:	e54e      	b.n	8001408 <_Z9ModemTaskPv+0xcc>
			break;
 800196a:	bf00      	nop
 800196c:	e54c      	b.n	8001408 <_Z9ModemTaskPv+0xcc>
			break;
 800196e:	bf00      	nop
 8001970:	e54a      	b.n	8001408 <_Z9ModemTaskPv+0xcc>
			break;
 8001972:	bf00      	nop
		simA7672.getSim(ModemData.pin);
 8001974:	e548      	b.n	8001408 <_Z9ModemTaskPv+0xcc>
 8001976:	bf00      	nop
 8001978:	2000047c 	.word	0x2000047c
 800197c:	080138d0 	.word	0x080138d0
 8001980:	20000c7c 	.word	0x20000c7c
 8001984:	200014ac 	.word	0x200014ac

08001988 <_Z41__static_initialization_and_destruction_0ii>:



	}

}
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d108      	bne.n	80019aa <_Z41__static_initialization_and_destruction_0ii+0x22>
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800199e:	4293      	cmp	r3, r2
 80019a0:	d103      	bne.n	80019aa <_Z41__static_initialization_and_destruction_0ii+0x22>
Modem::simA7672 simA7672(&GSM_U);
 80019a2:	4904      	ldr	r1, [pc, #16]	@ (80019b4 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80019a6:	f000 f90f 	bl	8001bc8 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20002068 	.word	0x20002068
 80019b8:	2000047c 	.word	0x2000047c

080019bc <_GLOBAL__sub_I_simA7672>:
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
 80019c0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80019c4:	2001      	movs	r0, #1
 80019c6:	f7ff ffdf 	bl	8001988 <_Z41__static_initialization_and_destruction_0ii>
 80019ca:	bd80      	pop	{r7, pc}

080019cc <_ZN8UniqueID12CharToHexascEPhh>:


const char kaHexAsc[16] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'};

void UniqueID::CharToHexasc(uint8_t *pPos, uint8_t Wert)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	460b      	mov	r3, r1
 80019d6:	70fb      	strb	r3, [r7, #3]
     *pPos++ = kaHexAsc[Wert >> 4];
 80019d8:	78fb      	ldrb	r3, [r7, #3]
 80019da:	091b      	lsrs	r3, r3, #4
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	461a      	mov	r2, r3
 80019e0:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <_ZN8UniqueID12CharToHexascEPhh+0x3c>)
 80019e2:	5c99      	ldrb	r1, [r3, r2]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	460a      	mov	r2, r1
 80019ec:	701a      	strb	r2, [r3, #0]
     *pPos = kaHexAsc[Wert & 0x0f];
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	f003 030f 	and.w	r3, r3, #15
 80019f4:	4a04      	ldr	r2, [pc, #16]	@ (8001a08 <_ZN8UniqueID12CharToHexascEPhh+0x3c>)
 80019f6:	5cd2      	ldrb	r2, [r2, r3]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	701a      	strb	r2, [r3, #0]
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	08014064 	.word	0x08014064

08001a0c <_ZN8UniqueID6GetUidEv>:

char *UniqueID::GetUid()
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
	static uint8_t sUid[13];
	uint32_t iWafer;

	iWafer = HAL_GetUIDw1() & 0x00FFul;
 8001a12:	f006 fdcd 	bl	80085b0 <HAL_GetUIDw1>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	607b      	str	r3, [r7, #4]
	// 7 lot numbers are already in ASCII
	*(uint32_t*) (&sUid[0]) = HAL_GetUIDw1() >> 8;
 8001a1c:	f006 fdc8 	bl	80085b0 <HAL_GetUIDw1>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4a1d      	ldr	r2, [pc, #116]	@ (8001a98 <_ZN8UniqueID6GetUidEv+0x8c>)
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	6013      	str	r3, [r2, #0]
	*(uint32_t*) (&sUid[3]) = HAL_GetUIDw2();
 8001a28:	4c1c      	ldr	r4, [pc, #112]	@ (8001a9c <_ZN8UniqueID6GetUidEv+0x90>)
 8001a2a:	f006 fdcd 	bl	80085c8 <HAL_GetUIDw2>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	6023      	str	r3, [r4, #0]

	// Convert wafer number to 1 ASCII character
	if (iWafer >= 36)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b23      	cmp	r3, #35	@ 0x23
 8001a36:	d909      	bls.n	8001a4c <_ZN8UniqueID6GetUidEv+0x40>
		sUid[7] = (iWafer >= 62) ? 'z' : ('a' + (iWafer - 36));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b3d      	cmp	r3, #61	@ 0x3d
 8001a3c:	bf28      	it	cs
 8001a3e:	233d      	movcs	r3, #61	@ 0x3d
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	333d      	adds	r3, #61	@ 0x3d
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b14      	ldr	r3, [pc, #80]	@ (8001a98 <_ZN8UniqueID6GetUidEv+0x8c>)
 8001a48:	71da      	strb	r2, [r3, #7]
 8001a4a:	e00b      	b.n	8001a64 <_ZN8UniqueID6GetUidEv+0x58>
	// Display with 10 + 26 + 26 symbols
	else
		sUid[7] = ((iWafer >= 10) ? 'A' : '0') + iWafer;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b09      	cmp	r3, #9
 8001a50:	d901      	bls.n	8001a56 <_ZN8UniqueID6GetUidEv+0x4a>
 8001a52:	2241      	movs	r2, #65	@ 0x41
 8001a54:	e000      	b.n	8001a58 <_ZN8UniqueID6GetUidEv+0x4c>
 8001a56:	2230      	movs	r2, #48	@ 0x30
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	4b0d      	ldr	r3, [pc, #52]	@ (8001a98 <_ZN8UniqueID6GetUidEv+0x8c>)
 8001a62:	71da      	strb	r2, [r3, #7]

	// Convert X and Y to 4 ASCII-HEX
	CharToHexasc(&sUid[8], (HAL_GetUIDw0() >> 16) & 0x00FFul);
 8001a64:	f006 fd98 	bl	8008598 <HAL_GetUIDw0>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	0c1b      	lsrs	r3, r3, #16
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	4619      	mov	r1, r3
 8001a70:	480b      	ldr	r0, [pc, #44]	@ (8001aa0 <_ZN8UniqueID6GetUidEv+0x94>)
 8001a72:	f7ff ffab 	bl	80019cc <_ZN8UniqueID12CharToHexascEPhh>
	CharToHexasc(&sUid[10], HAL_GetUIDw0() & 0x00FFul);
 8001a76:	f006 fd8f 	bl	8008598 <HAL_GetUIDw0>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4808      	ldr	r0, [pc, #32]	@ (8001aa4 <_ZN8UniqueID6GetUidEv+0x98>)
 8001a82:	f7ff ffa3 	bl	80019cc <_ZN8UniqueID12CharToHexascEPhh>
	sUid[12] = 0;
 8001a86:	4b04      	ldr	r3, [pc, #16]	@ (8001a98 <_ZN8UniqueID6GetUidEv+0x8c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	731a      	strb	r2, [r3, #12]
	return ((char*) sUid);
 8001a8c:	4b02      	ldr	r3, [pc, #8]	@ (8001a98 <_ZN8UniqueID6GetUidEv+0x8c>)
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd90      	pop	{r4, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20001830 	.word	0x20001830
 8001a9c:	20001833 	.word	0x20001833
 8001aa0:	20001838 	.word	0x20001838
 8001aa4:	2000183a 	.word	0x2000183a

08001aa8 <_Z11app_mainCppv>:




void app_mainCpp()
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0

	ModemTaskHandler.createTask();
 8001aac:	4809      	ldr	r0, [pc, #36]	@ (8001ad4 <_Z11app_mainCppv+0x2c>)
 8001aae:	f002 fb16 	bl	80040de <_ZN11System_Rtos14freertos_Tasks10createTaskEv>
    ControlTaskHandler.createTask();
 8001ab2:	4809      	ldr	r0, [pc, #36]	@ (8001ad8 <_Z11app_mainCppv+0x30>)
 8001ab4:	f002 fb13 	bl	80040de <_ZN11System_Rtos14freertos_Tasks10createTaskEv>
    DisplayTaskHandler.createTask();
 8001ab8:	4808      	ldr	r0, [pc, #32]	@ (8001adc <_Z11app_mainCppv+0x34>)
 8001aba:	f002 fb10 	bl	80040de <_ZN11System_Rtos14freertos_Tasks10createTaskEv>

    ModemDataQueue.queueCreate();
 8001abe:	4808      	ldr	r0, [pc, #32]	@ (8001ae0 <_Z11app_mainCppv+0x38>)
 8001ac0:	f002 fb42 	bl	8004148 <_ZN11System_Rtos15freertos_queues11queueCreateEv>
    ControlDataQueue.queueCreate();
 8001ac4:	4807      	ldr	r0, [pc, #28]	@ (8001ae4 <_Z11app_mainCppv+0x3c>)
 8001ac6:	f002 fb3f 	bl	8004148 <_ZN11System_Rtos15freertos_queues11queueCreateEv>



    button::btn_init();
 8001aca:	f003 fd3d 	bl	8005548 <_ZN6button8btn_initEv>


}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	200015ac 	.word	0x200015ac
 8001ad8:	200015d0 	.word	0x200015d0
 8001adc:	200015f4 	.word	0x200015f4
 8001ae0:	200016f4 	.word	0x200016f4
 8001ae4:	200017c4 	.word	0x200017c4

08001ae8 <app_mainC>:
// All the functions that need to be used in C files transport from here
extern "C"
{

    void app_mainC()
    {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
    	app_mainCpp();
 8001aec:	f7ff ffdc 	bl	8001aa8 <_Z11app_mainCppv>
    }
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_Z41__static_initialization_and_destruction_0ii>:


}
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af02      	add	r7, sp, #8
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d136      	bne.n	8001b72 <_Z41__static_initialization_and_destruction_0ii+0x7e>
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d131      	bne.n	8001b72 <_Z41__static_initialization_and_destruction_0ii+0x7e>
System_Rtos::freertos_Tasks ModemTaskHandler(ModemTask,"Modem",_StackSize_Modem, (void*) 1,24);
 8001b0e:	2318      	movs	r3, #24
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2301      	movs	r3, #1
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b1a:	4a18      	ldr	r2, [pc, #96]	@ (8001b7c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8001b1c:	4918      	ldr	r1, [pc, #96]	@ (8001b80 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001b1e:	4819      	ldr	r0, [pc, #100]	@ (8001b84 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001b20:	f002 fabc 	bl	800409c <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_Tasks ControlTaskHandler(ControlTask,"Control",_StackSize_Control, (void*) 1,24);
 8001b24:	2318      	movs	r3, #24
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	2301      	movs	r3, #1
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b30:	4a15      	ldr	r2, [pc, #84]	@ (8001b88 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001b32:	4916      	ldr	r1, [pc, #88]	@ (8001b8c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001b34:	4816      	ldr	r0, [pc, #88]	@ (8001b90 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001b36:	f002 fab1 	bl	800409c <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_Tasks DisplayTaskHandler(DisplayTask,"Display",_StackSize_Display, (void*) 1,24);
 8001b3a:	2318      	movs	r3, #24
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	2301      	movs	r3, #1
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b46:	4a13      	ldr	r2, [pc, #76]	@ (8001b94 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001b48:	4913      	ldr	r1, [pc, #76]	@ (8001b98 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001b4a:	4814      	ldr	r0, [pc, #80]	@ (8001b9c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001b4c:	f002 faa6 	bl	800409c <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>
System_Rtos::freertos_queues ModemDataQueue(1,sizeof(struct ModemData_Queue),	queuebuffer);
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001b52:	22d9      	movs	r2, #217	@ 0xd9
 8001b54:	2101      	movs	r1, #1
 8001b56:	4813      	ldr	r0, [pc, #76]	@ (8001ba4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001b58:	f002 fadb 	bl	8004112 <_ZN11System_Rtos15freertos_queuesC1EttPh>
System_Rtos::freertos_queues ControlDataQueue(1,sizeof(struct ControlData_Queue),	queuebuffer_1);
 8001b5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8001b5e:	2274      	movs	r2, #116	@ 0x74
 8001b60:	2101      	movs	r1, #1
 8001b62:	4812      	ldr	r0, [pc, #72]	@ (8001bac <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8001b64:	f002 fad5 	bl	8004112 <_ZN11System_Rtos15freertos_queuesC1EttPh>
System_rtc::stmRTC stmRTC(&hrtc,5);
 8001b68:	2205      	movs	r2, #5
 8001b6a:	4911      	ldr	r1, [pc, #68]	@ (8001bb0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8001b6c:	4811      	ldr	r0, [pc, #68]	@ (8001bb4 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8001b6e:	f002 fbf7 	bl	8004360 <_ZN10System_rtc6stmRTCC1EP17RTC_HandleTypeDefa>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	08013bac 	.word	0x08013bac
 8001b80:	0800133d 	.word	0x0800133d
 8001b84:	200015ac 	.word	0x200015ac
 8001b88:	08013bb4 	.word	0x08013bb4
 8001b8c:	08000ed9 	.word	0x08000ed9
 8001b90:	200015d0 	.word	0x200015d0
 8001b94:	08013bbc 	.word	0x08013bbc
 8001b98:	080012a9 	.word	0x080012a9
 8001b9c:	200015f4 	.word	0x200015f4
 8001ba0:	20001618 	.word	0x20001618
 8001ba4:	200016f4 	.word	0x200016f4
 8001ba8:	20001750 	.word	0x20001750
 8001bac:	200017c4 	.word	0x200017c4
 8001bb0:	20001ecc 	.word	0x20001ecc
 8001bb4:	20001820 	.word	0x20001820

08001bb8 <_GLOBAL__sub_I_ModemTaskHandler>:
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f7ff ff97 	bl	8001af4 <_Z41__static_initialization_and_destruction_0ii>
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef>:
struct simA7672::classInstanceRecorder simA7672::ClassInstances[numberofuart] =
		{ nullptr };

uint8_t simA7672::ClassInstanceIncrementer = 0;

simA7672::simA7672(UART_HandleTypeDef *huart) :
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
		GlobalTxBufs { simA7672::Txbuffer }, GlobalRxBufs { simA7672::Rxbuffer }, serial_(
				huart), checking() {
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bda:	461a      	mov	r2, r3
 8001bdc:	2100      	movs	r1, #0
 8001bde:	f00f fcd0 	bl	8011582 <memset>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001be8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f00f fcc7 	bl	8011582 <memset>
		GlobalTxBufs { simA7672::Txbuffer }, GlobalRxBufs { simA7672::Rxbuffer }, serial_(
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c0a:	6053      	str	r3, [r2, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8001c12:	3304      	adds	r3, #4
 8001c14:	6839      	ldr	r1, [r7, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f002 fd91 	bl	800473e <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>
				huart), checking() {
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8001c22:	3308      	adds	r3, #8
 8001c24:	4618      	mov	r0, r3
 8001c26:	f002 fdd9 	bl	80047dc <_ZN10System_sys16Parsing_CheckingC1Ev>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c30:	461a      	mov	r2, r3
 8001c32:	2300      	movs	r3, #0
 8001c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

	simA7672::ClassInstances[ClassInstanceIncrementer].huart = huart;
 8001c36:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4a11      	ldr	r2, [pc, #68]	@ (8001c84 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xbc>)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	simA7672::ClassInstances[ClassInstanceIncrementer].Instance = this;
 8001c44:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4a0e      	ldr	r2, [pc, #56]	@ (8001c84 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xbc>)
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	605a      	str	r2, [r3, #4]

	simA7672::ClassInstanceIncrementer++;
 8001c52:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c5c:	701a      	strb	r2, [r3, #0]
	if (simA7672::ClassInstanceIncrementer > numberofuart) {
 8001c5e:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d902      	bls.n	8001c6c <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xa4>
		simA7672::ClassInstanceIncrementer = 0;
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xb8>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
	}

	setModemCallback(simA7672::RxCBStatic, simA7672::TxCBStatic);
 8001c6c:	4906      	ldr	r1, [pc, #24]	@ (8001c88 <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xc0>)
 8001c6e:	4807      	ldr	r0, [pc, #28]	@ (8001c8c <_ZN5Modem8simA7672C1EP20__UART_HandleTypeDef+0xc4>)
 8001c70:	f002 fc0c 	bl	800448c <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>

}
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20001858 	.word	0x20001858
 8001c84:	20001840 	.word	0x20001840
 8001c88:	08003a69 	.word	0x08003a69
 8001c8c:	08003a05 	.word	0x08003a05

08001c90 <_ZN5Modem8simA76724initEv>:

enum simA7672::status simA7672::init() {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af02      	add	r7, sp, #8
 8001c96:	6078      	str	r0, [r7, #4]
	status stat = simA7672_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	73fb      	strb	r3, [r7, #15]

	//Run 3 times
	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	9301      	str	r3, [sp, #4]
 8001ca0:	230a      	movs	r3, #10
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ca8:	2204      	movs	r2, #4
 8001caa:	498f      	ldr	r1, [pc, #572]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f001 fbb3 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f001 fcda 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	230a      	movs	r3, #10
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cce:	2204      	movs	r2, #4
 8001cd0:	4985      	ldr	r1, [pc, #532]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f001 fba0 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cdc:	2100      	movs	r1, #0
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f001 fcc7 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001ce8:	2301      	movs	r3, #1
 8001cea:	9301      	str	r3, [sp, #4]
 8001cec:	230a      	movs	r3, #10
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	497c      	ldr	r1, [pc, #496]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f001 fb8d 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d02:	2100      	movs	r1, #0
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f001 fcb4 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCRESET, sizeof(atcmd_ATCRESET) - 1, 1000, _LF, CMD_mode);
 8001d0e:	2301      	movs	r3, #1
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	230a      	movs	r3, #10
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d1a:	220b      	movs	r2, #11
 8001d1c:	4973      	ldr	r1, [pc, #460]	@ (8001eec <_ZN5Modem8simA76724initEv+0x25c>)
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f001 fb7a 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d28:	2100      	movs	r1, #0
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f001 fca1 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001d30:	4603      	mov	r3, r0
 8001d32:	73fb      	strb	r3, [r7, #15]

	System_Rtos::delay(15000);
 8001d34:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8001d38:	f002 f99a 	bl	8004070 <_ZN11System_Rtos5delayEm>

	/*After reset send two AT just to make gsm responsive*/
	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	230a      	movs	r3, #10
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d48:	2204      	movs	r2, #4
 8001d4a:	4967      	ldr	r1, [pc, #412]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f001 fb63 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d56:	2100      	movs	r1, #0
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f001 fc8a 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001d62:	2301      	movs	r3, #1
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	230a      	movs	r3, #10
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6e:	2204      	movs	r2, #4
 8001d70:	495d      	ldr	r1, [pc, #372]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f001 fb50 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f001 fc77 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001d84:	4603      	mov	r3, r0
 8001d86:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT, sizeof(atcmd_AT) - 1, 1000, _LF, CMD_mode);
 8001d88:	2301      	movs	r3, #1
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	230a      	movs	r3, #10
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d94:	2204      	movs	r2, #4
 8001d96:	4954      	ldr	r1, [pc, #336]	@ (8001ee8 <_ZN5Modem8simA76724initEv+0x258>)
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f001 fb3d 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da2:	2100      	movs	r1, #0
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f001 fc64 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001daa:	4603      	mov	r3, r0
 8001dac:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_AT_F0, sizeof(atcmd_AT_F0) - 1, 1000, _LF, CMD_mode);
 8001dae:	2301      	movs	r3, #1
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	230a      	movs	r3, #10
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dba:	2207      	movs	r2, #7
 8001dbc:	494c      	ldr	r1, [pc, #304]	@ (8001ef0 <_ZN5Modem8simA76724initEv+0x260>)
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f001 fb2a 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc8:	2100      	movs	r1, #0
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f001 fc51 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATE1, sizeof(atcmd_ATE1) - 1, 1000, _LF, CMD_mode);
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	9301      	str	r3, [sp, #4]
 8001dd8:	230a      	movs	r3, #10
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de0:	2206      	movs	r2, #6
 8001de2:	4944      	ldr	r1, [pc, #272]	@ (8001ef4 <_ZN5Modem8simA76724initEv+0x264>)
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f001 fb17 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dee:	2100      	movs	r1, #0
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f001 fc3e 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001df6:	4603      	mov	r3, r0
 8001df8:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCREG, sizeof(atcmd_ATCREG) - 1, 1000, _LF, CMD_mode);
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	9301      	str	r3, [sp, #4]
 8001dfe:	230a      	movs	r3, #10
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e06:	220b      	movs	r2, #11
 8001e08:	493b      	ldr	r1, [pc, #236]	@ (8001ef8 <_ZN5Modem8simA76724initEv+0x268>)
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f001 fb04 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e14:	2100      	movs	r1, #0
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f001 fc2b 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCGREG, sizeof(atcmd_ATCGREG) - 1, 1000, _LF, CMD_mode);
 8001e20:	2301      	movs	r3, #1
 8001e22:	9301      	str	r3, [sp, #4]
 8001e24:	230a      	movs	r3, #10
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e2c:	220c      	movs	r2, #12
 8001e2e:	4933      	ldr	r1, [pc, #204]	@ (8001efc <_ZN5Modem8simA76724initEv+0x26c>)
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f001 faf1 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f001 fc18 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001e42:	4603      	mov	r3, r0
 8001e44:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCPMS, sizeof(atcmd_ATCPMS) - 1, 1000, _LF, CMD_mode);
 8001e46:	2301      	movs	r3, #1
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	230a      	movs	r3, #10
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e52:	2218      	movs	r2, #24
 8001e54:	492a      	ldr	r1, [pc, #168]	@ (8001f00 <_ZN5Modem8simA76724initEv+0x270>)
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f001 fade 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e60:	2100      	movs	r1, #0
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f001 fc05 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCOPS, sizeof(atcmd_ATCOPS) - 1, 1000, _LF, CMD_mode);
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	9301      	str	r3, [sp, #4]
 8001e70:	230a      	movs	r3, #10
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e78:	220b      	movs	r2, #11
 8001e7a:	4922      	ldr	r1, [pc, #136]	@ (8001f04 <_ZN5Modem8simA76724initEv+0x274>)
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f001 facb 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e86:	2100      	movs	r1, #0
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f001 fbf2 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCMGF, sizeof(atcmd_ATCMGF) - 1, 1000, _LF, CMD_mode);
 8001e92:	2301      	movs	r3, #1
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	230a      	movs	r3, #10
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e9e:	220b      	movs	r2, #11
 8001ea0:	4919      	ldr	r1, [pc, #100]	@ (8001f08 <_ZN5Modem8simA76724initEv+0x278>)
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f001 fab8 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eac:	2100      	movs	r1, #0
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f001 fbdf 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	73fb      	strb	r3, [r7, #15]

	PrepRxTx(atcmd_ATCGATT, sizeof(atcmd_ATCGATT) - 1, 1000, _LF, CMD_mode);
 8001eb8:	2301      	movs	r3, #1
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	230a      	movs	r3, #10
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ec4:	220c      	movs	r2, #12
 8001ec6:	4911      	ldr	r1, [pc, #68]	@ (8001f0c <_ZN5Modem8simA76724initEv+0x27c>)
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f001 faa5 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8001ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f001 fbcc 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001eda:	4603      	mov	r3, r0
 8001edc:	73fb      	strb	r3, [r7, #15]

	return stat;
 8001ede:	7bfb      	ldrb	r3, [r7, #15]

}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	08014074 	.word	0x08014074
 8001eec:	0801407c 	.word	0x0801407c
 8001ef0:	08014130 	.word	0x08014130
 8001ef4:	08014138 	.word	0x08014138
 8001ef8:	08014088 	.word	0x08014088
 8001efc:	08014094 	.word	0x08014094
 8001f00:	080140a4 	.word	0x080140a4
 8001f04:	080140c0 	.word	0x080140c0
 8001f08:	080140cc 	.word	0x080140cc
 8001f0c:	080140d8 	.word	0x080140d8

08001f10 <_ZN5Modem8simA76726setAPNEPc>:

	}
	return stat;
}

enum simA7672::status simA7672::setAPN(char *apn) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b092      	sub	sp, #72	@ 0x48
 8001f14:	af02      	add	r7, sp, #8
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]

	status stat = simA7672_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	char buf[50] = { 0 };
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	222e      	movs	r2, #46	@ 0x2e
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f00f fb28 	bl	8011582 <memset>

	std::sprintf(buf, "AT+CGDCONT=1,\"ip\",\"%s\"\r\n", apn);
 8001f32:	f107 030c 	add.w	r3, r7, #12
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	4920      	ldr	r1, [pc, #128]	@ (8001fbc <_ZN5Modem8simA76726setAPNEPc+0xac>)
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00f fabe 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe f993 	bl	8000270 <strlen>
 8001f4a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	f107 010c 	add.w	r1, r7, #12
 8001f52:	2301      	movs	r3, #1
 8001f54:	9301      	str	r3, [sp, #4]
 8001f56:	230a      	movs	r3, #10
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f001 fa5a 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8001f64:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f001 fb81 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (stat != simA7672_OK
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8001f76:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10f      	bne.n	8001f9e <_ZN5Modem8simA76726setAPNEPc+0x8e>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8001f84:	3308      	adds	r3, #8
 8001f86:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) != checking.sys_ok) {
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001f8e:	8a92      	ldrh	r2, [r2, #20]
 8001f90:	b292      	uxth	r2, r2
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8001f92:	4618      	mov	r0, r3
 8001f94:	f002 fc2e 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <_ZN5Modem8simA76726setAPNEPc+0x92>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e000      	b.n	8001fa4 <_ZN5Modem8simA76726setAPNEPc+0x94>
 8001fa2:	2300      	movs	r3, #0
	if (stat != simA7672_OK
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d002      	beq.n	8001fae <_ZN5Modem8simA76726setAPNEPc+0x9e>

		stat = simA7672_ERR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	}

	return stat;
 8001fae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f

}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3740      	adds	r7, #64	@ 0x40
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	08013bd4 	.word	0x08013bd4

08001fc0 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE>:
enum simA7672::status simA7672::activate_deactivatePDP(
		enum pdp_stat activate_deactivate) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af02      	add	r7, sp, #8
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_OK;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	77fb      	strb	r3, [r7, #31]
	char buf[20] = { 0 };
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]

	std::sprintf(buf, "AT+CGACT=%d,1\r\n", activate_deactivate);
 8001fe2:	78fa      	ldrb	r2, [r7, #3]
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	491e      	ldr	r1, [pc, #120]	@ (8002064 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0xa4>)
 8001fea:	4618      	mov	r0, r3
 8001fec:	f00f fa66 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe f93b 	bl	8000270 <strlen>
 8001ffa:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	f107 0108 	add.w	r1, r7, #8
 8002002:	2301      	movs	r3, #1
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	230a      	movs	r3, #10
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f001 fa02 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 8002014:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002018:	2100      	movs	r1, #0
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f001 fb29 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002020:	4603      	mov	r3, r0
 8002022:	77fb      	strb	r3, [r7, #31]

	if (stat != simA7672_OK
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002024:	7ffb      	ldrb	r3, [r7, #31]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10f      	bne.n	800204a <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x8a>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002030:	3308      	adds	r3, #8
 8002032:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) != checking.sys_ok) {
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800203a:	8a92      	ldrh	r2, [r2, #20]
 800203c:	b292      	uxth	r2, r2
			|| checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800203e:	4618      	mov	r0, r3
 8002040:	f002 fbd8 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x8e>
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x90>
 800204e:	2300      	movs	r3, #0
	if (stat != simA7672_OK
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <_ZN5Modem8simA767222activate_deactivatePDPENS0_8pdp_statE+0x98>

		stat = simA7672_ERR;
 8002054:	2301      	movs	r3, #1
 8002056:	77fb      	strb	r3, [r7, #31]

	}

	return stat;
 8002058:	7ffb      	ldrb	r3, [r7, #31]

}
 800205a:	4618      	mov	r0, r3
 800205c:	3720      	adds	r7, #32
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	08013bf0 	.word	0x08013bf0

08002068 <_ZN5Modem8simA76726getSimEPc>:

/*Get Functions*/
void simA7672::getSim(char *pin) {
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af04      	add	r7, sp, #16
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_ATCPIN, sizeof(atcmd_ATCPIN) - 1, 1000, _LF, CMD_mode);
 8002072:	2301      	movs	r3, #1
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	230a      	movs	r3, #10
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207e:	220a      	movs	r2, #10
 8002080:	492b      	ldr	r1, [pc, #172]	@ (8002130 <_ZN5Modem8simA76726getSimEPc+0xc8>)
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f001 f9c8 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002088:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800208c:	2100      	movs	r1, #0
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f001 faef 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002094:	4603      	mov	r3, r0
 8002096:	73fb      	strb	r3, [r7, #15]
	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d111      	bne.n	80020c2 <_ZN5Modem8simA76726getSimEPc+0x5a>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80020a4:	3308      	adds	r3, #8
 80020a6:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020ae:	8a92      	ldrh	r2, [r2, #20]
 80020b0:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80020b2:	4618      	mov	r0, r3
 80020b4:	f002 fb9e 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <_ZN5Modem8simA76726getSimEPc+0x5a>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <_ZN5Modem8simA76726getSimEPc+0x5c>
 80020c2:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d024      	beq.n	8002112 <_ZN5Modem8simA76726getSimEPc+0xaa>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 80020ce:	3008      	adds	r0, #8
 80020d0:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CPIN:", ':', _CR, pin)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020d8:	8a9b      	ldrh	r3, [r3, #20]
 80020da:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	9302      	str	r3, [sp, #8]
 80020e0:	230d      	movs	r3, #13
 80020e2:	9301      	str	r3, [sp, #4]
 80020e4:	233a      	movs	r3, #58	@ 0x3a
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <_ZN5Modem8simA76726getSimEPc+0xcc>)
 80020ea:	f002 fba9 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 80020ee:	4603      	mov	r3, r0
				== checking.sys_ok) {
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	bf0c      	ite	eq
 80020f4:	2301      	moveq	r3, #1
 80020f6:	2300      	movne	r3, #0
 80020f8:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d113      	bne.n	8002126 <_ZN5Modem8simA76726getSimEPc+0xbe>
			return;
		} else {
			std::strcpy(pin, "--------");
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	490d      	ldr	r1, [pc, #52]	@ (8002138 <_ZN5Modem8simA76726getSimEPc+0xd0>)
 8002102:	461a      	mov	r2, r3
 8002104:	460b      	mov	r3, r1
 8002106:	cb03      	ldmia	r3!, {r0, r1}
 8002108:	6010      	str	r0, [r2, #0]
 800210a:	6051      	str	r1, [r2, #4]
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	7213      	strb	r3, [r2, #8]
 8002110:	e00a      	b.n	8002128 <_ZN5Modem8simA76726getSimEPc+0xc0>
		}

	} else {
		std::strcpy(pin, "--------");
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	4908      	ldr	r1, [pc, #32]	@ (8002138 <_ZN5Modem8simA76726getSimEPc+0xd0>)
 8002116:	461a      	mov	r2, r3
 8002118:	460b      	mov	r3, r1
 800211a:	cb03      	ldmia	r3!, {r0, r1}
 800211c:	6010      	str	r0, [r2, #0]
 800211e:	6051      	str	r1, [r2, #4]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	7213      	strb	r3, [r2, #8]
 8002124:	e000      	b.n	8002128 <_ZN5Modem8simA76726getSimEPc+0xc0>
			return;
 8002126:	bf00      	nop
	}

}
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	080140e8 	.word	0x080140e8
 8002134:	08013c00 	.word	0x08013c00
 8002138:	08013c08 	.word	0x08013c08

0800213c <_ZN5Modem8simA767210getNetworkEPc>:
void simA7672::getPin() {

}
void simA7672::getNetwork(char *networkStat) {
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b089      	sub	sp, #36	@ 0x24
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_GATCREG, sizeof(atcmd_GATCREG) - 1, 1000, _LF, CMD_mode);
 8002146:	2301      	movs	r3, #1
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	230a      	movs	r3, #10
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002152:	220a      	movs	r2, #10
 8002154:	4961      	ldr	r1, [pc, #388]	@ (80022dc <_ZN5Modem8simA767210getNetworkEPc+0x1a0>)
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f001 f95e 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 800215c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002160:	2100      	movs	r1, #0
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f001 fa85 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002168:	4603      	mov	r3, r0
 800216a:	73fb      	strb	r3, [r7, #15]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800216c:	7bfb      	ldrb	r3, [r7, #15]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d111      	bne.n	8002196 <_ZN5Modem8simA767210getNetworkEPc+0x5a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002178:	3308      	adds	r3, #8
 800217a:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002182:	8a92      	ldrh	r2, [r2, #20]
 8002184:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002186:	4618      	mov	r0, r3
 8002188:	f002 fb34 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <_ZN5Modem8simA767210getNetworkEPc+0x5a>
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <_ZN5Modem8simA767210getNetworkEPc+0x5c>
 8002196:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 8093 	beq.w	80022c4 <_ZN5Modem8simA767210getNetworkEPc+0x188>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 80021a4:	3008      	adds	r0, #8
 80021a6:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CREG:", ',', _CR, networkStat)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021ae:	8a9b      	ldrh	r3, [r3, #20]
 80021b0:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	9302      	str	r3, [sp, #8]
 80021b6:	230d      	movs	r3, #13
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	232c      	movs	r3, #44	@ 0x2c
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	4b48      	ldr	r3, [pc, #288]	@ (80022e0 <_ZN5Modem8simA767210getNetworkEPc+0x1a4>)
 80021c0:	f002 fb3e 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 80021c4:	4603      	mov	r3, r0
				== checking.sys_ok) {
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d06d      	beq.n	80022b0 <_ZN5Modem8simA767210getNetworkEPc+0x174>
			switch (*networkStat) {
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	3b30      	subs	r3, #48	@ 0x30
 80021da:	2b07      	cmp	r3, #7
 80021dc:	d85d      	bhi.n	800229a <_ZN5Modem8simA767210getNetworkEPc+0x15e>
 80021de:	a201      	add	r2, pc, #4	@ (adr r2, 80021e4 <_ZN5Modem8simA767210getNetworkEPc+0xa8>)
 80021e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e4:	08002205 	.word	0x08002205
 80021e8:	08002215 	.word	0x08002215
 80021ec:	08002229 	.word	0x08002229
 80021f0:	0800223d 	.word	0x0800223d
 80021f4:	08002255 	.word	0x08002255
 80021f8:	08002265 	.word	0x08002265
 80021fc:	08002277 	.word	0x08002277
 8002200:	08002287 	.word	0x08002287
			case '0': {
				std::strcpy(networkStat, "Not-Reg");
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4937      	ldr	r1, [pc, #220]	@ (80022e4 <_ZN5Modem8simA767210getNetworkEPc+0x1a8>)
 8002208:	461a      	mov	r2, r3
 800220a:	460b      	mov	r3, r1
 800220c:	cb03      	ldmia	r3!, {r0, r1}
 800220e:	6010      	str	r0, [r2, #0]
 8002210:	6051      	str	r1, [r2, #4]

				break;
 8002212:	e04c      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '1': {
				std::strcpy(networkStat, "Reg-Home");
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	4934      	ldr	r1, [pc, #208]	@ (80022e8 <_ZN5Modem8simA767210getNetworkEPc+0x1ac>)
 8002218:	461a      	mov	r2, r3
 800221a:	460b      	mov	r3, r1
 800221c:	cb03      	ldmia	r3!, {r0, r1}
 800221e:	6010      	str	r0, [r2, #0]
 8002220:	6051      	str	r1, [r2, #4]
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	7213      	strb	r3, [r2, #8]

				break;
 8002226:	e042      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '2': {
				std::strcpy(networkStat, "Searching");
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	4930      	ldr	r1, [pc, #192]	@ (80022ec <_ZN5Modem8simA767210getNetworkEPc+0x1b0>)
 800222c:	461a      	mov	r2, r3
 800222e:	460b      	mov	r3, r1
 8002230:	cb03      	ldmia	r3!, {r0, r1}
 8002232:	6010      	str	r0, [r2, #0]
 8002234:	6051      	str	r1, [r2, #4]
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	8113      	strh	r3, [r2, #8]

				break;
 800223a:	e038      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '3': {
				std::strcpy(networkStat, "Reg-denied");
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	492c      	ldr	r1, [pc, #176]	@ (80022f0 <_ZN5Modem8simA767210getNetworkEPc+0x1b4>)
 8002240:	461a      	mov	r2, r3
 8002242:	460b      	mov	r3, r1
 8002244:	cb03      	ldmia	r3!, {r0, r1}
 8002246:	6010      	str	r0, [r2, #0]
 8002248:	6051      	str	r1, [r2, #4]
 800224a:	8819      	ldrh	r1, [r3, #0]
 800224c:	789b      	ldrb	r3, [r3, #2]
 800224e:	8111      	strh	r1, [r2, #8]
 8002250:	7293      	strb	r3, [r2, #10]

				break;
 8002252:	e02c      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '4': {
				std::strcpy(networkStat, "Unknown");
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	4927      	ldr	r1, [pc, #156]	@ (80022f4 <_ZN5Modem8simA767210getNetworkEPc+0x1b8>)
 8002258:	461a      	mov	r2, r3
 800225a:	460b      	mov	r3, r1
 800225c:	cb03      	ldmia	r3!, {r0, r1}
 800225e:	6010      	str	r0, [r2, #0]
 8002260:	6051      	str	r1, [r2, #4]

				break;
 8002262:	e024      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '5': {
				std::strcpy(networkStat, "Reg-Roaming");
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	4a24      	ldr	r2, [pc, #144]	@ (80022f8 <_ZN5Modem8simA767210getNetworkEPc+0x1bc>)
 8002268:	461c      	mov	r4, r3
 800226a:	4613      	mov	r3, r2
 800226c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800226e:	6020      	str	r0, [r4, #0]
 8002270:	6061      	str	r1, [r4, #4]
 8002272:	60a2      	str	r2, [r4, #8]

				break;
 8002274:	e01b      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '6': {
				std::strcpy(networkStat, "Reg-SMS");
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	4920      	ldr	r1, [pc, #128]	@ (80022fc <_ZN5Modem8simA767210getNetworkEPc+0x1c0>)
 800227a:	461a      	mov	r2, r3
 800227c:	460b      	mov	r3, r1
 800227e:	cb03      	ldmia	r3!, {r0, r1}
 8002280:	6010      	str	r0, [r2, #0]
 8002282:	6051      	str	r1, [r2, #4]

				break;
 8002284:	e013      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			case '7': {
				std::strcpy(networkStat, "Reg-SMSR");
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	491d      	ldr	r1, [pc, #116]	@ (8002300 <_ZN5Modem8simA767210getNetworkEPc+0x1c4>)
 800228a:	461a      	mov	r2, r3
 800228c:	460b      	mov	r3, r1
 800228e:	cb03      	ldmia	r3!, {r0, r1}
 8002290:	6010      	str	r0, [r2, #0]
 8002292:	6051      	str	r1, [r2, #4]
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	7213      	strb	r3, [r2, #8]

				break;
 8002298:	e009      	b.n	80022ae <_ZN5Modem8simA767210getNetworkEPc+0x172>
			}
			default: {
				std::strcpy(networkStat, "--------");
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	4919      	ldr	r1, [pc, #100]	@ (8002304 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 800229e:	461a      	mov	r2, r3
 80022a0:	460b      	mov	r3, r1
 80022a2:	cb03      	ldmia	r3!, {r0, r1}
 80022a4:	6010      	str	r0, [r2, #0]
 80022a6:	6051      	str	r1, [r2, #4]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	7213      	strb	r3, [r2, #8]

				break;
 80022ac:	bf00      	nop
			}
			}
			return;
 80022ae:	e012      	b.n	80022d6 <_ZN5Modem8simA767210getNetworkEPc+0x19a>
		} else {
			std::strcpy(networkStat, "--------");
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	4914      	ldr	r1, [pc, #80]	@ (8002304 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 80022b4:	461a      	mov	r2, r3
 80022b6:	460b      	mov	r3, r1
 80022b8:	cb03      	ldmia	r3!, {r0, r1}
 80022ba:	6010      	str	r0, [r2, #0]
 80022bc:	6051      	str	r1, [r2, #4]
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	7213      	strb	r3, [r2, #8]
 80022c2:	e008      	b.n	80022d6 <_ZN5Modem8simA767210getNetworkEPc+0x19a>
		}

	} else {
		std::strcpy(networkStat, "--------");
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	490f      	ldr	r1, [pc, #60]	@ (8002304 <_ZN5Modem8simA767210getNetworkEPc+0x1c8>)
 80022c8:	461a      	mov	r2, r3
 80022ca:	460b      	mov	r3, r1
 80022cc:	cb03      	ldmia	r3!, {r0, r1}
 80022ce:	6010      	str	r0, [r2, #0]
 80022d0:	6051      	str	r1, [r2, #4]
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	7213      	strb	r3, [r2, #8]
	}

}
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd90      	pop	{r4, r7, pc}
 80022dc:	080140f4 	.word	0x080140f4
 80022e0:	08013c14 	.word	0x08013c14
 80022e4:	08013c1c 	.word	0x08013c1c
 80022e8:	08013c24 	.word	0x08013c24
 80022ec:	08013c30 	.word	0x08013c30
 80022f0:	08013c3c 	.word	0x08013c3c
 80022f4:	08013c48 	.word	0x08013c48
 80022f8:	08013c50 	.word	0x08013c50
 80022fc:	08013c5c 	.word	0x08013c5c
 8002300:	08013c64 	.word	0x08013c64
 8002304:	08013c08 	.word	0x08013c08

08002308 <_ZN5Modem8simA767213getNetworkPDPEPc>:

void simA7672::getNetworkPDP(char *networkStatpdp) {
 8002308:	b590      	push	{r4, r7, lr}
 800230a:	b089      	sub	sp, #36	@ 0x24
 800230c:	af04      	add	r7, sp, #16
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
	status stat;

	PrepRxTx(atcmd_GATCGREG, sizeof(atcmd_GATCGREG) - 1, 1000, _LF, CMD_mode);
 8002312:	2301      	movs	r3, #1
 8002314:	9301      	str	r3, [sp, #4]
 8002316:	230a      	movs	r3, #10
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800231e:	220b      	movs	r2, #11
 8002320:	495b      	ldr	r1, [pc, #364]	@ (8002490 <_ZN5Modem8simA767213getNetworkPDPEPc+0x188>)
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f001 f878 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002328:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800232c:	2100      	movs	r1, #0
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f001 f99f 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002334:	4603      	mov	r3, r0
 8002336:	73fb      	strb	r3, [r7, #15]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d111      	bne.n	8002362 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5a>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002344:	3308      	adds	r3, #8
 8002346:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800234e:	8a92      	ldrh	r2, [r2, #20]
 8002350:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002352:	4618      	mov	r0, r3
 8002354:	f002 fa4e 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5a>
 800235e:	2301      	movs	r3, #1
 8002360:	e000      	b.n	8002364 <_ZN5Modem8simA767213getNetworkPDPEPc+0x5c>
 8002362:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 8087 	beq.w	8002478 <_ZN5Modem8simA767213getNetworkPDPEPc+0x170>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002370:	3008      	adds	r0, #8
 8002372:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CGREG:", ',', _CR, networkStatpdp)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800237a:	8a9b      	ldrh	r3, [r3, #20]
 800237c:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	9302      	str	r3, [sp, #8]
 8002382:	230d      	movs	r3, #13
 8002384:	9301      	str	r3, [sp, #4]
 8002386:	232c      	movs	r3, #44	@ 0x2c
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	4b42      	ldr	r3, [pc, #264]	@ (8002494 <_ZN5Modem8simA767213getNetworkPDPEPc+0x18c>)
 800238c:	f002 fa58 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002390:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002392:	2b00      	cmp	r3, #0
 8002394:	bf0c      	ite	eq
 8002396:	2301      	moveq	r3, #1
 8002398:	2300      	movne	r3, #0
 800239a:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800239c:	2b00      	cmp	r3, #0
 800239e:	d061      	beq.n	8002464 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15c>
			switch (*networkStatpdp) {
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	3b30      	subs	r3, #48	@ 0x30
 80023a6:	2b06      	cmp	r3, #6
 80023a8:	d851      	bhi.n	800244e <_ZN5Modem8simA767213getNetworkPDPEPc+0x146>
 80023aa:	a201      	add	r2, pc, #4	@ (adr r2, 80023b0 <_ZN5Modem8simA767213getNetworkPDPEPc+0xa8>)
 80023ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b0:	080023cd 	.word	0x080023cd
 80023b4:	080023dd 	.word	0x080023dd
 80023b8:	080023f1 	.word	0x080023f1
 80023bc:	08002405 	.word	0x08002405
 80023c0:	0800241d 	.word	0x0800241d
 80023c4:	0800242d 	.word	0x0800242d
 80023c8:	0800243f 	.word	0x0800243f
			case '0': {
				std::strcpy(networkStatpdp, "Not-Reg");
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4932      	ldr	r1, [pc, #200]	@ (8002498 <_ZN5Modem8simA767213getNetworkPDPEPc+0x190>)
 80023d0:	461a      	mov	r2, r3
 80023d2:	460b      	mov	r3, r1
 80023d4:	cb03      	ldmia	r3!, {r0, r1}
 80023d6:	6010      	str	r0, [r2, #0]
 80023d8:	6051      	str	r1, [r2, #4]

				break;
 80023da:	e042      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '1': {
				std::strcpy(networkStatpdp, "Reg-Home");
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	492f      	ldr	r1, [pc, #188]	@ (800249c <_ZN5Modem8simA767213getNetworkPDPEPc+0x194>)
 80023e0:	461a      	mov	r2, r3
 80023e2:	460b      	mov	r3, r1
 80023e4:	cb03      	ldmia	r3!, {r0, r1}
 80023e6:	6010      	str	r0, [r2, #0]
 80023e8:	6051      	str	r1, [r2, #4]
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	7213      	strb	r3, [r2, #8]

				break;
 80023ee:	e038      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '2': {
				std::strcpy(networkStatpdp, "Searching");
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	492b      	ldr	r1, [pc, #172]	@ (80024a0 <_ZN5Modem8simA767213getNetworkPDPEPc+0x198>)
 80023f4:	461a      	mov	r2, r3
 80023f6:	460b      	mov	r3, r1
 80023f8:	cb03      	ldmia	r3!, {r0, r1}
 80023fa:	6010      	str	r0, [r2, #0]
 80023fc:	6051      	str	r1, [r2, #4]
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	8113      	strh	r3, [r2, #8]

				break;
 8002402:	e02e      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '3': {
				std::strcpy(networkStatpdp, "Reg-denied");
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	4927      	ldr	r1, [pc, #156]	@ (80024a4 <_ZN5Modem8simA767213getNetworkPDPEPc+0x19c>)
 8002408:	461a      	mov	r2, r3
 800240a:	460b      	mov	r3, r1
 800240c:	cb03      	ldmia	r3!, {r0, r1}
 800240e:	6010      	str	r0, [r2, #0]
 8002410:	6051      	str	r1, [r2, #4]
 8002412:	8819      	ldrh	r1, [r3, #0]
 8002414:	789b      	ldrb	r3, [r3, #2]
 8002416:	8111      	strh	r1, [r2, #8]
 8002418:	7293      	strb	r3, [r2, #10]

				break;
 800241a:	e022      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '4': {
				std::strcpy(networkStatpdp, "Unknown");
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4922      	ldr	r1, [pc, #136]	@ (80024a8 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a0>)
 8002420:	461a      	mov	r2, r3
 8002422:	460b      	mov	r3, r1
 8002424:	cb03      	ldmia	r3!, {r0, r1}
 8002426:	6010      	str	r0, [r2, #0]
 8002428:	6051      	str	r1, [r2, #4]

				break;
 800242a:	e01a      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '5': {
				std::strcpy(networkStatpdp, "Reg-Roaming");
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	4a1f      	ldr	r2, [pc, #124]	@ (80024ac <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a4>)
 8002430:	461c      	mov	r4, r3
 8002432:	4613      	mov	r3, r2
 8002434:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002436:	6020      	str	r0, [r4, #0]
 8002438:	6061      	str	r1, [r4, #4]
 800243a:	60a2      	str	r2, [r4, #8]

				break;
 800243c:	e011      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			case '6': {
				std::strcpy(networkStatpdp, "Reg-SMS");
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	491b      	ldr	r1, [pc, #108]	@ (80024b0 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1a8>)
 8002442:	461a      	mov	r2, r3
 8002444:	460b      	mov	r3, r1
 8002446:	cb03      	ldmia	r3!, {r0, r1}
 8002448:	6010      	str	r0, [r2, #0]
 800244a:	6051      	str	r1, [r2, #4]

				break;
 800244c:	e009      	b.n	8002462 <_ZN5Modem8simA767213getNetworkPDPEPc+0x15a>
			}
			default: {
				std::strcpy(networkStatpdp, "--------");
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	4918      	ldr	r1, [pc, #96]	@ (80024b4 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 8002452:	461a      	mov	r2, r3
 8002454:	460b      	mov	r3, r1
 8002456:	cb03      	ldmia	r3!, {r0, r1}
 8002458:	6010      	str	r0, [r2, #0]
 800245a:	6051      	str	r1, [r2, #4]
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	7213      	strb	r3, [r2, #8]

				break;
 8002460:	bf00      	nop
			}
			}
			return;
 8002462:	e012      	b.n	800248a <_ZN5Modem8simA767213getNetworkPDPEPc+0x182>
		} else {
			std::strcpy(networkStatpdp, "--------");
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	4913      	ldr	r1, [pc, #76]	@ (80024b4 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 8002468:	461a      	mov	r2, r3
 800246a:	460b      	mov	r3, r1
 800246c:	cb03      	ldmia	r3!, {r0, r1}
 800246e:	6010      	str	r0, [r2, #0]
 8002470:	6051      	str	r1, [r2, #4]
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	7213      	strb	r3, [r2, #8]
 8002476:	e008      	b.n	800248a <_ZN5Modem8simA767213getNetworkPDPEPc+0x182>
		}

	} else {
		std::strcpy(networkStatpdp, "--------");
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	490e      	ldr	r1, [pc, #56]	@ (80024b4 <_ZN5Modem8simA767213getNetworkPDPEPc+0x1ac>)
 800247c:	461a      	mov	r2, r3
 800247e:	460b      	mov	r3, r1
 8002480:	cb03      	ldmia	r3!, {r0, r1}
 8002482:	6010      	str	r0, [r2, #0]
 8002484:	6051      	str	r1, [r2, #4]
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	7213      	strb	r3, [r2, #8]
	}

}
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	bd90      	pop	{r4, r7, pc}
 8002490:	08014100 	.word	0x08014100
 8002494:	08013c70 	.word	0x08013c70
 8002498:	08013c1c 	.word	0x08013c1c
 800249c:	08013c24 	.word	0x08013c24
 80024a0:	08013c30 	.word	0x08013c30
 80024a4:	08013c3c 	.word	0x08013c3c
 80024a8:	08013c48 	.word	0x08013c48
 80024ac:	08013c50 	.word	0x08013c50
 80024b0:	08013c5c 	.word	0x08013c5c
 80024b4:	08013c08 	.word	0x08013c08

080024b8 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE>:

void simA7672::getPDPstatus(enum pdp_stat *status_pdp) {
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	@ 0x28
 80024bc:	af04      	add	r7, sp, #16
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]

	status stat;

	char buf[10] = { 0 };
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	f107 0310 	add.w	r3, r7, #16
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	809a      	strh	r2, [r3, #4]

	*status_pdp = pdp_noReply;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	2202      	movs	r2, #2
 80024d4:	701a      	strb	r2, [r3, #0]

	PrepRxTx(atcmd_GATCGACT, sizeof(atcmd_GATCGACT) - 1, 1000, _LF, CMD_mode);
 80024d6:	2301      	movs	r3, #1
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	230a      	movs	r3, #10
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024e2:	220b      	movs	r2, #11
 80024e4:	4928      	ldr	r1, [pc, #160]	@ (8002588 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xd0>)
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 ff96 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80024ec:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80024f0:	2100      	movs	r1, #0
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f001 f8bd 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80024f8:	4603      	mov	r3, r0
 80024fa:	75fb      	strb	r3, [r7, #23]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80024fc:	7dfb      	ldrb	r3, [r7, #23]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d111      	bne.n	8002526 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x6e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002508:	3308      	adds	r3, #8
 800250a:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002512:	8a92      	ldrh	r2, [r2, #20]
 8002514:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002516:	4618      	mov	r0, r3
 8002518:	f002 f96c 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x6e>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0x70>
 8002526:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002528:	2b00      	cmp	r3, #0
 800252a:	d029      	beq.n	8002580 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>

		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002532:	3008      	adds	r0, #8
 8002534:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CGACT:", ':', ',', buf)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800253c:	8a9b      	ldrh	r3, [r3, #20]
 800253e:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002540:	f107 030c 	add.w	r3, r7, #12
 8002544:	9302      	str	r3, [sp, #8]
 8002546:	232c      	movs	r3, #44	@ 0x2c
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	233a      	movs	r3, #58	@ 0x3a
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	4b0f      	ldr	r3, [pc, #60]	@ (800258c <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xd4>)
 8002550:	f002 f976 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002554:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002556:	2b00      	cmp	r3, #0
 8002558:	bf0c      	ite	eq
 800255a:	2301      	moveq	r3, #1
 800255c:	2300      	movne	r3, #0
 800255e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00d      	beq.n	8002580 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
			switch (*buf) {
 8002564:	7b3b      	ldrb	r3, [r7, #12]
 8002566:	2b30      	cmp	r3, #48	@ 0x30
 8002568:	d002      	beq.n	8002570 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xb8>
 800256a:	2b31      	cmp	r3, #49	@ 0x31
 800256c:	d004      	beq.n	8002578 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc0>

		}

	}

}
 800256e:	e007      	b.n	8002580 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
				*status_pdp = pdp_deactivated;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
				break;
 8002576:	e003      	b.n	8002580 <_ZN5Modem8simA767212getPDPstatusEPNS0_8pdp_statE+0xc8>
				*status_pdp = pdp_activate;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
				break;
 800257e:	bf00      	nop
}
 8002580:	bf00      	nop
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	0801410c 	.word	0x0801410c
 800258c:	08013c78 	.word	0x08013c78

08002590 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE>:

void simA7672::getUEsystemInfo(enum UE_systemInfo *status_ue) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af04      	add	r7, sp, #16
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]

	status stat;

	char buf[15] = { 0 };
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	605a      	str	r2, [r3, #4]
 80025a8:	f8c3 2007 	str.w	r2, [r3, #7]

	*status_ue = no_service;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]

	PrepRxTx(atcmd_GATCPSI, sizeof(atcmd_GATCPSI) - 1, 1000, _LF, CMD_mode);
 80025b2:	2301      	movs	r3, #1
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	230a      	movs	r3, #10
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025be:	220a      	movs	r2, #10
 80025c0:	4945      	ldr	r1, [pc, #276]	@ (80026d8 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x148>)
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 ff28 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 5000);
 80025c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025cc:	2100      	movs	r1, #0
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f001 f84f 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80025d4:	4603      	mov	r3, r0
 80025d6:	75fb      	strb	r3, [r7, #23]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d111      	bne.n	8002602 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x72>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80025e4:	3308      	adds	r3, #8
 80025e6:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025ee:	8a92      	ldrh	r2, [r2, #20]
 80025f0:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80025f2:	4618      	mov	r0, r3
 80025f4:	f002 f8fe 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x72>
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x74>
 8002602:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002604:	2b00      	cmp	r3, #0
 8002606:	d062      	beq.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>

		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 800260e:	3008      	adds	r0, #8
 8002610:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CPSI:", ':', ',', buf)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002618:	8a9b      	ldrh	r3, [r3, #20]
 800261a:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800261c:	f107 0308 	add.w	r3, r7, #8
 8002620:	9302      	str	r3, [sp, #8]
 8002622:	232c      	movs	r3, #44	@ 0x2c
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	233a      	movs	r3, #58	@ 0x3a
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	4b2c      	ldr	r3, [pc, #176]	@ (80026dc <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x14c>)
 800262c:	f002 f908 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002630:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002632:	2b00      	cmp	r3, #0
 8002634:	bf0c      	ite	eq
 8002636:	2301      	moveq	r3, #1
 8002638:	2300      	movne	r3, #0
 800263a:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800263c:	2b00      	cmp	r3, #0
 800263e:	d046      	beq.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			if (std::strstr(buf, "NO SERVICE")) {
 8002640:	f107 0308 	add.w	r3, r7, #8
 8002644:	4926      	ldr	r1, [pc, #152]	@ (80026e0 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x150>)
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe fe6a 	bl	8001320 <_ZSt6strstrPcPKc>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	bf14      	ite	ne
 8002652:	2301      	movne	r3, #1
 8002654:	2300      	moveq	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0xd4>
				*status_ue = no_service;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	2200      	movs	r2, #0
 8002660:	701a      	strb	r2, [r3, #0]

		}

	}

}
 8002662:	e034      	b.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "GSM")) {
 8002664:	f107 0308 	add.w	r3, r7, #8
 8002668:	491e      	ldr	r1, [pc, #120]	@ (80026e4 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x154>)
 800266a:	4618      	mov	r0, r3
 800266c:	f7fe fe58 	bl	8001320 <_ZSt6strstrPcPKc>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf14      	ite	ne
 8002676:	2301      	movne	r3, #1
 8002678:	2300      	moveq	r3, #0
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0xf8>
				*status_ue = gsm;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]
}
 8002686:	e022      	b.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "WCDMA")) {
 8002688:	f107 0308 	add.w	r3, r7, #8
 800268c:	4916      	ldr	r1, [pc, #88]	@ (80026e8 <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x158>)
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe fe46 	bl	8001320 <_ZSt6strstrPcPKc>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	bf14      	ite	ne
 800269a:	2301      	movne	r3, #1
 800269c:	2300      	moveq	r3, #0
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x11c>
				*status_ue = wcdma;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2202      	movs	r2, #2
 80026a8:	701a      	strb	r2, [r3, #0]
}
 80026aa:	e010      	b.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
			} else if (std::strstr(buf, "LTE")) {
 80026ac:	f107 0308 	add.w	r3, r7, #8
 80026b0:	490e      	ldr	r1, [pc, #56]	@ (80026ec <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x15c>)
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe fe34 	bl	8001320 <_ZSt6strstrPcPKc>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	bf14      	ite	ne
 80026be:	2301      	movne	r3, #1
 80026c0:	2300      	moveq	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <_ZN5Modem8simA767215getUEsystemInfoEPNS0_13UE_systemInfoE+0x13e>
				*status_ue = lte;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2203      	movs	r2, #3
 80026cc:	701a      	strb	r2, [r3, #0]
}
 80026ce:	bf00      	nop
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	08014118 	.word	0x08014118
 80026dc:	08013c80 	.word	0x08013c80
 80026e0:	08013c88 	.word	0x08013c88
 80026e4:	08013c94 	.word	0x08013c94
 80026e8:	08013c98 	.word	0x08013c98
 80026ec:	08013ca0 	.word	0x08013ca0

080026f0 <_ZN5Modem8simA767210getSignalQEPc>:

void simA7672::getSignalQ(char *quality) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	@ 0x28
 80026f4:	af04      	add	r7, sp, #16
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]

	status stat;

	char buffer[10] = { 0 };
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	f107 0310 	add.w	r3, r7, #16
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	809a      	strh	r2, [r3, #4]
	int8_t csq = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	75fb      	strb	r3, [r7, #23]
	PrepRxTx(atcmd_ATCSQ, sizeof(atcmd_ATCSQ) - 1, 1000, _LF, CMD_mode);
 800270c:	2301      	movs	r3, #1
 800270e:	9301      	str	r3, [sp, #4]
 8002710:	230a      	movs	r3, #10
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002718:	2208      	movs	r2, #8
 800271a:	4939      	ldr	r1, [pc, #228]	@ (8002800 <_ZN5Modem8simA767210getSignalQEPc+0x110>)
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f000 fe7b 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 8002722:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002726:	2100      	movs	r1, #0
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 ffa2 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800272e:	4603      	mov	r3, r0
 8002730:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002732:	7dbb      	ldrb	r3, [r7, #22]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d111      	bne.n	800275c <_ZN5Modem8simA767210getSignalQEPc+0x6c>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800273e:	3308      	adds	r3, #8
 8002740:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002748:	8a92      	ldrh	r2, [r2, #20]
 800274a:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800274c:	4618      	mov	r0, r3
 800274e:	f002 f851 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <_ZN5Modem8simA767210getSignalQEPc+0x6c>
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <_ZN5Modem8simA767210getSignalQEPc+0x6e>
 800275c:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800275e:	2b00      	cmp	r3, #0
 8002760:	d041      	beq.n	80027e6 <_ZN5Modem8simA767210getSignalQEPc+0xf6>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002768:	3008      	adds	r0, #8
 800276a:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CSQ:", ':', ',', buffer)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002772:	8a9b      	ldrh	r3, [r3, #20]
 8002774:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002776:	f107 030c 	add.w	r3, r7, #12
 800277a:	9302      	str	r3, [sp, #8]
 800277c:	232c      	movs	r3, #44	@ 0x2c
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	233a      	movs	r3, #58	@ 0x3a
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4b1f      	ldr	r3, [pc, #124]	@ (8002804 <_ZN5Modem8simA767210getSignalQEPc+0x114>)
 8002786:	f002 f85b 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 800278a:	4603      	mov	r3, r0
				== checking.sys_ok) {
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf0c      	ite	eq
 8002790:	2301      	moveq	r3, #1
 8002792:	2300      	movne	r3, #0
 8002794:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002796:	2b00      	cmp	r3, #0
 8002798:	d01b      	beq.n	80027d2 <_ZN5Modem8simA767210getSignalQEPc+0xe2>

			csq = std::atoi(buffer);
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	4618      	mov	r0, r3
 80027a0:	f00e f8ea 	bl	8010978 <atoi>
 80027a4:	4603      	mov	r3, r0
 80027a6:	75fb      	strb	r3, [r7, #23]
			if (csq >= 99) {
 80027a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027ac:	2b62      	cmp	r3, #98	@ 0x62
 80027ae:	dd02      	ble.n	80027b6 <_ZN5Modem8simA767210getSignalQEPc+0xc6>
				csq = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	75fb      	strb	r3, [r7, #23]
 80027b4:	e005      	b.n	80027c2 <_ZN5Modem8simA767210getSignalQEPc+0xd2>

			} else {
				csq = (2 * (csq)) - 113;
 80027b6:	7dfb      	ldrb	r3, [r7, #23]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	3b71      	subs	r3, #113	@ 0x71
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	75fb      	strb	r3, [r7, #23]
			}

			std::sprintf(quality, "%02d dbm", csq);
 80027c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027c6:	461a      	mov	r2, r3
 80027c8:	490f      	ldr	r1, [pc, #60]	@ (8002808 <_ZN5Modem8simA767210getSignalQEPc+0x118>)
 80027ca:	6838      	ldr	r0, [r7, #0]
 80027cc:	f00e fe76 	bl	80114bc <siprintf>
 80027d0:	e012      	b.n	80027f8 <_ZN5Modem8simA767210getSignalQEPc+0x108>

			return;
		} else {
			std::strcpy(quality, "--------");
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	490d      	ldr	r1, [pc, #52]	@ (800280c <_ZN5Modem8simA767210getSignalQEPc+0x11c>)
 80027d6:	461a      	mov	r2, r3
 80027d8:	460b      	mov	r3, r1
 80027da:	cb03      	ldmia	r3!, {r0, r1}
 80027dc:	6010      	str	r0, [r2, #0]
 80027de:	6051      	str	r1, [r2, #4]
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	7213      	strb	r3, [r2, #8]
 80027e4:	e008      	b.n	80027f8 <_ZN5Modem8simA767210getSignalQEPc+0x108>
		}

	} else {
		std::strcpy(quality, "--------");
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	4908      	ldr	r1, [pc, #32]	@ (800280c <_ZN5Modem8simA767210getSignalQEPc+0x11c>)
 80027ea:	461a      	mov	r2, r3
 80027ec:	460b      	mov	r3, r1
 80027ee:	cb03      	ldmia	r3!, {r0, r1}
 80027f0:	6010      	str	r0, [r2, #0]
 80027f2:	6051      	str	r1, [r2, #4]
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	7213      	strb	r3, [r2, #8]
	}

}
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	08014124 	.word	0x08014124
 8002804:	08013ca4 	.word	0x08013ca4
 8002808:	08013cac 	.word	0x08013cac
 800280c:	08013c08 	.word	0x08013c08

08002810 <_ZN5Modem8simA767223getmqttconnectionstatusEPc>:
		/*ToDo*/
	}

}

enum simA7672::mqtt_flags simA7672::getmqttconnectionstatus(char *serverAddr) {
 8002810:	b580      	push	{r7, lr}
 8002812:	b0a0      	sub	sp, #128	@ 0x80
 8002814:	af04      	add	r7, sp, #16
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
	status stat = simA7672_ERR;
 800281a:	2301      	movs	r3, #1
 800281c:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	mqtt_flags statMqtt = mqtt_serverDisconnected;
 8002820:	2303      	movs	r3, #3
 8002822:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	char buf[100] = { 0 };
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	f107 030c 	add.w	r3, r7, #12
 800282e:	2260      	movs	r2, #96	@ 0x60
 8002830:	2100      	movs	r1, #0
 8002832:	4618      	mov	r0, r3
 8002834:	f00e fea5 	bl	8011582 <memset>

	PrepRxTx(atcmd_GATCMQTTCONNECT, sizeof(atcmd_GATCMQTTCONNECT) - 1, 1000,
 8002838:	2301      	movs	r3, #1
 800283a:	9301      	str	r3, [sp, #4]
 800283c:	230a      	movs	r3, #10
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002844:	2212      	movs	r2, #18
 8002846:	492c      	ldr	r1, [pc, #176]	@ (80028f8 <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xe8>)
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 fde5 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
			_LF, CMD_mode);
	stat = check_eventTimeout(rx_evt, 8000);
 800284e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002852:	2100      	movs	r1, #0
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 ff0c 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800285a:	4603      	mov	r3, r0
 800285c:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002860:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002864:	2b00      	cmp	r3, #0
 8002866:	d111      	bne.n	800288c <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7c>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800286e:	3308      	adds	r3, #8
 8002870:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002878:	8a92      	ldrh	r2, [r2, #20]
 800287a:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800287c:	4618      	mov	r0, r3
 800287e:	f001 ffb9 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7c>
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0x7e>
 800288c:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800288e:	2b00      	cmp	r3, #0
 8002890:	d02c      	beq.n	80028ec <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002898:	3008      	adds	r0, #8
 800289a:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTCONNECT:", '"', '"', buf)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028a2:	8a9b      	ldrh	r3, [r3, #20]
 80028a4:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80028a6:	f107 0308 	add.w	r3, r7, #8
 80028aa:	9302      	str	r3, [sp, #8]
 80028ac:	2322      	movs	r3, #34	@ 0x22
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	2322      	movs	r3, #34	@ 0x22
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xec>)
 80028b6:	f001 ffc3 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 80028ba:	4603      	mov	r3, r0
				== checking.sys_ok) {
 80028bc:	2b00      	cmp	r3, #0
 80028be:	bf0c      	ite	eq
 80028c0:	2301      	moveq	r3, #1
 80028c2:	2300      	movne	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d010      	beq.n	80028ec <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>

			if (std::strstr(serverAddr, const_cast<const char*>(buf))) {
 80028ca:	f107 0308 	add.w	r3, r7, #8
 80028ce:	4619      	mov	r1, r3
 80028d0:	6838      	ldr	r0, [r7, #0]
 80028d2:	f7fe fd25 	bl	8001320 <_ZSt6strstrPcPKc>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf14      	ite	ne
 80028dc:	2301      	movne	r3, #1
 80028de:	2300      	moveq	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <_ZN5Modem8simA767223getmqttconnectionstatusEPc+0xdc>
				statMqtt = mqtt_serverConnected;
 80028e6:	2302      	movs	r3, #2
 80028e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		}

	}

	return statMqtt;
 80028ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3770      	adds	r7, #112	@ 0x70
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	08014160 	.word	0x08014160
 80028fc:	08013cd4 	.word	0x08013cd4

08002900 <_ZN5Modem8simA76729mqttStartEPh>:

enum simA7672::mqtt_flags simA7672::mqttStart(uint8_t *mqtt_index) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	@ 0x28
 8002904:	af04      	add	r7, sp, #16
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]

	status stat = simA7672_ERR;
 800290a:	2301      	movs	r3, #1
 800290c:	75bb      	strb	r3, [r7, #22]
	mqtt_flags statMqtt = mqtt_ERR;
 800290e:	2301      	movs	r3, #1
 8002910:	75fb      	strb	r3, [r7, #23]
	char buf[10] = { 0 };
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	f107 0310 	add.w	r3, r7, #16
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	809a      	strh	r2, [r3, #4]

	PrepRxTx(atmcd_ATCMQTTSTART, sizeof(atmcd_ATCMQTTSTART) - 1, 1000, '+', 2,_LF,
 8002920:	2303      	movs	r3, #3
 8002922:	9303      	str	r3, [sp, #12]
 8002924:	230a      	movs	r3, #10
 8002926:	9302      	str	r3, [sp, #8]
 8002928:	2302      	movs	r3, #2
 800292a:	9301      	str	r3, [sp, #4]
 800292c:	232b      	movs	r3, #43	@ 0x2b
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002934:	220f      	movs	r2, #15
 8002936:	4928      	ldr	r1, [pc, #160]	@ (80029d8 <_ZN5Modem8simA76729mqttStartEPh+0xd8>)
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 fdcf 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 800293e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002942:	2100      	movs	r1, #0
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f000 fe94 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800294a:	4603      	mov	r3, r0
 800294c:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800294e:	7dbb      	ldrb	r3, [r7, #22]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d111      	bne.n	8002978 <_ZN5Modem8simA76729mqttStartEPh+0x78>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800295a:	3308      	adds	r3, #8
 800295c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002964:	8a92      	ldrh	r2, [r2, #20]
 8002966:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002968:	4618      	mov	r0, r3
 800296a:	f001 ff43 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <_ZN5Modem8simA76729mqttStartEPh+0x78>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <_ZN5Modem8simA76729mqttStartEPh+0x7a>
 8002978:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800297a:	2b00      	cmp	r3, #0
 800297c:	d026      	beq.n	80029cc <_ZN5Modem8simA76729mqttStartEPh+0xcc>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002984:	3008      	adds	r0, #8
 8002986:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTSTART:", ':', _LF, buf)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800298e:	8a9b      	ldrh	r3, [r3, #20]
 8002990:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002992:	f107 030c 	add.w	r3, r7, #12
 8002996:	9302      	str	r3, [sp, #8]
 8002998:	230a      	movs	r3, #10
 800299a:	9301      	str	r3, [sp, #4]
 800299c:	233a      	movs	r3, #58	@ 0x3a
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	4b0e      	ldr	r3, [pc, #56]	@ (80029dc <_ZN5Modem8simA76729mqttStartEPh+0xdc>)
 80029a2:	f001 ff4d 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 80029a6:	4603      	mov	r3, r0
				== checking.sys_ok) {
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf0c      	ite	eq
 80029ac:	2301      	moveq	r3, #1
 80029ae:	2300      	movne	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <_ZN5Modem8simA76729mqttStartEPh+0xcc>

			statMqtt = mqtt_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	75fb      	strb	r3, [r7, #23]

			*mqtt_index = std::atoi(buf);
 80029ba:	f107 030c 	add.w	r3, r7, #12
 80029be:	4618      	mov	r0, r3
 80029c0:	f00d ffda 	bl	8010978 <atoi>
 80029c4:	4603      	mov	r3, r0
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	701a      	strb	r2, [r3, #0]

		}

	}

	return statMqtt;
 80029cc:	7dfb      	ldrb	r3, [r7, #23]

}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08014140 	.word	0x08014140
 80029dc:	08013ce4 	.word	0x08013ce4

080029e0 <_ZN5Modem8simA76728mqttStopEv>:

enum simA7672::mqtt_flags simA7672::mqttStop() {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	@ 0x28
 80029e4:	af04      	add	r7, sp, #16
 80029e6:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	75bb      	strb	r3, [r7, #22]
	mqtt_flags statMqtt = mqtt_ERR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	75fb      	strb	r3, [r7, #23]
	char buf[10] = { 0 };
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	f107 0310 	add.w	r3, r7, #16
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	809a      	strh	r2, [r3, #4]
	PrepRxTx(atcmd_ATCMQTTSTOP, sizeof(atcmd_ATCMQTTSTOP) - 1, 1000, '+',2, _LF,
 80029fe:	2303      	movs	r3, #3
 8002a00:	9303      	str	r3, [sp, #12]
 8002a02:	230a      	movs	r3, #10
 8002a04:	9302      	str	r3, [sp, #8]
 8002a06:	2302      	movs	r3, #2
 8002a08:	9301      	str	r3, [sp, #4]
 8002a0a:	232b      	movs	r3, #43	@ 0x2b
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a12:	220e      	movs	r2, #14
 8002a14:	4923      	ldr	r1, [pc, #140]	@ (8002aa4 <_ZN5Modem8simA76728mqttStopEv+0xc4>)
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 fd60 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 8002a1c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002a20:	2100      	movs	r1, #0
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fe25 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	75bb      	strb	r3, [r7, #22]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002a2c:	7dbb      	ldrb	r3, [r7, #22]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d111      	bne.n	8002a56 <_ZN5Modem8simA76728mqttStopEv+0x76>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002a38:	3308      	adds	r3, #8
 8002a3a:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a42:	8a92      	ldrh	r2, [r2, #20]
 8002a44:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002a46:	4618      	mov	r0, r3
 8002a48:	f001 fed4 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <_ZN5Modem8simA76728mqttStopEv+0x76>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <_ZN5Modem8simA76728mqttStopEv+0x78>
 8002a56:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01d      	beq.n	8002a98 <_ZN5Modem8simA76728mqttStopEv+0xb8>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002a62:	3008      	adds	r0, #8
 8002a64:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTSTOP:", ':', _LF, buf)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a6c:	8a9b      	ldrh	r3, [r3, #20]
 8002a6e:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002a70:	f107 030c 	add.w	r3, r7, #12
 8002a74:	9302      	str	r3, [sp, #8]
 8002a76:	230a      	movs	r3, #10
 8002a78:	9301      	str	r3, [sp, #4]
 8002a7a:	233a      	movs	r3, #58	@ 0x3a
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <_ZN5Modem8simA76728mqttStopEv+0xc8>)
 8002a80:	f001 fede 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002a84:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	bf0c      	ite	eq
 8002a8a:	2301      	moveq	r3, #1
 8002a8c:	2300      	movne	r3, #0
 8002a8e:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <_ZN5Modem8simA76728mqttStopEv+0xb8>

			statMqtt = mqtt_OK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	75fb      	strb	r3, [r7, #23]

		}

	}

	return statMqtt;
 8002a98:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	08014150 	.word	0x08014150
 8002aa8:	08013cf4 	.word	0x08013cf4

08002aac <_ZN5Modem8simA767213mqttSetClientEhPch>:

enum simA7672::mqtt_flags simA7672::mqttSetClient(uint8_t mqtt_index,
		char *client,uint8_t activate_ssl) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b09c      	sub	sp, #112	@ 0x70
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	460b      	mov	r3, r1
 8002aba:	72fb      	strb	r3, [r7, #11]
 8002abc:	4613      	mov	r3, r2
 8002abe:	72bb      	strb	r3, [r7, #10]
	status stat = simA7672_ERR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	mqtt_flags statMqtt = mqtt_ERR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	char buf[80] = { 0 };
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	f107 0318 	add.w	r3, r7, #24
 8002ad4:	224c      	movs	r2, #76	@ 0x4c
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f00e fd52 	bl	8011582 <memset>

	std::sprintf(buf, "AT+CMQTTACCQ=%d,\"%s\",%d\r\n", mqtt_index, client,activate_ssl);
 8002ade:	7afa      	ldrb	r2, [r7, #11]
 8002ae0:	7abb      	ldrb	r3, [r7, #10]
 8002ae2:	f107 0014 	add.w	r0, r7, #20
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4920      	ldr	r1, [pc, #128]	@ (8002b6c <_ZN5Modem8simA767213mqttSetClientEhPch+0xc0>)
 8002aec:	f00e fce6 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fd fbbb 	bl	8000270 <strlen>
 8002afa:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	f107 0114 	add.w	r1, r7, #20
 8002b02:	2301      	movs	r3, #1
 8002b04:	9301      	str	r3, [sp, #4]
 8002b06:	230a      	movs	r3, #10
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 fc82 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 8002b14:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002b18:	2100      	movs	r1, #0
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 fda9 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002b26:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d111      	bne.n	8002b52 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa6>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002b34:	3308      	adds	r3, #8
 8002b36:	68f9      	ldr	r1, [r7, #12]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b3e:	8a92      	ldrh	r2, [r2, #20]
 8002b40:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002b42:	4618      	mov	r0, r3
 8002b44:	f001 fe56 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa6>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <_ZN5Modem8simA767213mqttSetClientEhPch+0xa8>
 8002b52:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d002      	beq.n	8002b5e <_ZN5Modem8simA767213mqttSetClientEhPch+0xb2>

		statMqtt = mqtt_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	}

	return statMqtt;
 8002b5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3768      	adds	r7, #104	@ 0x68
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	08013d00 	.word	0x08013d00

08002b70 <_ZN5Modem8simA767217mqttReleaseClientEh>:

enum simA7672::mqtt_flags simA7672::mqttReleaseClient(uint8_t mqtt_index) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b09a      	sub	sp, #104	@ 0x68
 8002b74:	af02      	add	r7, sp, #8
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	70fb      	strb	r3, [r7, #3]
	status stat = simA7672_ERR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	mqtt_flags statMqtt = mqtt_ERR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	char buf[80] = { 0 };
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	f107 0310 	add.w	r3, r7, #16
 8002b90:	224c      	movs	r2, #76	@ 0x4c
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f00e fcf4 	bl	8011582 <memset>

	std::sprintf(buf, "AT+CMQTTREL=%d\r\n", mqtt_index);
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	f107 030c 	add.w	r3, r7, #12
 8002ba0:	4920      	ldr	r1, [pc, #128]	@ (8002c24 <_ZN5Modem8simA767217mqttReleaseClientEh+0xb4>)
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f00e fc8a 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8002ba8:	f107 030c 	add.w	r3, r7, #12
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fd fb5f 	bl	8000270 <strlen>
 8002bb2:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002bb4:	b29a      	uxth	r2, r3
 8002bb6:	f107 010c 	add.w	r1, r7, #12
 8002bba:	2301      	movs	r3, #1
 8002bbc:	9301      	str	r3, [sp, #4]
 8002bbe:	230a      	movs	r3, #10
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 fc26 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 8002bcc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fd4d 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002bde:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d111      	bne.n	8002c0a <_ZN5Modem8simA767217mqttReleaseClientEh+0x9a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002bec:	3308      	adds	r3, #8
 8002bee:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bf6:	8a92      	ldrh	r2, [r2, #20]
 8002bf8:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f001 fdfa 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <_ZN5Modem8simA767217mqttReleaseClientEh+0x9a>
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <_ZN5Modem8simA767217mqttReleaseClientEh+0x9c>
 8002c0a:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <_ZN5Modem8simA767217mqttReleaseClientEh+0xa6>
		statMqtt = mqtt_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	}

	return statMqtt;
 8002c16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3760      	adds	r7, #96	@ 0x60
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	08013d1c 	.word	0x08013d1c

08002c28 <_ZN5Modem8simA767217mqttConnectServerEhPc>:

enum simA7672::mqtt_flags simA7672::mqttConnectServer(uint8_t mqtt_index,
		char *url) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b0b0      	sub	sp, #192	@ 0xc0
 8002c2c:	af04      	add	r7, sp, #16
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	460b      	mov	r3, r1
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	72fb      	strb	r3, [r7, #11]

	status stat = simA7672_ERR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	mqtt_flags statMqtt = mqtt_ERR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
	char buf[150] = { 0 };
 8002c42:	2300      	movs	r3, #0
 8002c44:	61bb      	str	r3, [r7, #24]
 8002c46:	f107 031c 	add.w	r3, r7, #28
 8002c4a:	2292      	movs	r2, #146	@ 0x92
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f00e fc97 	bl	8011582 <memset>
	char recv_buf[5] = { 0 };
 8002c54:	2300      	movs	r3, #0
 8002c56:	613b      	str	r3, [r7, #16]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	753b      	strb	r3, [r7, #20]

	std::sprintf(buf, "AT+CMQTTCONNECT=%d,\"%s\",60,1\r\n", mqtt_index, url);
 8002c5c:	7afa      	ldrb	r2, [r7, #11]
 8002c5e:	f107 0018 	add.w	r0, r7, #24
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	492c      	ldr	r1, [pc, #176]	@ (8002d18 <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf0>)
 8002c66:	f00e fc29 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '+',2, _LF,
 8002c6a:	f107 0318 	add.w	r3, r7, #24
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fd fafe 	bl	8000270 <strlen>
 8002c74:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	f107 0118 	add.w	r1, r7, #24
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	9303      	str	r3, [sp, #12]
 8002c80:	230a      	movs	r3, #10
 8002c82:	9302      	str	r3, [sp, #8]
 8002c84:	2302      	movs	r3, #2
 8002c86:	9301      	str	r3, [sp, #4]
 8002c88:	232b      	movs	r3, #43	@ 0x2b
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 fc23 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 30000); //more delay as this commands take sometimes to generate notification
 8002c96:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 fce8 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae

	if (stat == simA7672_OK) {
 8002ca8:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d12c      	bne.n	8002d0a <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002cb6:	3008      	adds	r0, #8
 8002cb8:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) "+CMQTTCONNECT:", ',', _LF, recv_buf)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc0:	8a9b      	ldrh	r3, [r3, #20]
 8002cc2:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002cc4:	f107 0310 	add.w	r3, r7, #16
 8002cc8:	9302      	str	r3, [sp, #8]
 8002cca:	230a      	movs	r3, #10
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	232c      	movs	r3, #44	@ 0x2c
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	4b12      	ldr	r3, [pc, #72]	@ (8002d1c <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf4>)
 8002cd4:	f001 fdb4 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002cd8:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	bf0c      	ite	eq
 8002cde:	2301      	moveq	r3, #1
 8002ce0:	2300      	movne	r3, #0
 8002ce2:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d010      	beq.n	8002d0a <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>

			if (std::strstr(recv_buf, "0")) {
 8002ce8:	f107 0310 	add.w	r3, r7, #16
 8002cec:	490c      	ldr	r1, [pc, #48]	@ (8002d20 <_ZN5Modem8simA767217mqttConnectServerEhPc+0xf8>)
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fe fb16 	bl	8001320 <_ZSt6strstrPcPKc>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bf14      	ite	ne
 8002cfa:	2301      	movne	r3, #1
 8002cfc:	2300      	moveq	r3, #0
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <_ZN5Modem8simA767217mqttConnectServerEhPc+0xe2>
				statMqtt = mqtt_serverConnected;
 8002d04:	2302      	movs	r3, #2
 8002d06:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

		}

	}

	return statMqtt;
 8002d0a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	37b0      	adds	r7, #176	@ 0xb0
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	08013d30 	.word	0x08013d30
 8002d1c:	08013cd4 	.word	0x08013cd4
 8002d20:	08013d50 	.word	0x08013d50

08002d24 <_ZN5Modem8simA767220mqttDisconnectServerEh>:

enum simA7672::mqtt_flags simA7672::mqttDisconnectServer(uint8_t mqtt_index) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b0ae      	sub	sp, #184	@ 0xb8
 8002d28:	af04      	add	r7, sp, #16
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_ERR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	mqtt_flags statMqtt = mqtt_ERR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	char buf[150] = { 0 };
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	2292      	movs	r2, #146	@ 0x92
 8002d46:	2100      	movs	r1, #0
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f00e fc1a 	bl	8011582 <memset>
	char recv_buf[5] = { 0 };
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	2300      	movs	r3, #0
 8002d54:	733b      	strb	r3, [r7, #12]

	std::sprintf(buf, "AT+CMQTTDISC=%d,120\r\n", mqtt_index);
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	f107 0310 	add.w	r3, r7, #16
 8002d5c:	492c      	ldr	r1, [pc, #176]	@ (8002e10 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xec>)
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f00e fbac 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '+',2, _LF,
 8002d64:	f107 0310 	add.w	r3, r7, #16
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fa81 	bl	8000270 <strlen>
 8002d6e:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	f107 0110 	add.w	r1, r7, #16
 8002d76:	2303      	movs	r3, #3
 8002d78:	9303      	str	r3, [sp, #12]
 8002d7a:	230a      	movs	r3, #10
 8002d7c:	9302      	str	r3, [sp, #8]
 8002d7e:	2302      	movs	r3, #2
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	232b      	movs	r3, #43	@ 0x2b
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fba6 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
			Notification_mode);
	stat = check_eventTimeout(rx_evt, 10000);
 8002d90:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002d94:	2100      	movs	r1, #0
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 fc6b 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

	if (stat == simA7672_OK) {
 8002da2:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d12c      	bne.n	8002e04 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002db0:	3008      	adds	r0, #8
 8002db2:	6879      	ldr	r1, [r7, #4]
				Rx_info.Rxcount, (char*) "+CMQTTDISC:", ',', _LF, recv_buf)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dba:	8a9b      	ldrh	r3, [r3, #20]
 8002dbc:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002dbe:	f107 0308 	add.w	r3, r7, #8
 8002dc2:	9302      	str	r3, [sp, #8]
 8002dc4:	230a      	movs	r3, #10
 8002dc6:	9301      	str	r3, [sp, #4]
 8002dc8:	232c      	movs	r3, #44	@ 0x2c
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	4b11      	ldr	r3, [pc, #68]	@ (8002e14 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xf0>)
 8002dce:	f001 fd37 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002dd2:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d010      	beq.n	8002e04 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>

			if (std::strstr(recv_buf, "0")) {
 8002de2:	f107 0308 	add.w	r3, r7, #8
 8002de6:	490c      	ldr	r1, [pc, #48]	@ (8002e18 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xf4>)
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fa99 	bl	8001320 <_ZSt6strstrPcPKc>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	bf14      	ite	ne
 8002df4:	2301      	movne	r3, #1
 8002df6:	2300      	moveq	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d002      	beq.n	8002e04 <_ZN5Modem8simA767220mqttDisconnectServerEh+0xe0>
				statMqtt = mqtt_serverDisconnected;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

		}

	}

	return statMqtt;
 8002e04:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7

}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	37a8      	adds	r7, #168	@ 0xa8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	08013d54 	.word	0x08013d54
 8002e14:	08013d6c 	.word	0x08013d6c
 8002e18:	08013d50 	.word	0x08013d50

08002e1c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t>:

	return statMqtt;

}
enum simA7672::mqtt_flags simA7672::mqttsubTopicAndRead(uint8_t mqtt_index,
		char *subTopic, char *Message,uint16_t msgbufferSize) {
 8002e1c:	b590      	push	{r4, r7, lr}
 8002e1e:	b0af      	sub	sp, #188	@ 0xbc
 8002e20:	af04      	add	r7, sp, #16
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	72fb      	strb	r3, [r7, #11]
	status stat = simA7672_ERR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	mqtt_flags statMqtt = mqtt_ERR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	char buf[150] = { 0 };
 8002e38:	2300      	movs	r3, #0
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	f107 0314 	add.w	r3, r7, #20
 8002e40:	2292      	movs	r2, #146	@ 0x92
 8002e42:	2100      	movs	r1, #0
 8002e44:	4618      	mov	r0, r3
 8002e46:	f00e fb9c 	bl	8011582 <memset>


	std::sprintf(buf, "AT+CMQTTSUB=%d,%d,1\r\n", mqtt_index,
 8002e4a:	7afc      	ldrb	r4, [r7, #11]
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7fd fa0f 	bl	8000270 <strlen>
 8002e52:	4603      	mov	r3, r0
 8002e54:	f107 0010 	add.w	r0, r7, #16
 8002e58:	4622      	mov	r2, r4
 8002e5a:	494b      	ldr	r1, [pc, #300]	@ (8002f88 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x16c>)
 8002e5c:	f00e fb2e 	bl	80114bc <siprintf>
			std::strlen(const_cast<const char*>(subTopic)));
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '>', MSG_mode);
 8002e60:	f107 0310 	add.w	r3, r7, #16
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd fa03 	bl	8000270 <strlen>
 8002e6a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	f107 0110 	add.w	r1, r7, #16
 8002e72:	2302      	movs	r3, #2
 8002e74:	9301      	str	r3, [sp, #4]
 8002e76:	233e      	movs	r3, #62	@ 0x3e
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 faca 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 1000);
 8002e84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e88:	2100      	movs	r1, #0
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 fbf1 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

	//Rx_info.reset_timeout =1;
	if (stat == simA7672_OK) {
 8002e96:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d16e      	bne.n	8002f7c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002ea4:	3008      	adds	r0, #8
 8002ea6:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) ">", ',', _LF, nullptr)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eae:	8a9b      	ldrh	r3, [r3, #20]
 8002eb0:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	9302      	str	r3, [sp, #8]
 8002eb6:	230a      	movs	r3, #10
 8002eb8:	9301      	str	r3, [sp, #4]
 8002eba:	232c      	movs	r3, #44	@ 0x2c
 8002ebc:	9300      	str	r3, [sp, #0]
 8002ebe:	4b33      	ldr	r3, [pc, #204]	@ (8002f8c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x170>)
 8002ec0:	f001 fcbe 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8002ec4:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bf0c      	ite	eq
 8002eca:	2301      	moveq	r3, #1
 8002ecc:	2300      	movne	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d053      	beq.n	8002f7c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>

			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
					std::strlen(const_cast<const char*>(subTopic)), 1000,'+' ,5,_LF,
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7fd f9cb 	bl	8000270 <strlen>
 8002eda:	4603      	mov	r3, r0
			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	2303      	movs	r3, #3
 8002ee0:	9303      	str	r3, [sp, #12]
 8002ee2:	230a      	movs	r3, #10
 8002ee4:	9302      	str	r3, [sp, #8]
 8002ee6:	2305      	movs	r3, #5
 8002ee8:	9301      	str	r3, [sp, #4]
 8002eea:	232b      	movs	r3, #43	@ 0x2b
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 faf1 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
					Notification_mode);
			stat = check_eventTimeout(rx_evt,1000);
 8002efa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002efe:	2100      	movs	r1, #0
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f000 fbb6 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8002f06:	4603      	mov	r3, r0
 8002f08:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

			if (stat == simA7672_OK
					&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002f0c:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d111      	bne.n	8002f38 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11c>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8002f1a:	3308      	adds	r3, #8
 8002f1c:	68f9      	ldr	r1, [r7, #12]
							Rx_info.Rxcount) == checking.sys_ok) {
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f24:	8a92      	ldrh	r2, [r2, #20]
 8002f26:	b292      	uxth	r2, r2
					&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f001 fc63 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11c>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x11e>
 8002f38:	2300      	movs	r3, #0
			if (stat == simA7672_OK
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d01e      	beq.n	8002f7c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>

				if(checking.extractData((const char*) Rxbuffer, "+CMQTTRXPAYLOAD:", '\n', '\r', Message, msgbufferSize) == checking.sys_ok)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8002f44:	3008      	adds	r0, #8
 8002f46:	68f9      	ldr	r1, [r7, #12]
 8002f48:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8002f4c:	9302      	str	r3, [sp, #8]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	9301      	str	r3, [sp, #4]
 8002f52:	230d      	movs	r3, #13
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	230a      	movs	r3, #10
 8002f58:	4a0d      	ldr	r2, [pc, #52]	@ (8002f90 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x174>)
 8002f5a:	f001 fd39 	bl	80049d0 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x15a>
				{

					statMqtt = mqtt_msgrecv;
 8002f6e:	2305      	movs	r3, #5
 8002f70:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8002f74:	e002      	b.n	8002f7c <_ZN5Modem8simA767219mqttsubTopicAndReadEhPcS1_t+0x160>
				}
				else
				{
					statMqtt = mqtt_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

		}

	}
	//Rx_info.reset_timeout =0;
	return statMqtt;
 8002f7c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	37ac      	adds	r7, #172	@ 0xac
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd90      	pop	{r4, r7, pc}
 8002f88:	08013d78 	.word	0x08013d78
 8002f8c:	08013d90 	.word	0x08013d90
 8002f90:	08013d94 	.word	0x08013d94

08002f94 <_ZN5Modem8simA767214mqttunsubTopicEhPc>:
enum simA7672::mqtt_flags simA7672::mqttunsubTopic(uint8_t mqtt_index,
		char *subTopic) {
 8002f94:	b590      	push	{r4, r7, lr}
 8002f96:	b0b1      	sub	sp, #196	@ 0xc4
 8002f98:	af04      	add	r7, sp, #16
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	72fb      	strb	r3, [r7, #11]
	status stat = simA7672_ERR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	mqtt_flags statMqtt = mqtt_ERR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

	char buf[150] = { 0 };
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61bb      	str	r3, [r7, #24]
 8002fb2:	f107 031c 	add.w	r3, r7, #28
 8002fb6:	2292      	movs	r2, #146	@ 0x92
 8002fb8:	2100      	movs	r1, #0
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f00e fae1 	bl	8011582 <memset>
	char recv_buf[5] = { 0 };
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	753b      	strb	r3, [r7, #20]

	std::sprintf(buf, "AT+CMQTTUNSUB=%d,%d,0\r\n", mqtt_index,
 8002fc8:	7afc      	ldrb	r4, [r7, #11]
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fd f950 	bl	8000270 <strlen>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	f107 0018 	add.w	r0, r7, #24
 8002fd6:	4622      	mov	r2, r4
 8002fd8:	4947      	ldr	r1, [pc, #284]	@ (80030f8 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x164>)
 8002fda:	f00e fa6f 	bl	80114bc <siprintf>
			std::strlen(const_cast<const char*>(subTopic)));
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, '>', MSG_mode);
 8002fde:	f107 0318 	add.w	r3, r7, #24
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fd f944 	bl	8000270 <strlen>
 8002fe8:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	f107 0118 	add.w	r1, r7, #24
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	9301      	str	r3, [sp, #4]
 8002ff4:	233e      	movs	r3, #62	@ 0x3e
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 fa0b 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 1000);
 8003002:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003006:	2100      	movs	r1, #0
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fb32 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800300e:	4603      	mov	r3, r0
 8003010:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
	if (stat == simA7672_OK) {
 8003014:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8003018:	2b00      	cmp	r3, #0
 800301a:	d167      	bne.n	80030ec <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003022:	3008      	adds	r0, #8
 8003024:	68f9      	ldr	r1, [r7, #12]
				Rx_info.Rxcount, (char*) ">", ',', _LF, nullptr)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800302c:	8a9b      	ldrh	r3, [r3, #20]
 800302e:	b29a      	uxth	r2, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003030:	2300      	movs	r3, #0
 8003032:	9302      	str	r3, [sp, #8]
 8003034:	230a      	movs	r3, #10
 8003036:	9301      	str	r3, [sp, #4]
 8003038:	232c      	movs	r3, #44	@ 0x2c
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	4b2f      	ldr	r3, [pc, #188]	@ (80030fc <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x168>)
 800303e:	f001 fbff 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 8003042:	4603      	mov	r3, r0
				== checking.sys_ok) {
 8003044:	2b00      	cmp	r3, #0
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
		if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 800304e:	2b00      	cmp	r3, #0
 8003050:	d04c      	beq.n	80030ec <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>

			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
					std::strlen(const_cast<const char*>(subTopic)), 1000, '+',1, _LF,
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fd f90c 	bl	8000270 <strlen>
 8003058:	4603      	mov	r3, r0
			PrepRxTx(reinterpret_cast<const uint8_t*>(subTopic),
 800305a:	b29a      	uxth	r2, r3
 800305c:	2303      	movs	r3, #3
 800305e:	9303      	str	r3, [sp, #12]
 8003060:	230a      	movs	r3, #10
 8003062:	9302      	str	r3, [sp, #8]
 8003064:	2301      	movs	r3, #1
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	232b      	movs	r3, #43	@ 0x2b
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 fa32 	bl	80034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>
					Notification_mode);
			stat = check_eventTimeout(rx_evt, 10000);
 8003078:	f242 7210 	movw	r2, #10000	@ 0x2710
 800307c:	2100      	movs	r1, #0
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 faf7 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003084:	4603      	mov	r3, r0
 8003086:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae

			if (stat == simA7672_OK) {
 800308a:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 800308e:	2b00      	cmp	r3, #0
 8003090:	d12c      	bne.n	80030ec <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 8003098:	3008      	adds	r0, #8
 800309a:	68f9      	ldr	r1, [r7, #12]
						Rx_info.Rxcount, (char*) "+CMQTTUNSUB:", ',', _LF,
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030a2:	8a9b      	ldrh	r3, [r3, #20]
 80030a4:	b29a      	uxth	r2, r3
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80030a6:	f107 0310 	add.w	r3, r7, #16
 80030aa:	9302      	str	r3, [sp, #8]
 80030ac:	230a      	movs	r3, #10
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	232c      	movs	r3, #44	@ 0x2c
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4b12      	ldr	r3, [pc, #72]	@ (8003100 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x16c>)
 80030b6:	f001 fbc3 	bl	8004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>
 80030ba:	4603      	mov	r3, r0
						recv_buf) == checking.sys_ok) {
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf0c      	ite	eq
 80030c0:	2301      	moveq	r3, #1
 80030c2:	2300      	movne	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
				if (checking.parseSkipCharnDTillEndChar((char*) Rxbuffer,
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d010      	beq.n	80030ec <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>

					if (std::strstr(recv_buf, "0")) {
 80030ca:	f107 0310 	add.w	r3, r7, #16
 80030ce:	490d      	ldr	r1, [pc, #52]	@ (8003104 <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x170>)
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7fe f925 	bl	8001320 <_ZSt6strstrPcPKc>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	bf14      	ite	ne
 80030dc:	2301      	movne	r3, #1
 80030de:	2300      	moveq	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <_ZN5Modem8simA767214mqttunsubTopicEhPc+0x158>
						statMqtt = mqtt_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

			}
		}
	}

	return statMqtt;
 80030ec:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	37b4      	adds	r7, #180	@ 0xb4
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd90      	pop	{r4, r7, pc}
 80030f8:	08013da8 	.word	0x08013da8
 80030fc:	08013d90 	.word	0x08013d90
 8003100:	08013dc0 	.word	0x08013dc0
 8003104:	08013d50 	.word	0x08013d50

08003108 <_ZN5Modem8simA767213mqttsslenableEh>:

enum simA7672::ssl_flags simA7672::mqttsslenable(uint8_t mqtt_index)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b09a      	sub	sp, #104	@ 0x68
 800310c:	af02      	add	r7, sp, #8
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
	status stat = simA7672_ERR;
 8003114:	2301      	movs	r3, #1
 8003116:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	ssl_flags sslstat = ssl_ERR;
 800311a:	2301      	movs	r3, #1
 800311c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	char buf[80] = { 0 };
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	f107 0310 	add.w	r3, r7, #16
 8003128:	224c      	movs	r2, #76	@ 0x4c
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f00e fa28 	bl	8011582 <memset>

	std::sprintf(buf, "AT+CMQTTSSLCFG=%d,0\r\n", mqtt_index);
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	f107 030c 	add.w	r3, r7, #12
 8003138:	4920      	ldr	r1, [pc, #128]	@ (80031bc <_ZN5Modem8simA767213mqttsslenableEh+0xb4>)
 800313a:	4618      	mov	r0, r3
 800313c:	f00e f9be 	bl	80114bc <siprintf>
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
			std::strlen(const_cast<const char*>(buf)), 1000, _LF, CMD_mode);
 8003140:	f107 030c 	add.w	r3, r7, #12
 8003144:	4618      	mov	r0, r3
 8003146:	f7fd f893 	bl	8000270 <strlen>
 800314a:	4603      	mov	r3, r0
	PrepRxTx(reinterpret_cast<const uint8_t*>(buf),
 800314c:	b29a      	uxth	r2, r3
 800314e:	f107 010c 	add.w	r1, r7, #12
 8003152:	2301      	movs	r3, #1
 8003154:	9301      	str	r3, [sp, #4]
 8003156:	230a      	movs	r3, #10
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f95a 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 8000);
 8003164:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8003168:	2100      	movs	r1, #0
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 fa81 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003176:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800317a:	2b00      	cmp	r3, #0
 800317c:	d111      	bne.n	80031a2 <_ZN5Modem8simA767213mqttsslenableEh+0x9a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003184:	3308      	adds	r3, #8
 8003186:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800318e:	8a92      	ldrh	r2, [r2, #20]
 8003190:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003192:	4618      	mov	r0, r3
 8003194:	f001 fb2e 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <_ZN5Modem8simA767213mqttsslenableEh+0x9a>
 800319e:	2301      	movs	r3, #1
 80031a0:	e000      	b.n	80031a4 <_ZN5Modem8simA767213mqttsslenableEh+0x9c>
 80031a2:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <_ZN5Modem8simA767213mqttsslenableEh+0xa6>

		sslstat = ssl_OK;
 80031a8:	2300      	movs	r3, #0
 80031aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	}

	return sslstat;
 80031ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3760      	adds	r7, #96	@ 0x60
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	08013dd0 	.word	0x08013dd0

080031c0 <_ZN5Modem8simA767213sslversionsetEv>:
enum simA7672::ssl_flags simA7672::sslversionset()
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_ver, sizeof(atcmd_ATCSSLCFG_ver) - 1,1000, _LF, CMD_mode);
 80031d0:	2301      	movs	r3, #1
 80031d2:	9301      	str	r3, [sp, #4]
 80031d4:	230a      	movs	r3, #10
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031dc:	221d      	movs	r2, #29
 80031de:	4915      	ldr	r1, [pc, #84]	@ (8003234 <_ZN5Modem8simA767213sslversionsetEv+0x74>)
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f919 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80031e6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80031ea:	2100      	movs	r1, #0
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 fa40 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80031f2:	4603      	mov	r3, r0
 80031f4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80031f6:	7bbb      	ldrb	r3, [r7, #14]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d111      	bne.n	8003220 <_ZN5Modem8simA767213sslversionsetEv+0x60>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003202:	3308      	adds	r3, #8
 8003204:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800320c:	8a92      	ldrh	r2, [r2, #20]
 800320e:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003210:	4618      	mov	r0, r3
 8003212:	f001 faef 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <_ZN5Modem8simA767213sslversionsetEv+0x60>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <_ZN5Modem8simA767213sslversionsetEv+0x62>
 8003220:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <_ZN5Modem8simA767213sslversionsetEv+0x6a>

		sslstat = ssl_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 800322a:	7bfb      	ldrb	r3, [r7, #15]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	08014174 	.word	0x08014174

08003238 <_ZN5Modem8simA767210sslauthsetEv>:
enum simA7672::ssl_flags simA7672::sslauthset()
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af02      	add	r7, sp, #8
 800323e:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8003240:	2301      	movs	r3, #1
 8003242:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 8003244:	2301      	movs	r3, #1
 8003246:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_auth, sizeof(atcmd_ATCSSLCFG_auth) - 1,1000, _LF, CMD_mode);
 8003248:	2301      	movs	r3, #1
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	230a      	movs	r3, #10
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003254:	221b      	movs	r2, #27
 8003256:	4915      	ldr	r1, [pc, #84]	@ (80032ac <_ZN5Modem8simA767210sslauthsetEv+0x74>)
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f8dd 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 800325e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003262:	2100      	movs	r1, #0
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 fa04 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800326a:	4603      	mov	r3, r0
 800326c:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800326e:	7bbb      	ldrb	r3, [r7, #14]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d111      	bne.n	8003298 <_ZN5Modem8simA767210sslauthsetEv+0x60>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800327a:	3308      	adds	r3, #8
 800327c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003284:	8a92      	ldrh	r2, [r2, #20]
 8003286:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fab3 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <_ZN5Modem8simA767210sslauthsetEv+0x60>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <_ZN5Modem8simA767210sslauthsetEv+0x62>
 8003298:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <_ZN5Modem8simA767210sslauthsetEv+0x6a>

		sslstat = ssl_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	08014194 	.word	0x08014194

080032b0 <_ZN5Modem8simA767212sslcacertsetEv>:
enum simA7672::ssl_flags simA7672::sslcacertset()
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af02      	add	r7, sp, #8
 80032b6:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 80032bc:	2301      	movs	r3, #1
 80032be:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_ca, sizeof(atcmd_ATCSSLCFG_ca) - 1,1000, _LF, CMD_mode);
 80032c0:	2301      	movs	r3, #1
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	230a      	movs	r3, #10
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032cc:	2220      	movs	r2, #32
 80032ce:	4915      	ldr	r1, [pc, #84]	@ (8003324 <_ZN5Modem8simA767212sslcacertsetEv+0x74>)
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f8a1 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80032d6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032da:	2100      	movs	r1, #0
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 f9c8 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80032e6:	7bbb      	ldrb	r3, [r7, #14]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d111      	bne.n	8003310 <_ZN5Modem8simA767212sslcacertsetEv+0x60>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80032f2:	3308      	adds	r3, #8
 80032f4:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80032fc:	8a92      	ldrh	r2, [r2, #20]
 80032fe:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003300:	4618      	mov	r0, r3
 8003302:	f001 fa77 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <_ZN5Modem8simA767212sslcacertsetEv+0x60>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <_ZN5Modem8simA767212sslcacertsetEv+0x62>
 8003310:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <_ZN5Modem8simA767212sslcacertsetEv+0x6a>

		sslstat = ssl_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 800331a:	7bfb      	ldrb	r3, [r7, #15]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	080141b0 	.word	0x080141b0

08003328 <_ZN5Modem8simA767216ssldevicecertsetEv>:
enum simA7672::ssl_flags simA7672::ssldevicecertset()
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af02      	add	r7, sp, #8
 800332e:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 8003330:	2301      	movs	r3, #1
 8003332:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_device, sizeof(atcmd_ATCSSLCFG_device) - 1,1000, _LF, CMD_mode);
 8003338:	2301      	movs	r3, #1
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	230a      	movs	r3, #10
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003344:	222c      	movs	r2, #44	@ 0x2c
 8003346:	4915      	ldr	r1, [pc, #84]	@ (800339c <_ZN5Modem8simA767216ssldevicecertsetEv+0x74>)
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 f865 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 800334e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003352:	2100      	movs	r1, #0
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 f98c 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 800335a:	4603      	mov	r3, r0
 800335c:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 800335e:	7bbb      	ldrb	r3, [r7, #14]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <_ZN5Modem8simA767216ssldevicecertsetEv+0x60>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800336a:	3308      	adds	r3, #8
 800336c:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003374:	8a92      	ldrh	r2, [r2, #20]
 8003376:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 8003378:	4618      	mov	r0, r3
 800337a:	f001 fa3b 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <_ZN5Modem8simA767216ssldevicecertsetEv+0x60>
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <_ZN5Modem8simA767216ssldevicecertsetEv+0x62>
 8003388:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <_ZN5Modem8simA767216ssldevicecertsetEv+0x6a>

		sslstat = ssl_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	080141d4 	.word	0x080141d4

080033a0 <_ZN5Modem8simA767215ssldevicekeysetEv>:
enum simA7672::ssl_flags simA7672::ssldevicekeyset()
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	6078      	str	r0, [r7, #4]
	status stat = simA7672_ERR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73bb      	strb	r3, [r7, #14]
	ssl_flags sslstat = ssl_ERR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]


	PrepRxTx(atcmd_ATCSSLCFG_key, sizeof(atcmd_ATCSSLCFG_key) - 1,1000, _LF, CMD_mode);
 80033b0:	2301      	movs	r3, #1
 80033b2:	9301      	str	r3, [sp, #4]
 80033b4:	230a      	movs	r3, #10
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033bc:	222a      	movs	r2, #42	@ 0x2a
 80033be:	4915      	ldr	r1, [pc, #84]	@ (8003414 <_ZN5Modem8simA767215ssldevicekeysetEv+0x74>)
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f829 	bl	8003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>
	stat = check_eventTimeout(rx_evt, 2000);
 80033c6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80033ca:	2100      	movs	r1, #0
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 f950 	bl	8003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>
 80033d2:	4603      	mov	r3, r0
 80033d4:	73bb      	strb	r3, [r7, #14]

	if (stat == simA7672_OK
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80033d6:	7bbb      	ldrb	r3, [r7, #14]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d111      	bne.n	8003400 <_ZN5Modem8simA767215ssldevicekeysetEv+0x60>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80033e2:	3308      	adds	r3, #8
 80033e4:	6879      	ldr	r1, [r7, #4]
					Rx_info.Rxcount) == checking.sys_ok) {
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80033ec:	8a92      	ldrh	r2, [r2, #20]
 80033ee:	b292      	uxth	r2, r2
			&& checking.checkResponse_OK_ERR((const char*) Rxbuffer,
 80033f0:	4618      	mov	r0, r3
 80033f2:	f001 f9ff 	bl	80047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <_ZN5Modem8simA767215ssldevicekeysetEv+0x60>
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <_ZN5Modem8simA767215ssldevicekeysetEv+0x62>
 8003400:	2300      	movs	r3, #0
	if (stat == simA7672_OK
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <_ZN5Modem8simA767215ssldevicekeysetEv+0x6a>

		sslstat = ssl_OK;
 8003406:	2300      	movs	r3, #0
 8003408:	73fb      	strb	r3, [r7, #15]

	}

	return sslstat;
 800340a:	7bfb      	ldrb	r3, [r7, #15]

}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	08014204 	.word	0x08014204

08003418 <_ZN5Modem8simA76728PrepRxTxEPKhtthNS0_6RxmodeE>:
	rst_event(tx_evt);
	serial_.TransmitData(Txbuf, len, timeout);

}
void simA7672::PrepRxTx(const uint8_t *Txbuf, uint16_t len, uint16_t timeout,
		uint8_t end_char, enum Rxmode Rxmode) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	4611      	mov	r1, r2
 8003424:	461a      	mov	r2, r3
 8003426:	460b      	mov	r3, r1
 8003428:	80fb      	strh	r3, [r7, #6]
 800342a:	4613      	mov	r3, r2
 800342c:	80bb      	strh	r3, [r7, #4]

	memset(Rxbuffer, 0, BufferLen);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003434:	2100      	movs	r1, #0
 8003436:	4618      	mov	r0, r3
 8003438:	f00e f8a3 	bl	8011582 <memset>
	memset(Txbuffer, 0, BufferLen);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003446:	2100      	movs	r1, #0
 8003448:	4618      	mov	r0, r3
 800344a:	f00e f89a 	bl	8011582 <memset>
	rst_event(rx_evt);
 800344e:	2100      	movs	r1, #0
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f8c8 	bl	80035e6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>
	rst_event(tx_evt);
 8003456:	2101      	movs	r1, #1
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f8c4 	bl	80035e6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>

	Rx_info.end_char = end_char;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003464:	461a      	mov	r2, r3
 8003466:	7e3b      	ldrb	r3, [r7, #24]
 8003468:	7213      	strb	r3, [r2, #8]
	Rx_info.rx_mode = Rxmode;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003470:	461a      	mov	r2, r3
 8003472:	7f3b      	ldrb	r3, [r7, #28]
 8003474:	72d3      	strb	r3, [r2, #11]
	Rx_info.detect_endchar = 0;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800347c:	2200      	movs	r2, #0
 800347e:	725a      	strb	r2, [r3, #9]
	Rx_info.end_char_count = 0;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003486:	2200      	movs	r2, #0
 8003488:	731a      	strb	r2, [r3, #12]
	Rx_info.release_event = -1;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003490:	22ff      	movs	r2, #255	@ 0xff
 8003492:	739a      	strb	r2, [r3, #14]
	Rx_info.Rx = Rxbuffer;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800349c:	6113      	str	r3, [r2, #16]
	Rx_info.Rxcount = 0;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034a4:	2200      	movs	r2, #0
 80034a6:	829a      	strh	r2, [r3, #20]
	serial_.RxintEn(Rx_info.Rx, BufferLen);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80034ae:	3304      	adds	r3, #4
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034b6:	6911      	ldr	r1, [r2, #16]
 80034b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034bc:	4618      	mov	r0, r3
 80034be:	f001 f960 	bl	8004782 <_ZN13System_serial6serial7RxintEnEPht>
	serial_.TransmitData(Txbuf, len, timeout);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 80034c8:	3004      	adds	r0, #4
 80034ca:	88bb      	ldrh	r3, [r7, #4]
 80034cc:	88fa      	ldrh	r2, [r7, #6]
 80034ce:	68b9      	ldr	r1, [r7, #8]
 80034d0:	f001 f944 	bl	800475c <_ZN13System_serial6serial12TransmitDataEPKhtm>

}
 80034d4:	bf00      	nop
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <_ZN5Modem8simA76728PrepRxTxEPKhtthhhNS0_6RxmodeE>:
	serial_.RxintEn(Rx_info.Rx, BufferLen);
	serial_.TransmitData(Txbuf, len, timeout);
}

void simA7672::PrepRxTx(const uint8_t *Txbuf, uint16_t len, uint16_t timeout,
		uint8_t start_char_notiMode,uint8_t start_char_notiModeCount,uint8_t end_char, enum Rxmode Rxmode) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	4611      	mov	r1, r2
 80034e8:	461a      	mov	r2, r3
 80034ea:	460b      	mov	r3, r1
 80034ec:	80fb      	strh	r3, [r7, #6]
 80034ee:	4613      	mov	r3, r2
 80034f0:	80bb      	strh	r3, [r7, #4]

	memset(Rxbuffer, 0, BufferLen);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034f8:	2100      	movs	r1, #0
 80034fa:	4618      	mov	r0, r3
 80034fc:	f00e f841 	bl	8011582 <memset>
	memset(Txbuffer, 0, BufferLen);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003506:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800350a:	2100      	movs	r1, #0
 800350c:	4618      	mov	r0, r3
 800350e:	f00e f838 	bl	8011582 <memset>
	rst_event(rx_evt);
 8003512:	2100      	movs	r1, #0
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f866 	bl	80035e6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>
	rst_event(tx_evt);
 800351a:	2101      	movs	r1, #1
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 f862 	bl	80035e6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>

	Rx_info.end_char = end_char;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003528:	461a      	mov	r2, r3
 800352a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800352e:	7213      	strb	r3, [r2, #8]
	Rx_info.rx_mode = Rxmode;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003536:	461a      	mov	r2, r3
 8003538:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800353c:	72d3      	strb	r3, [r2, #11]
	Rx_info.detect_endchar = 0;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003544:	2200      	movs	r2, #0
 8003546:	725a      	strb	r2, [r3, #9]
	Rx_info.end_char_count = 0;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800354e:	2200      	movs	r2, #0
 8003550:	731a      	strb	r2, [r3, #12]
	Rx_info.release_event = -1;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003558:	22ff      	movs	r2, #255	@ 0xff
 800355a:	739a      	strb	r2, [r3, #14]
	Rx_info.Rx = Rxbuffer;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003564:	6113      	str	r3, [r2, #16]
	Rx_info.Rxcount = 0;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800356c:	2200      	movs	r2, #0
 800356e:	829a      	strh	r2, [r3, #20]
	Rx_info.start_char_notiMode = start_char_notiMode;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003576:	461a      	mov	r2, r3
 8003578:	7e3b      	ldrb	r3, [r7, #24]
 800357a:	7793      	strb	r3, [r2, #30]
	Rx_info.start_char_notiModeCount = start_char_notiModeCount-1;
 800357c:	7f3b      	ldrb	r3, [r7, #28]
 800357e:	3b01      	subs	r3, #1
 8003580:	b2da      	uxtb	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003588:	77da      	strb	r2, [r3, #31]
	serial_.RxintEn(Rx_info.Rx, BufferLen);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003590:	3304      	adds	r3, #4
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003598:	6911      	ldr	r1, [r2, #16]
 800359a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800359e:	4618      	mov	r0, r3
 80035a0:	f001 f8ef 	bl	8004782 <_ZN13System_serial6serial7RxintEnEPht>
	serial_.TransmitData(Txbuf, len, timeout);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f503 5081 	add.w	r0, r3, #4128	@ 0x1020
 80035aa:	3004      	adds	r0, #4
 80035ac:	88bb      	ldrh	r3, [r7, #4]
 80035ae:	88fa      	ldrh	r2, [r7, #6]
 80035b0:	68b9      	ldr	r1, [r7, #8]
 80035b2:	f001 f8d3 	bl	800475c <_ZN13System_serial6serial12TransmitDataEPKhtm>

}
 80035b6:	bf00      	nop
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>:
	serial_.RxintEn(Rx_info.Rx, BufferLen);
	serial_.TransmitData(Txbuf, len, timeout);

}

inline void simA7672::set_event(enum eventType event) {
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	460b      	mov	r3, r1
 80035c8:	70fb      	strb	r3, [r7, #3]
	Event[event] = 1;
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	4413      	add	r3, r2
 80035d0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80035d4:	3309      	adds	r3, #9
 80035d6:	2201      	movs	r2, #1
 80035d8:	701a      	strb	r2, [r3, #0]
}
 80035da:	bf00      	nop
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <_ZN5Modem8simA76729rst_eventENS0_9eventTypeE>:
inline void simA7672::rst_event(enum eventType event) {
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
 80035ee:	460b      	mov	r3, r1
 80035f0:	70fb      	strb	r3, [r7, #3]
	Event[event] = 0;
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	4413      	add	r3, r2
 80035f8:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80035fc:	3309      	adds	r3, #9
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>:
enum simA7672::status simA7672::check_event(enum eventType event) {
 800360e:	b480      	push	{r7}
 8003610:	b085      	sub	sp, #20
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
 8003616:	460b      	mov	r3, r1
 8003618:	70fb      	strb	r3, [r7, #3]

	status stat = simA7672_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	73fb      	strb	r3, [r7, #15]

	if (Event[event]) {
 800361e:	78fb      	ldrb	r3, [r7, #3]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	4413      	add	r3, r2
 8003624:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003628:	3309      	adds	r3, #9
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	bf14      	ite	ne
 8003632:	2301      	movne	r3, #1
 8003634:	2300      	moveq	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x34>
		stat = simA7672_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	e010      	b.n	8003664 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x56>
	} else if (!Event[event]) {
 8003642:	78fb      	ldrb	r3, [r7, #3]
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	4413      	add	r3, r2
 8003648:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800364c:	3309      	adds	r3, #9
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	bf0c      	ite	eq
 8003656:	2301      	moveq	r3, #1
 8003658:	2300      	movne	r3, #0
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <_ZN5Modem8simA767211check_eventENS0_9eventTypeE+0x56>
		stat = simA7672_ERR;
 8003660:	2301      	movs	r3, #1
 8003662:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 8003664:	7bfb      	ldrb	r3, [r7, #15]

}
 8003666:	4618      	mov	r0, r3
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt>:

	return stat;

}
enum simA7672::status simA7672::check_eventTimeout(enum eventType event,
		uint16_t timeout) {
 8003672:	b580      	push	{r7, lr}
 8003674:	b084      	sub	sp, #16
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
 800367a:	460b      	mov	r3, r1
 800367c:	70fb      	strb	r3, [r7, #3]
 800367e:	4613      	mov	r3, r2
 8003680:	803b      	strh	r3, [r7, #0]
	status stat = simA7672_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
	 prev_time = 0;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800368c:	461a      	mov	r2, r3
 800368e:	2300      	movs	r3, #0
 8003690:	62d3      	str	r3, [r2, #44]	@ 0x2c

	prev_time = HAL_GetTick(); //we get new time before going into while
 8003692:	f004 ff75 	bl	8008580 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800369e:	62da      	str	r2, [r3, #44]	@ 0x2c
	while ((check_event(event) != simA7672_OK)
 80036a0:	e002      	b.n	80036a8 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x36>
			&& (HAL_GetTick() - prev_time < timeout)) {
		//wait here until get event or time passes
		System_Rtos::delay(10);
 80036a2:	200a      	movs	r0, #10
 80036a4:	f000 fce4 	bl	8004070 <_ZN11System_Rtos5delayEm>
	while ((check_event(event) != simA7672_OK)
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	4619      	mov	r1, r3
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ffae 	bl	800360e <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>
 80036b2:	4603      	mov	r3, r0
			&& (HAL_GetTick() - prev_time < timeout)) {
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00c      	beq.n	80036d2 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x60>
 80036b8:	f004 ff62 	bl	8008580 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c6:	1ad2      	subs	r2, r2, r3
 80036c8:	883b      	ldrh	r3, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d201      	bcs.n	80036d2 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x60>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x62>
 80036d2:	2300      	movs	r3, #0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e4      	bne.n	80036a2 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x30>
	}

	if (check_event(event) != simA7672_OK) {
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	4619      	mov	r1, r3
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ff96 	bl	800360e <_ZN5Modem8simA767211check_eventENS0_9eventTypeE>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	bf14      	ite	ne
 80036e8:	2301      	movne	r3, #1
 80036ea:	2300      	moveq	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <_ZN5Modem8simA767218check_eventTimeoutENS0_9eventTypeEt+0x84>
		stat = simA7672::simA7672_ERR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	73fb      	strb	r3, [r7, #15]
	}

	return stat;
 80036f6:	7bfb      	ldrb	r3, [r7, #15]

}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <_ZN5Modem8simA76724RxCBEh>:

/*Interrupt callbacks*/

void simA7672::RxCB(uint8_t data) {
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	70fb      	strb	r3, [r7, #3]
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wvolatile"
	if (Rx_info.rx_mode == CMD_mode) {
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003712:	7adb      	ldrb	r3, [r3, #11]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b01      	cmp	r3, #1
 8003718:	bf0c      	ite	eq
 800371a:	2301      	moveq	r3, #1
 800371c:	2300      	movne	r3, #0
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 808a 	beq.w	800383a <_ZN5Modem8simA76724RxCBEh+0x13a>
		*Rx_info.Rx++ = data;
 8003726:	78f8      	ldrb	r0, [r7, #3]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8003738:	610a      	str	r2, [r1, #16]
 800373a:	4602      	mov	r2, r0
 800373c:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003744:	8a9b      	ldrh	r3, [r3, #20]
 8003746:	b29b      	uxth	r3, r3
 8003748:	3301      	adds	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003752:	829a      	strh	r2, [r3, #20]

		if (Rx_info.end_char_count == 1) {
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800375a:	7b1b      	ldrb	r3, [r3, #12]
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b01      	cmp	r3, #1
 8003760:	bf0c      	ite	eq
 8003762:	2301      	moveq	r3, #1
 8003764:	2300      	movne	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00c      	beq.n	8003786 <_ZN5Modem8simA76724RxCBEh+0x86>
			Rx_info.release_event++;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003772:	7b9b      	ldrb	r3, [r3, #14]
 8003774:	b25b      	sxtb	r3, r3
 8003776:	b2db      	uxtb	r3, r3
 8003778:	3301      	adds	r3, #1
 800377a:	b2db      	uxtb	r3, r3
 800377c:	b25a      	sxtb	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003784:	739a      	strb	r2, [r3, #14]

		}

		if (Rx_info.detect_nextlinechar == 1 && (data == 'O' || data == 'E')) {
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800378c:	7a9b      	ldrb	r3, [r3, #10]
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	d107      	bne.n	80037a4 <_ZN5Modem8simA76724RxCBEh+0xa4>
 8003794:	78fb      	ldrb	r3, [r7, #3]
 8003796:	2b4f      	cmp	r3, #79	@ 0x4f
 8003798:	d002      	beq.n	80037a0 <_ZN5Modem8simA76724RxCBEh+0xa0>
 800379a:	78fb      	ldrb	r3, [r7, #3]
 800379c:	2b45      	cmp	r3, #69	@ 0x45
 800379e:	d101      	bne.n	80037a4 <_ZN5Modem8simA76724RxCBEh+0xa4>
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <_ZN5Modem8simA76724RxCBEh+0xa6>
 80037a4:	2300      	movs	r3, #0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01b      	beq.n	80037e2 <_ZN5Modem8simA76724RxCBEh+0xe2>
			Rx_info.detect_nextlinechar = 0; //reset it
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037b0:	2200      	movs	r2, #0
 80037b2:	729a      	strb	r2, [r3, #10]
			Rx_info.end_char_count = 1;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037ba:	2201      	movs	r2, #1
 80037bc:	731a      	strb	r2, [r3, #12]
			if (data == 'O') {
 80037be:	78fb      	ldrb	r3, [r7, #3]
 80037c0:	2b4f      	cmp	r3, #79	@ 0x4f
 80037c2:	d105      	bne.n	80037d0 <_ZN5Modem8simA76724RxCBEh+0xd0>
				Rx_info.total_char = 2;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037ca:	2202      	movs	r2, #2
 80037cc:	735a      	strb	r2, [r3, #13]
 80037ce:	e00d      	b.n	80037ec <_ZN5Modem8simA76724RxCBEh+0xec>
			} else if (data == 'E') {
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	2b45      	cmp	r3, #69	@ 0x45
 80037d4:	d10a      	bne.n	80037ec <_ZN5Modem8simA76724RxCBEh+0xec>
				Rx_info.total_char = 5;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037dc:	2205      	movs	r2, #5
 80037de:	735a      	strb	r2, [r3, #13]
 80037e0:	e004      	b.n	80037ec <_ZN5Modem8simA76724RxCBEh+0xec>
			}

		} else {
			Rx_info.detect_nextlinechar = 0; //reset it
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037e8:	2200      	movs	r2, #0
 80037ea:	729a      	strb	r2, [r3, #10]

		}

		if (data == simA7672::_LF) {
 80037ec:	78fb      	ldrb	r3, [r7, #3]
 80037ee:	2b0a      	cmp	r3, #10
 80037f0:	d104      	bne.n	80037fc <_ZN5Modem8simA76724RxCBEh+0xfc>
			Rx_info.detect_nextlinechar = 1;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037f8:	2201      	movs	r2, #1
 80037fa:	729a      	strb	r2, [r3, #10]

		}

		if (Rx_info.release_event >= Rx_info.total_char) {
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003802:	7b9b      	ldrb	r3, [r3, #14]
 8003804:	b25b      	sxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800380e:	7b5b      	ldrb	r3, [r3, #13]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	429a      	cmp	r2, r3
 8003814:	bfac      	ite	ge
 8003816:	2301      	movge	r3, #1
 8003818:	2300      	movlt	r3, #0
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 80ed 	beq.w	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			set_event(rx_evt);
 8003822:	2100      	movs	r1, #0
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff feca 	bl	80035be <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
			serial_.RxintDis();
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8003830:	3304      	adds	r3, #4
 8003832:	4618      	mov	r0, r3
 8003834:	f000 ffb7 	bl	80047a6 <_ZN13System_serial6serial8RxintDisEv>
		}

	}
#pragma GCC diagnostic pop

}
 8003838:	e0e0      	b.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
	} else if (Rx_info.rx_mode == MSG_mode) {
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003840:	7adb      	ldrb	r3, [r3, #11]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	bf0c      	ite	eq
 8003848:	2301      	moveq	r3, #1
 800384a:	2300      	movne	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d072      	beq.n	8003938 <_ZN5Modem8simA76724RxCBEh+0x238>
		*Rx_info.Rx++ = data;
 8003852:	78f8      	ldrb	r0, [r7, #3]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8003864:	610a      	str	r2, [r1, #16]
 8003866:	4602      	mov	r2, r0
 8003868:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003870:	8a9b      	ldrh	r3, [r3, #20]
 8003872:	b29b      	uxth	r3, r3
 8003874:	3301      	adds	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800387e:	829a      	strh	r2, [r3, #20]
		if (Rx_info.end_char != _LF) {
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003886:	7a1b      	ldrb	r3, [r3, #8]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b0a      	cmp	r3, #10
 800388c:	bf14      	ite	ne
 800388e:	2301      	movne	r3, #1
 8003890:	2300      	moveq	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00f      	beq.n	80038b8 <_ZN5Modem8simA76724RxCBEh+0x1b8>
			if (data == '>') {
 8003898:	78fb      	ldrb	r3, [r7, #3]
 800389a:	2b3e      	cmp	r3, #62	@ 0x3e
 800389c:	f040 80ae 	bne.w	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
				set_event(rx_evt);
 80038a0:	2100      	movs	r1, #0
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7ff fe8b 	bl	80035be <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
				serial_.RxintDis();
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80038ae:	3304      	adds	r3, #4
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 ff78 	bl	80047a6 <_ZN13System_serial6serial8RxintDisEv>
}
 80038b6:	e0a1      	b.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			if (Rx_info.end_char_count == 1 && data == 'E') {
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038be:	7b1b      	ldrb	r3, [r3, #12]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d104      	bne.n	80038d0 <_ZN5Modem8simA76724RxCBEh+0x1d0>
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	2b45      	cmp	r3, #69	@ 0x45
 80038ca:	d101      	bne.n	80038d0 <_ZN5Modem8simA76724RxCBEh+0x1d0>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <_ZN5Modem8simA76724RxCBEh+0x1d2>
 80038d0:	2300      	movs	r3, #0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <_ZN5Modem8simA76724RxCBEh+0x1e0>
				Rx_info.release_event = 2;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038dc:	2202      	movs	r2, #2
 80038de:	739a      	strb	r2, [r3, #14]
			if (data == _LF) {
 80038e0:	78fb      	ldrb	r3, [r7, #3]
 80038e2:	2b0a      	cmp	r3, #10
 80038e4:	d10a      	bne.n	80038fc <_ZN5Modem8simA76724RxCBEh+0x1fc>
				Rx_info.end_char_count++;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ec:	7b1b      	ldrb	r3, [r3, #12]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	3301      	adds	r3, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038fa:	731a      	strb	r2, [r3, #12]
			if (Rx_info.end_char_count == Rx_info.release_event) {
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003902:	7b1b      	ldrb	r3, [r3, #12]
 8003904:	b2db      	uxtb	r3, r3
 8003906:	461a      	mov	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800390e:	7b9b      	ldrb	r3, [r3, #14]
 8003910:	b25b      	sxtb	r3, r3
 8003912:	429a      	cmp	r2, r3
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d06d      	beq.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
				set_event(rx_evt);
 8003920:	2100      	movs	r1, #0
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff fe4b 	bl	80035be <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
				serial_.RxintDis();
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 800392e:	3304      	adds	r3, #4
 8003930:	4618      	mov	r0, r3
 8003932:	f000 ff38 	bl	80047a6 <_ZN13System_serial6serial8RxintDisEv>
}
 8003936:	e061      	b.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
	} else if (Rx_info.rx_mode == Notification_mode) {
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800393e:	7adb      	ldrb	r3, [r3, #11]
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b03      	cmp	r3, #3
 8003944:	bf0c      	ite	eq
 8003946:	2301      	moveq	r3, #1
 8003948:	2300      	movne	r3, #0
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d055      	beq.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
		*Rx_info.Rx++ = data;
 8003950:	78f8      	ldrb	r0, [r7, #3]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8003962:	610a      	str	r2, [r1, #16]
 8003964:	4602      	mov	r2, r0
 8003966:	701a      	strb	r2, [r3, #0]
		Rx_info.Rxcount++;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800396e:	8a9b      	ldrh	r3, [r3, #20]
 8003970:	b29b      	uxth	r3, r3
 8003972:	3301      	adds	r3, #1
 8003974:	b29a      	uxth	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800397c:	829a      	strh	r2, [r3, #20]
		if (data == Rx_info.start_char_notiMode) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003984:	7f9b      	ldrb	r3, [r3, #30]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	429a      	cmp	r2, r3
 800398c:	bf0c      	ite	eq
 800398e:	2301      	moveq	r3, #1
 8003990:	2300      	movne	r3, #0
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00c      	beq.n	80039b2 <_ZN5Modem8simA76724RxCBEh+0x2b2>
			Rx_info.release_event++;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800399e:	7b9b      	ldrb	r3, [r3, #14]
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	3301      	adds	r3, #1
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	b25a      	sxtb	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039b0:	739a      	strb	r2, [r3, #14]
		if (data == Rx_info.end_char && Rx_info.release_event >= Rx_info.start_char_notiModeCount) {
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039b8:	7a1b      	ldrb	r3, [r3, #8]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	78fa      	ldrb	r2, [r7, #3]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d10e      	bne.n	80039e0 <_ZN5Modem8simA76724RxCBEh+0x2e0>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039c8:	7b9b      	ldrb	r3, [r3, #14]
 80039ca:	b25b      	sxtb	r3, r3
 80039cc:	461a      	mov	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039d4:	7fdb      	ldrb	r3, [r3, #31]
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	429a      	cmp	r2, r3
 80039da:	db01      	blt.n	80039e0 <_ZN5Modem8simA76724RxCBEh+0x2e0>
 80039dc:	2301      	movs	r3, #1
 80039de:	e000      	b.n	80039e2 <_ZN5Modem8simA76724RxCBEh+0x2e2>
 80039e0:	2300      	movs	r3, #0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <_ZN5Modem8simA76724RxCBEh+0x2fc>
			set_event(rx_evt);
 80039e6:	2100      	movs	r1, #0
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff fde8 	bl	80035be <_ZN5Modem8simA76729set_eventENS0_9eventTypeE>
			serial_.RxintDis();
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80039f4:	3304      	adds	r3, #4
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fed5 	bl	80047a6 <_ZN13System_serial6serial8RxintDisEv>
}
 80039fc:	bf00      	nop
 80039fe:	3708      	adds	r7, #8
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh>:

void simA7672::TxCB(UART_HandleTypeDef *huart) {

}

void simA7672::RxCBStatic(UART_HandleTypeDef *huart, uint8_t data) {
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	70fb      	strb	r3, [r7, #3]
	// Find the instance and call its instance method
	uint8_t i = 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < numberofuart; i++) {
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
 8003a18:	e009      	b.n	8003a2e <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x2a>
		if (ClassInstances[i].huart == huart) {
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
 8003a1c:	4a11      	ldr	r2, [pc, #68]	@ (8003a64 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 8003a1e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d006      	beq.n	8003a36 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x32>
	for (i = 0; i < numberofuart; i++) {
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d9f2      	bls.n	8003a1a <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x16>
 8003a34:	e000      	b.n	8003a38 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x34>
			break;
 8003a36:	bf00      	nop
		}
	}

	if (ClassInstances[i].Instance) {
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a64 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	4413      	add	r3, r2
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d009      	beq.n	8003a5a <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x56>
		ClassInstances[i].Instance->RxCB(data); // Delegate to instance-specific method
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	4a06      	ldr	r2, [pc, #24]	@ (8003a64 <_ZN5Modem8simA767210RxCBStaticEP20__UART_HandleTypeDefh+0x60>)
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	4413      	add	r3, r2
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	4611      	mov	r1, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff fe53 	bl	8003700 <_ZN5Modem8simA76724RxCBEh>
	}

}
 8003a5a:	bf00      	nop
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20001840 	.word	0x20001840

08003a68 <_ZN5Modem8simA767210TxCBStaticEP20__UART_HandleTypeDef>:
void simA7672::TxCBStatic(UART_HandleTypeDef *huart) {
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_ZN15sensor_TempHumd5AHT20C1EP17I2C_HandleTypeDefhm>:
}




AHT20::AHT20( I2C_HandleTypeDef *ui2c,uint8_t devAddr,uint32_t timeout)
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	71fb      	strb	r3, [r7, #7]
{
	_aht20_ui2c=ui2c;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	605a      	str	r2, [r3, #4]
	devAddr_=devAddr;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	79fa      	ldrb	r2, [r7, #7]
 8003a96:	721a      	strb	r2, [r3, #8]
	timeout_ = timeout;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	601a      	str	r2, [r3, #0]
}
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <_ZN15sensor_TempHumd5AHT207measureEPmS1_>:
	uint8_t cmd = AHT20_SOFT_RESET;
		HAL_I2C_Master_Transmit(_aht20_ui2c, devAddr_ << 1, &cmd, 1, timeout_);
	}
}
void AHT20::measure(uint32_t *temp_,uint32_t *humid_)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	@ 0x28
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
	uint16_t counter = 0;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	83fb      	strh	r3, [r7, #30]
	System_Rtos::delay(50);
 8003abc:	2032      	movs	r0, #50	@ 0x32
 8003abe:	f000 fad7 	bl	8004070 <_ZN11System_Rtos5delayEm>
	uint8_t ahtTData[3];
	uint8_t ahtRData[7];
	ahtTData[0]=0xAC;
 8003ac2:	23ac      	movs	r3, #172	@ 0xac
 8003ac4:	763b      	strb	r3, [r7, #24]
	ahtTData[1]=0x33;
 8003ac6:	2333      	movs	r3, #51	@ 0x33
 8003ac8:	767b      	strb	r3, [r7, #25]
	ahtTData[2]=0x00;
 8003aca:	2300      	movs	r3, #0
 8003acc:	76bb      	strb	r3, [r7, #26]

	if(check_Device() == AHT_OK)
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 f875 	bl	8003bbe <_ZN15sensor_TempHumd5AHT2012check_DeviceEv>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bf0c      	ite	eq
 8003ada:	2301      	moveq	r3, #1
 8003adc:	2300      	movne	r3, #0
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d068      	beq.n	8003bb6 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x10a>
	{

	HAL_I2C_Master_Transmit(_aht20_ui2c, devAddr_<<1, ahtTData, 3, timeout_);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6858      	ldr	r0, [r3, #4]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	7a1b      	ldrb	r3, [r3, #8]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	b299      	uxth	r1, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f107 0218 	add.w	r2, r7, #24
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	2303      	movs	r3, #3
 8003afc:	f006 f9c2 	bl	8009e84 <HAL_I2C_Master_Transmit>
	System_Rtos::delay(100);
 8003b00:	2064      	movs	r0, #100	@ 0x64
 8003b02:	f000 fab5 	bl	8004070 <_ZN11System_Rtos5delayEm>
    while(1){
    	HAL_I2C_Master_Receive(_aht20_ui2c, devAddr_<<1, ahtRData, 7, timeout_);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6858      	ldr	r0, [r3, #4]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	7a1b      	ldrb	r3, [r3, #8]
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	b299      	uxth	r1, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f107 0210 	add.w	r2, r7, #16
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	2307      	movs	r3, #7
 8003b1e:	f006 faaf 	bl	800a080 <HAL_I2C_Master_Receive>
    	DATA_State=ahtRData[0];
 8003b22:	7c3a      	ldrb	r2, [r7, #16]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	725a      	strb	r2, [r3, #9]
    	if((DATA_State&(1<<7))==0)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	7a5b      	ldrb	r3, [r3, #9]
 8003b2c:	b25b      	sxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	db36      	blt.n	8003ba0 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0xf4>
    		{
    	    DATA_Humi=ahtRData[1];
 8003b32:	7c7b      	ldrb	r3, [r7, #17]
 8003b34:	461a      	mov	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	611a      	str	r2, [r3, #16]
    	    DATA_Humi=(DATA_Humi<<8)|ahtRData[2];
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	7cba      	ldrb	r2, [r7, #18]
 8003b42:	431a      	orrs	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	611a      	str	r2, [r3, #16]
    	    DATA_Humi=(DATA_Humi<<4)|(ahtRData[3]>>4);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	7cfa      	ldrb	r2, [r7, #19]
 8003b50:	0912      	lsrs	r2, r2, #4
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	431a      	orrs	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	611a      	str	r2, [r3, #16]
    	    DATA_Temp=ahtRData[3]&0x0F;
 8003b5a:	7cfb      	ldrb	r3, [r7, #19]
 8003b5c:	f003 020f 	and.w	r2, r3, #15
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	60da      	str	r2, [r3, #12]
    	    DATA_Temp=(DATA_Temp<<8)|ahtRData[4];
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	021b      	lsls	r3, r3, #8
 8003b6a:	7d3a      	ldrb	r2, [r7, #20]
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	60da      	str	r2, [r3, #12]
    	    DATA_Temp=(DATA_Temp<<8)|ahtRData[5];
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	021b      	lsls	r3, r3, #8
 8003b78:	7d7a      	ldrb	r2, [r7, #21]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	60da      	str	r2, [r3, #12]
    	    DATA_CRCreg= ahtRData[6];
 8003b80:	7dba      	ldrb	r2, [r7, #22]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	729a      	strb	r2, [r3, #10]

    	    *temp_ = temp();
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 f83a 	bl	8003c00 <_ZN15sensor_TempHumd5AHT204tempEv>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	601a      	str	r2, [r3, #0]
    	    *humid_ = humid();
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 f870 	bl	8003c78 <_ZN15sensor_TempHumd5AHT205humidEv>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	601a      	str	r2, [r3, #0]
    		break;
 8003b9e:	e00a      	b.n	8003bb6 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x10a>
    		}
    	else {
    		counter++;
 8003ba0:	8bfb      	ldrh	r3, [r7, #30]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	83fb      	strh	r3, [r7, #30]
    		System_Rtos::delay(10);
 8003ba6:	200a      	movs	r0, #10
 8003ba8:	f000 fa62 	bl	8004070 <_ZN11System_Rtos5delayEm>

    		if(counter > 50)
 8003bac:	8bfb      	ldrh	r3, [r7, #30]
 8003bae:	2b32      	cmp	r3, #50	@ 0x32
 8003bb0:	d800      	bhi.n	8003bb4 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x108>
    	HAL_I2C_Master_Receive(_aht20_ui2c, devAddr_<<1, ahtRData, 7, timeout_);
 8003bb2:	e7a8      	b.n	8003b06 <_ZN15sensor_TempHumd5AHT207measureEPmS1_+0x5a>
    		{
    			break;
 8003bb4:	bf00      	nop
    		}
    	}
    }
	}
}
 8003bb6:	bf00      	nop
 8003bb8:	3720      	adds	r7, #32
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <_ZN15sensor_TempHumd5AHT2012check_DeviceEv>:

enum AHT20::status AHT20::check_Device()
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]

	status stat = AHT_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]

	if(HAL_I2C_IsDeviceReady(_aht20_ui2c, devAddr_ << 1, 3, 1000) != HAL_OK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6858      	ldr	r0, [r3, #4]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	7a1b      	ldrb	r3, [r3, #8]
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	b299      	uxth	r1, r3
 8003bd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bda:	2203      	movs	r2, #3
 8003bdc:	f006 fc82 	bl	800a4e4 <HAL_I2C_IsDeviceReady>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <_ZN15sensor_TempHumd5AHT2012check_DeviceEv+0x36>
	{
		return AHT_ERR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <_ZN15sensor_TempHumd5AHT2012check_DeviceEv+0x38>
	}

	return stat;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]

}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
	...

08003c00 <_ZN15sensor_TempHumd5AHT204tempEv>:


uint32_t AHT20::temp()
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
	uint32_t TEMP_CALC;
	TEMP_CALC= (((DATA_Temp/1024.0)/1024.0) * 200.0) -50.0;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fc fc79 	bl	8000504 <__aeabi_ui2d>
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	4b15      	ldr	r3, [pc, #84]	@ (8003c6c <_ZN15sensor_TempHumd5AHT204tempEv+0x6c>)
 8003c18:	f7fc fe18 	bl	800084c <__aeabi_ddiv>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	460b      	mov	r3, r1
 8003c20:	4610      	mov	r0, r2
 8003c22:	4619      	mov	r1, r3
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	4b10      	ldr	r3, [pc, #64]	@ (8003c6c <_ZN15sensor_TempHumd5AHT204tempEv+0x6c>)
 8003c2a:	f7fc fe0f 	bl	800084c <__aeabi_ddiv>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	460b      	mov	r3, r1
 8003c32:	4610      	mov	r0, r2
 8003c34:	4619      	mov	r1, r3
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c70 <_ZN15sensor_TempHumd5AHT204tempEv+0x70>)
 8003c3c:	f7fc fcdc 	bl	80005f8 <__aeabi_dmul>
 8003c40:	4602      	mov	r2, r0
 8003c42:	460b      	mov	r3, r1
 8003c44:	4610      	mov	r0, r2
 8003c46:	4619      	mov	r1, r3
 8003c48:	f04f 0200 	mov.w	r2, #0
 8003c4c:	4b09      	ldr	r3, [pc, #36]	@ (8003c74 <_ZN15sensor_TempHumd5AHT204tempEv+0x74>)
 8003c4e:	f7fc fb1b 	bl	8000288 <__aeabi_dsub>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4610      	mov	r0, r2
 8003c58:	4619      	mov	r1, r3
 8003c5a:	f7fc ffa5 	bl	8000ba8 <__aeabi_d2uiz>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	60fb      	str	r3, [r7, #12]
	return TEMP_CALC;
 8003c62:	68fb      	ldr	r3, [r7, #12]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40900000 	.word	0x40900000
 8003c70:	40690000 	.word	0x40690000
 8003c74:	40490000 	.word	0x40490000

08003c78 <_ZN15sensor_TempHumd5AHT205humidEv>:



uint32_t AHT20::humid()
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
	uint32_t HUMID_CALC;
	HUMID_CALC = ((DATA_Humi/1024.0)/1024.0)*100;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fc fc3d 	bl	8000504 <__aeabi_ui2d>
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <_ZN15sensor_TempHumd5AHT205humidEv+0x5c>)
 8003c90:	f7fc fddc 	bl	800084c <__aeabi_ddiv>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd4 <_ZN15sensor_TempHumd5AHT205humidEv+0x5c>)
 8003ca2:	f7fc fdd3 	bl	800084c <__aeabi_ddiv>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4610      	mov	r0, r2
 8003cac:	4619      	mov	r1, r3
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	4b09      	ldr	r3, [pc, #36]	@ (8003cd8 <_ZN15sensor_TempHumd5AHT205humidEv+0x60>)
 8003cb4:	f7fc fca0 	bl	80005f8 <__aeabi_dmul>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	4610      	mov	r0, r2
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	f7fc ff72 	bl	8000ba8 <__aeabi_d2uiz>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	60fb      	str	r3, [r7, #12]
	return HUMID_CALC;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40900000 	.word	0x40900000
 8003cd8:	40590000 	.word	0x40590000

08003cdc <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef>:
#include "adc.h"

namespace sensor_liquidMeas {


liquidSensor::liquidSensor(ADC_HandleTypeDef *hadc)
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a10      	ldr	r2, [pc, #64]	@ (8003d2c <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef+0x50>)
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	60da      	str	r2, [r3, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	611a      	str	r2, [r3, #16]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a0b      	ldr	r2, [pc, #44]	@ (8003d2c <_ZN17sensor_liquidMeas12liquidSensorC1EP17ADC_HandleTypeDef+0x50>)
 8003cfe:	615a      	str	r2, [r3, #20]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	761a      	strb	r2, [r3, #24]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	61da      	str	r2, [r3, #28]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	621a      	str	r2, [r3, #32]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	625a      	str	r2, [r3, #36]	@ 0x24
{
	hadc_sensor = hadc;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4618      	mov	r0, r3
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	bf800000 	.word	0xbf800000

08003d30 <_ZN17sensor_liquidMeas12liquidSensor16Measurement_loopENS0_4unitEfffPhPfmPmS4_>:

void liquidSensor::Measurement_loop(enum unit unit_,float LowSpan,float fullSpan,float VoltOut,uint8_t *getlevel,float *consumption,uint32_t curEpochTime,uint32_t *startEpochtime,uint32_t *endEpochtime)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	61f8      	str	r0, [r7, #28]
 8003d38:	ed87 0a05 	vstr	s0, [r7, #20]
 8003d3c:	edc7 0a04 	vstr	s1, [r7, #16]
 8003d40:	ed87 1a03 	vstr	s2, [r7, #12]
 8003d44:	60ba      	str	r2, [r7, #8]
 8003d46:	607b      	str	r3, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	76fb      	strb	r3, [r7, #27]
	getLevel(unit_,LowSpan,fullSpan,VoltOut,getlevel);
 8003d4c:	7efb      	ldrb	r3, [r7, #27]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	ed97 1a03 	vldr	s2, [r7, #12]
 8003d54:	edd7 0a04 	vldr	s1, [r7, #16]
 8003d58:	ed97 0a05 	vldr	s0, [r7, #20]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	69f8      	ldr	r0, [r7, #28]
 8003d60:	f000 f80e 	bl	8003d80 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh>
	consumptionliters(consumption);
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	69f8      	ldr	r0, [r7, #28]
 8003d68:	f000 f8e8 	bl	8003f3c <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf>
	refuelingDetection(curEpochTime,startEpochtime,endEpochtime);
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d72:	69f8      	ldr	r0, [r7, #28]
 8003d74:	f000 f91c 	bl	8003fb0 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_>
}
 8003d78:	bf00      	nop
 8003d7a:	3720      	adds	r7, #32
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh>:

liquidSensor::status liquidSensor::getLevel(enum unit unit_,float LowSpan,float fullSpan,float VoltOut,uint8_t *getlevel)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b09a      	sub	sp, #104	@ 0x68
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	61f8      	str	r0, [r7, #28]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	ed87 0a05 	vstr	s0, [r7, #20]
 8003d8e:	edc7 0a04 	vstr	s1, [r7, #16]
 8003d92:	ed87 1a03 	vstr	s2, [r7, #12]
 8003d96:	60ba      	str	r2, [r7, #8]
 8003d98:	76fb      	strb	r3, [r7, #27]


	enum status stat = liquidSensor_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	float totalSpan = fullSpan - LowSpan;
 8003da0:	ed97 7a04 	vldr	s14, [r7, #16]
 8003da4:	edd7 7a05 	vldr	s15, [r7, #20]
 8003da8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dac:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	float current_mA;

	  uint32_t adcaverage[10] = {0};
 8003db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003db4:	2228      	movs	r2, #40	@ 0x28
 8003db6:	2100      	movs	r1, #0
 8003db8:	4618      	mov	r0, r3
 8003dba:	f00d fbe2 	bl	8011582 <memset>
	  uint32_t adcValue = 0;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	667b      	str	r3, [r7, #100]	@ 0x64




	if(hadc_sensor == NULL)
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x4e>
	{
		return liquidSensor_ERR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e0a8      	b.n	8003f20 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
	}
    for(int i = 0; i< 10; i++)
 8003dce:	2300      	movs	r3, #0
 8003dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dd2:	e030      	b.n	8003e36 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xb6>
    {
        CheckError(HAL_ADC_Start(hadc_sensor),liquidSensor_ERR,HAL_OK);
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f004 fc45 	bl	8008668 <HAL_ADC_Start>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf14      	ite	ne
 8003de4:	2301      	movne	r3, #1
 8003de6:	2300      	moveq	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d001      	beq.n	8003df2 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x72>
 8003dee:	2301      	movs	r3, #1
 8003df0:	e096      	b.n	8003f20 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
        CheckError(HAL_ADC_PollForConversion(hadc_sensor, 10000),liquidSensor_ERR,HAL_OK); //take the value
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f004 fd39 	bl	8008872 <HAL_ADC_PollForConversion>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	bf14      	ite	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	2300      	moveq	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x94>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e085      	b.n	8003f20 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a0>
        adcaverage[i] = HAL_ADC_GetValue(hadc_sensor);
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f004 fec5 	bl	8008ba8 <HAL_ADC_GetValue>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	3360      	adds	r3, #96	@ 0x60
 8003e26:	f107 0108 	add.w	r1, r7, #8
 8003e2a:	440b      	add	r3, r1
 8003e2c:	f843 2c44 	str.w	r2, [r3, #-68]
    for(int i = 0; i< 10; i++)
 8003e30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e32:	3301      	adds	r3, #1
 8003e34:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e38:	2b09      	cmp	r3, #9
 8003e3a:	ddcb      	ble.n	8003dd4 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x54>
    }
    HAL_ADC_Stop(hadc_sensor);
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e40:	4618      	mov	r0, r3
 8003e42:	f004 fce3 	bl	800880c <HAL_ADC_Stop>
    for(int i = 0; i< 10; i++)
 8003e46:	2300      	movs	r3, #0
 8003e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e4a:	e00d      	b.n	8003e68 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xe8>
    {
    	adcValue = adcValue +  adcaverage[i];
 8003e4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	3360      	adds	r3, #96	@ 0x60
 8003e52:	f107 0208 	add.w	r2, r7, #8
 8003e56:	4413      	add	r3, r2
 8003e58:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003e5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e5e:	4413      	add	r3, r2
 8003e60:	667b      	str	r3, [r7, #100]	@ 0x64
    for(int i = 0; i< 10; i++)
 8003e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e64:	3301      	adds	r3, #1
 8003e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e6a:	2b09      	cmp	r3, #9
 8003e6c:	ddee      	ble.n	8003e4c <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0xcc>
    }
    adcValue = adcValue/10;
 8003e6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e70:	4a2d      	ldr	r2, [pc, #180]	@ (8003f28 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1a8>)
 8003e72:	fba2 2303 	umull	r2, r3, r2, r3
 8003e76:	08db      	lsrs	r3, r3, #3
 8003e78:	667b      	str	r3, [r7, #100]	@ 0x64
    float voltage = (adcValue / Resolution) * Vref;
 8003e7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e7c:	ee07 3a90 	vmov	s15, r3
 8003e80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e84:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003f2c <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1ac>
 8003e88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e8c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003f30 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b0>
 8003e90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e94:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    current_mA = ((voltage/VoltOut) *  (max_cur - min_cur)) + min_cur;
 8003e98:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003e9c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003ea0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ea4:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8003ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eac:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003eb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eb4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    fuel_level = (current_mA - min_cur) / (max_cur - min_cur) * totalSpan;
 8003eb8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003ebc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003ec0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ec4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8003ec8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003ecc:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	edc3 7a01 	vstr	s15, [r3, #4]
    tank_volumeLiters = (fuel_level/totalSpan) * max_liters;
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	edd3 6a01 	vldr	s13, [r3, #4]
 8003ee0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003ee4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ee8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003f34 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b4>
 8003eec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	edc3 7a00 	vstr	s15, [r3]
	*getlevel = (tank_volumeLiters/max_liters) * 100; //get percentage
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	ed93 7a00 	vldr	s14, [r3]
 8003efc:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8003f34 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b4>
 8003f00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f04:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003f38 <_ZN17sensor_liquidMeas12liquidSensor8getLevelENS0_4unitEfffPh+0x1b8>
 8003f08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f10:	edc7 7a01 	vstr	s15, [r7, #4]
 8003f14:	793b      	ldrb	r3, [r7, #4]
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	701a      	strb	r2, [r3, #0]

	  return stat;
 8003f1c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3768      	adds	r7, #104	@ 0x68
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	cccccccd 	.word	0xcccccccd
 8003f2c:	45800000 	.word	0x45800000
 8003f30:	40533333 	.word	0x40533333
 8003f34:	43fa0000 	.word	0x43fa0000
 8003f38:	42c80000 	.word	0x42c80000

08003f3c <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf>:

void liquidSensor::consumptionliters(float *consumption)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]

    uint32_t current_time = HAL_GetTick();
 8003f46:	f004 fb1b 	bl	8008580 <HAL_GetTick>
 8003f4a:	60f8      	str	r0, [r7, #12]

    if(prev_volumeLiters < tank_volumeLiters)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	edd3 7a00 	vldr	s15, [r3]
 8003f58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f60:	d507      	bpl.n	8003f72 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x36>
    {
        prev_volumeLiters = tank_volumeLiters;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	609a      	str	r2, [r3, #8]
        last_consumption_time = current_time;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	61da      	str	r2, [r3, #28]

        return;
 8003f70:	e018      	b.n	8003fa4 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x68>
    }

    if (current_time - last_consumption_time >= 3600000) { // 1hour
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003fac <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x70>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d311      	bcc.n	8003fa4 <_ZN17sensor_liquidMeas12liquidSensor17consumptionlitersEPf+0x68>
    	*consumption = prev_volumeLiters - tank_volumeLiters;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	ed93 7a02 	vldr	s14, [r3, #8]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	edd3 7a00 	vldr	s15, [r3]
 8003f8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	edc3 7a00 	vstr	s15, [r3]

        // Update for next interval
        prev_volumeLiters = tank_volumeLiters;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	609a      	str	r2, [r3, #8]
        last_consumption_time = current_time;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	61da      	str	r2, [r3, #28]
    }

}
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	0036ee80 	.word	0x0036ee80

08003fb0 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_>:

void liquidSensor::refuelingDetection(uint32_t curEpochTime,uint32_t *startEpochtime,uint32_t *endEpochtime)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]
	current_volume_change = tank_volumeLiters;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	611a      	str	r2, [r3, #16]
    if(prev_volume_change < 0)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	edd3 7a05 	vldr	s15, [r3, #20]
 8003fcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd4:	d504      	bpl.n	8003fe0 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0x30>
    {
    	prev_volume_change = current_volume_change;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	615a      	str	r2, [r3, #20]

        return;
 8003fde:	e044      	b.n	800406a <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xba>
    }

    // Calculate the change in volume
  volume_change = current_volume_change - prev_volume_change;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	edd3 7a05 	vldr	s15, [r3, #20]
 8003fec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ff0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ff4:	ee17 2a90 	vmov	r2, s15
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	60da      	str	r2, [r3, #12]

     refueling_start_time = HAL_GetTick();
 8003ffc:	f004 fac0 	bl	8008580 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	621a      	str	r2, [r3, #32]


  if (!refueling_active) {
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	7e1b      	ldrb	r3, [r3, #24]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d111      	bne.n	8004032 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0x82>
	    // Detect start of refueling
      if (volume_change > refueling_threshold) {
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	2b05      	cmp	r3, #5
 8004014:	dd25      	ble.n	8004062 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>
    	  refueling_active = 1;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	761a      	strb	r2, [r3, #24]
    	  refueling_prev_time = refueling_start_time;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a1a      	ldr	r2, [r3, #32]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	625a      	str	r2, [r3, #36]	@ 0x24
    	  *startEpochtime = curEpochTime;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	601a      	str	r2, [r3, #0]
    	  *endEpochtime = 0; //make it zero so we know we are refueling now to erase previous end time so user dont get confused
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	e017      	b.n	8004062 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>
      }
  }
  else
  {
	  if (volume_change <= 0) {
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	dc0f      	bgt.n	800405a <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xaa>
		  if ((refueling_start_time - refueling_prev_time) >= refuel_stabilize_time) {
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6a1a      	ldr	r2, [r3, #32]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004048:	4293      	cmp	r3, r2
 800404a:	d90a      	bls.n	8004062 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>

			  refueling_active = 0;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	761a      	strb	r2, [r3, #24]
			  *endEpochtime = curEpochTime;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	601a      	str	r2, [r3, #0]
 8004058:	e003      	b.n	8004062 <_ZN17sensor_liquidMeas12liquidSensor18refuelingDetectionEmPmS1_+0xb2>

		  }
	  }
	  else
	  {
    	  refueling_prev_time = refueling_start_time;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6a1a      	ldr	r2, [r3, #32]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	@ 0x24
	  }
  }

  // Update prev_volume for the next iteration
	prev_volume_change = current_volume_change;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	691a      	ldr	r2, [r3, #16]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	615a      	str	r2, [r3, #20]

}
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <_ZN11System_Rtos5delayEm>:
#include "cstring"

namespace System_Rtos {

void delay(uint32_t d)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  vTaskDelay(pdMS_TO_TICKS(d));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800407e:	fb02 f303 	mul.w	r3, r2, r3
 8004082:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <_ZN11System_Rtos5delayEm+0x28>)
 8004084:	fba2 2303 	umull	r2, r3, r2, r3
 8004088:	099b      	lsrs	r3, r3, #6
 800408a:	4618      	mov	r0, r3
 800408c:	f00a fd84 	bl	800eb98 <vTaskDelay>
}
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	10624dd3 	.word	0x10624dd3

0800409c <_ZN11System_Rtos14freertos_TasksC1EPFvPvEPKctS1_m>:

freertos_Tasks::freertos_Tasks(TaskFunction_t pxTaskCode_, const char *pcName_, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	807b      	strh	r3, [r7, #2]
const configSTACK_DEPTH_TYPE usStackDepth_, void *const pvParameters_,
		UBaseType_t uxPriority_): taskHandle(0) {
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	621a      	str	r2, [r3, #32]

	pxTask = pxTaskCode_;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	601a      	str	r2, [r3, #0]
	std::strcpy(pcName, pcName_);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	3304      	adds	r3, #4
 80040ba:	6879      	ldr	r1, [r7, #4]
 80040bc:	4618      	mov	r0, r3
 80040be:	f00d fb6c 	bl	801179a <strcpy>
	usStackDepth = usStackDepth_;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	887a      	ldrh	r2, [r7, #2]
 80040c6:	829a      	strh	r2, [r3, #20]
	pvParameters = pvParameters_;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	619a      	str	r2, [r3, #24]
	uxPriority = uxPriority_;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	61da      	str	r2, [r3, #28]


}
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <_ZN11System_Rtos14freertos_Tasks10createTaskEv>:

void freertos_Tasks::createTask() {
 80040de:	b5b0      	push	{r4, r5, r7, lr}
 80040e0:	b084      	sub	sp, #16
 80040e2:	af02      	add	r7, sp, #8
 80040e4:	6078      	str	r0, [r7, #4]
	xTaskCreate(pxTask, pcName, usStackDepth, pvParameters, uxPriority,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6818      	ldr	r0, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	1d19      	adds	r1, r3, #4
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	8a9c      	ldrh	r4, [r3, #20]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699d      	ldr	r5, [r3, #24]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	3220      	adds	r2, #32
 80040fe:	9201      	str	r2, [sp, #4]
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	462b      	mov	r3, r5
 8004104:	4622      	mov	r2, r4
 8004106:	f00a fbe9 	bl	800e8dc <xTaskCreate>
			&taskHandle);
}
 800410a:	bf00      	nop
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bdb0      	pop	{r4, r5, r7, pc}

08004112 <_ZN11System_Rtos15freertos_queuesC1EttPh>:
}




freertos_queues::freertos_queues(uint16_t queLen_,uint16_t itemsize_, uint8_t *pucQueueStorage_)
 8004112:	b480      	push	{r7}
 8004114:	b085      	sub	sp, #20
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	607b      	str	r3, [r7, #4]
 800411c:	460b      	mov	r3, r1
 800411e:	817b      	strh	r3, [r7, #10]
 8004120:	4613      	mov	r3, r2
 8004122:	813b      	strh	r3, [r7, #8]
{
	 queLen = queLen_;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	897a      	ldrh	r2, [r7, #10]
 8004128:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	 itemsize = itemsize_;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	893a      	ldrh	r2, [r7, #8]
 8004130:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	 pucQueueStorage = pucQueueStorage_;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	659a      	str	r2, [r3, #88]	@ 0x58

}
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4618      	mov	r0, r3
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <_ZN11System_Rtos15freertos_queues11queueCreateEv>:

void freertos_queues::queueCreate()
{
 8004148:	b590      	push	{r4, r7, lr}
 800414a:	b085      	sub	sp, #20
 800414c:	af02      	add	r7, sp, #8
 800414e:	6078      	str	r0, [r7, #4]
	xQueue = xQueueCreateStatic(queLen,itemsize,pucQueueStorage,&xStaticQueue);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004156:	4618      	mov	r0, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800415e:	461c      	mov	r4, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	3304      	adds	r3, #4
 8004168:	2100      	movs	r1, #0
 800416a:	9100      	str	r1, [sp, #0]
 800416c:	4621      	mov	r1, r4
 800416e:	f009 fd2f 	bl	800dbd0 <xQueueGenericCreateStatic>
 8004172:	4602      	mov	r2, r0
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	601a      	str	r2, [r3, #0]
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	bd90      	pop	{r4, r7, pc}

08004180 <_ZN11System_Rtos15freertos_queues9queueSendEPv>:


enum freertos_queues::queues_stat freertos_queues::queueSend(void *SendBuf)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
	enum queues_stat stat = queues_sent;
 800418a:	2301      	movs	r3, #1
 800418c:	73fb      	strb	r3, [r7, #15]

	if(xQueueSend(xQueue,SendBuf,pdMS_TO_TICKS(200)) != pdPASS)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	2300      	movs	r3, #0
 8004194:	22c8      	movs	r2, #200	@ 0xc8
 8004196:	6839      	ldr	r1, [r7, #0]
 8004198:	f009 fe28 	bl	800ddec <xQueueGenericSend>
 800419c:	4603      	mov	r3, r0
 800419e:	2b01      	cmp	r3, #1
 80041a0:	bf14      	ite	ne
 80041a2:	2301      	movne	r3, #1
 80041a4:	2300      	moveq	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <_ZN11System_Rtos15freertos_queues9queueSendEPv+0x30>
	{
       return queues_err;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e000      	b.n	80041b2 <_ZN11System_Rtos15freertos_queues9queueSendEPv+0x32>
	}


	return stat;
 80041b0:	7bfb      	ldrb	r3, [r7, #15]

}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <_ZN11System_Rtos15freertos_queues12queueReceiveEPv>:
enum freertos_queues::queues_stat freertos_queues::queueReceive(void *RecvBuf)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	6039      	str	r1, [r7, #0]
	enum queues_stat stat = queues_nothing;
 80041c4:	2302      	movs	r3, #2
 80041c6:	73fb      	strb	r3, [r7, #15]

    if( xQueueReceive( xQueue,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2232      	movs	r2, #50	@ 0x32
 80041ce:	6839      	ldr	r1, [r7, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f009 ffab 	bl	800e12c <xQueueReceive>
 80041d6:	4603      	mov	r3, r0
    		           RecvBuf,
					   pdMS_TO_TICKS(50)) == pdPASS )
 80041d8:	2b01      	cmp	r3, #1
 80041da:	bf0c      	ite	eq
 80041dc:	2301      	moveq	r3, #1
 80041de:	2300      	movne	r3, #0
 80041e0:	b2db      	uxtb	r3, r3
    if( xQueueReceive( xQueue,
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <_ZN11System_Rtos15freertos_queues12queueReceiveEPv+0x30>
      {
    	 return queues_recived;
 80041e6:	2300      	movs	r3, #0
 80041e8:	e000      	b.n	80041ec <_ZN11System_Rtos15freertos_queues12queueReceiveEPv+0x32>
      }


	return stat;
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <_ZN11System_Rtos18freertos_semaphoreC1Ev>:


freertos_semaphore::freertos_semaphore()
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
{

}
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4618      	mov	r0, r3
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <_ZN11System_Rtos18freertos_semaphore15semaphoreCreateEv>:

void freertos_semaphore::semaphoreCreate()
{
 800420a:	b580      	push	{r7, lr}
 800420c:	b082      	sub	sp, #8
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
	xSemaphor = xSemaphoreCreateMutex();
 8004212:	2001      	movs	r0, #1
 8004214:	f009 fdd1 	bl	800ddba <xQueueCreateMutex>
 8004218:	4602      	mov	r2, r0
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	601a      	str	r2, [r3, #0]
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv>:


enum freertos_semaphore::semaphore_stat freertos_semaphore::semaphoreTake()
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b084      	sub	sp, #16
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
	enum semaphore_stat stat = senaphore_nothing;
 800422e:	2301      	movs	r3, #1
 8004230:	73fb      	strb	r3, [r7, #15]

    if( xSemaphoreTake(xSemaphor,
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800423a:	4618      	mov	r0, r3
 800423c:	f00a f858 	bl	800e2f0 <xQueueSemaphoreTake>
 8004240:	4603      	mov	r3, r0
					   pdMS_TO_TICKS(1000)) == pdPASS )
 8004242:	2b01      	cmp	r3, #1
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
    if( xSemaphoreTake(xSemaphor,
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv+0x2e>
      {
    	 return semaphore_recived;
 8004250:	2300      	movs	r3, #0
 8004252:	e000      	b.n	8004256 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv+0x30>
      }


	return stat;
 8004254:	7bfb      	ldrb	r3, [r7, #15]
}
 8004256:	4618      	mov	r0, r3
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <_ZN11System_Rtos18freertos_semaphore13semaphoreGiveEv>:


enum freertos_semaphore::semaphore_stat freertos_semaphore::semaphoreGive()
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
	enum semaphore_stat stat = senaphore_nothing;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
	xSemaphoreGive(xSemaphor);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	2300      	movs	r3, #0
 8004270:	2200      	movs	r2, #0
 8004272:	2100      	movs	r1, #0
 8004274:	f009 fdba 	bl	800ddec <xQueueGenericSend>

	return stat;
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <_ZN11System_Rtos15freertos_eventsC1Ev>:




freertos_events::freertos_events() {
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]

}
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <_ZN11System_Rtos15freertos_events11eventCreateEv>:

void freertos_events::eventCreate()
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	xeventgroup = xEventGroupCreate();
 80042a0:	f009 f9bc 	bl	800d61c <xEventGroupCreate>
 80042a4:	4602      	mov	r2, r0
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	601a      	str	r2, [r3, #0]
}
 80042aa:	bf00      	nop
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <_ZN11System_Rtos15freertos_events9eventGiveEv>:

void freertos_events::eventGive()
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042bc:	f3ef 8305 	mrs	r3, IPSR
 80042c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80042c2:	68fb      	ldr	r3, [r7, #12]
	if( (__get_IPSR() != 0U))
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bf14      	ite	ne
 80042c8:	2301      	movne	r3, #1
 80042ca:	2300      	moveq	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01e      	beq.n	8004310 <_ZN11System_Rtos15freertos_events9eventGiveEv+0x5c>
     {
		 xHigherPriorityTaskWoken = pdFALSE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	605a      	str	r2, [r3, #4]
		 xResult = xEventGroupSetBitsFromISR(xeventgroup,  1, &xHigherPriorityTaskWoken );
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6818      	ldr	r0, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3304      	adds	r3, #4
 80042e0:	461a      	mov	r2, r3
 80042e2:	2101      	movs	r1, #1
 80042e4:	f009 fb42 	bl	800d96c <xEventGroupSetBitsFromISR>
 80042e8:	4602      	mov	r2, r0
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	609a      	str	r2, [r3, #8]
		 if( xResult != pdFAIL )
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d012      	beq.n	800431c <_ZN11System_Rtos15freertos_events9eventGiveEv+0x68>
          {
			 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00e      	beq.n	800431c <_ZN11System_Rtos15freertos_events9eventGiveEv+0x68>
 80042fe:	4b09      	ldr	r3, [pc, #36]	@ (8004324 <_ZN11System_Rtos15freertos_events9eventGiveEv+0x70>)
 8004300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	f3bf 8f6f 	isb	sy
     else
     {
    	 xEventGroupSetBits( xeventgroup, 1);
     }

}
 800430e:	e005      	b.n	800431c <_ZN11System_Rtos15freertos_events9eventGiveEv+0x68>
    	 xEventGroupSetBits( xeventgroup, 1);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2101      	movs	r1, #1
 8004316:	4618      	mov	r0, r3
 8004318:	f009 fa6c 	bl	800d7f4 <xEventGroupSetBits>
}
 800431c:	bf00      	nop
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	e000ed04 	.word	0xe000ed04

08004328 <_ZN11System_Rtos15freertos_events14eventTakeTimedEm>:
void freertos_events::eventTake()
{
	 xEventGroupWaitBits(xeventgroup, 1 , pdTRUE,pdFALSE, portMAX_DELAY);
}
void freertos_events::eventTakeTimed(uint32_t time)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af02      	add	r7, sp, #8
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
	 xEventGroupWaitBits(xeventgroup, 1 , pdTRUE,pdFALSE, pdMS_TO_TICKS(time));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6818      	ldr	r0, [r3, #0]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800433c:	fb02 f303 	mul.w	r3, r2, r3
 8004340:	4a06      	ldr	r2, [pc, #24]	@ (800435c <_ZN11System_Rtos15freertos_events14eventTakeTimedEm+0x34>)
 8004342:	fba2 2303 	umull	r2, r3, r2, r3
 8004346:	099b      	lsrs	r3, r3, #6
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	2300      	movs	r3, #0
 800434c:	2201      	movs	r2, #1
 800434e:	2101      	movs	r1, #1
 8004350:	f009 f97e 	bl	800d650 <xEventGroupWaitBits>
}
 8004354:	bf00      	nop
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	10624dd3 	.word	0x10624dd3

08004360 <_ZN10System_rtc6stmRTCC1EP17RTC_HandleTypeDefa>:
#include "cstring"
#include "cstdlib"

namespace System_rtc {

stmRTC::stmRTC(RTC_HandleTypeDef *hrtc, int8_t timezone) :
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	4613      	mov	r3, r2
 800436c:	71fb      	strb	r3, [r7, #7]
		checking(), rtcSemaphore() {
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3308      	adds	r3, #8
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fa32 	bl	80047dc <_ZN10System_sys16Parsing_CheckingC1Ev>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	330c      	adds	r3, #12
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff ff39 	bl	80041f4 <_ZN11System_Rtos18freertos_semaphoreC1Ev>
	Internal_handler = hrtc;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	605a      	str	r2, [r3, #4]
	zone = timezone;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	79fa      	ldrb	r2, [r7, #7]
 800438c:	701a      	strb	r2, [r3, #0]
	rtcSemaphore.semaphoreCreate();
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	330c      	adds	r3, #12
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff ff39 	bl	800420a <_ZN11System_Rtos18freertos_semaphore15semaphoreCreateEv>
}
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>:



uint8_t stmRTC::getTime(RTC_DateTypeDef *DDate, RTC_TimeTypeDef *DTime,
		uint32_t *timestamp) {
 80043a2:	b5b0      	push	{r4, r5, r7, lr}
 80043a4:	b090      	sub	sp, #64	@ 0x40
 80043a6:	af04      	add	r7, sp, #16
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
	int err = 1;
 80043b0:	2301      	movs	r3, #1
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (rtcSemaphore.semaphoreTake()
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	330c      	adds	r3, #12
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff34 	bl	8004226 <_ZN11System_Rtos18freertos_semaphore13semaphoreTakeEv>
 80043be:	4603      	mov	r3, r0
			== System_Rtos::freertos_semaphore::semaphore_recived) {
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	bf0c      	ite	eq
 80043c4:	2301      	moveq	r3, #1
 80043c6:	2300      	movne	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
	if (rtcSemaphore.semaphoreTake()
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d043      	beq.n	8004456 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xb4>
		RTC_DateTypeDef Date;
		RTC_TimeTypeDef Time;
		HAL_RTC_GetTime(Internal_handler, &Time, RTC_FORMAT_BIN);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f107 0114 	add.w	r1, r7, #20
 80043d6:	2200      	movs	r2, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f007 fb26 	bl	800ba2a <HAL_RTC_GetTime>
		HAL_RTC_GetDate(Internal_handler, &Date, RTC_FORMAT_BIN);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80043e6:	2200      	movs	r2, #0
 80043e8:	4618      	mov	r0, r3
 80043ea:	f007 fb7c 	bl	800bae6 <HAL_RTC_GetDate>

		if (timestamp != nullptr) {
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d018      	beq.n	8004426 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0x84>
		*timestamp = checking.convertToEpoch(Date, Time, zone);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f103 0508 	add.w	r5, r3, #8
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f993 3000 	ldrsb.w	r3, [r3]
 8004400:	9303      	str	r3, [sp, #12]
 8004402:	466c      	mov	r4, sp
 8004404:	f107 031c 	add.w	r3, r7, #28
 8004408:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800440c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004410:	f107 0314 	add.w	r3, r7, #20
 8004414:	cb0c      	ldmia	r3, {r2, r3}
 8004416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004418:	4628      	mov	r0, r5
 800441a:	f000 fb2d 	bl	8004a78 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa>
 800441e:	4603      	mov	r3, r0
 8004420:	461a      	mov	r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	601a      	str	r2, [r3, #0]

		}
		if (DDate != nullptr) {
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0x90>
			std::memcpy(DDate, &Date, sizeof(RTC_DateTypeDef));
 800442c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	601a      	str	r2, [r3, #0]
		}

		if (DTime != nullptr) {
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d006      	beq.n	8004446 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xa4>
			std::memcpy(DTime, &Time, sizeof(RTC_TimeTypeDef));
 8004438:	f107 0314 	add.w	r3, r7, #20
 800443c:	2214      	movs	r2, #20
 800443e:	4619      	mov	r1, r3
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f00d f9b2 	bl	80117aa <memcpy>
		}

		rtcSemaphore.semaphoreGive();
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	330c      	adds	r3, #12
 800444a:	4618      	mov	r0, r3
 800444c:	f7ff ff07 	bl	800425e <_ZN11System_Rtos18freertos_semaphore13semaphoreGiveEv>

		err = 0;
 8004450:	2300      	movs	r3, #0
 8004452:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004454:	e014      	b.n	8004480 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xde>
	}
	else
	{
		if (timestamp != nullptr) {
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d002      	beq.n	8004462 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xc0>
		*timestamp = 0;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]

		}
		if (DDate != nullptr) {
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xce>
			std::memcpy(DDate, 0, sizeof(RTC_DateTypeDef));
 8004468:	2300      	movs	r3, #0
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	601a      	str	r2, [r3, #0]
		}

		if (DTime != nullptr) {
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d004      	beq.n	8004480 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm+0xde>
			std::memcpy(DTime, 0, sizeof(RTC_TimeTypeDef));
 8004476:	2214      	movs	r2, #20
 8004478:	2100      	movs	r1, #0
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f00d f995 	bl	80117aa <memcpy>
		}

	}


	return err;
 8004480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004482:	b2db      	uxtb	r3, r3


}
 8004484:	4618      	mov	r0, r3
 8004486:	3730      	adds	r7, #48	@ 0x30
 8004488:	46bd      	mov	sp, r7
 800448a:	bdb0      	pop	{r4, r5, r7, pc}

0800448c <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E>:

 ModemTxCB LocalModemTxCB = nullptr ;
 InverterTxCB LocalInverterTxCB = nullptr ;


void setModemCallback(ModemRxCB Rxcb, ModemTxCB TxCB) {
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
	LocalModemRxCB = Rxcb;
 8004496:	4a06      	ldr	r2, [pc, #24]	@ (80044b0 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x24>)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6013      	str	r3, [r2, #0]
	LocalModemTxCB = TxCB;
 800449c:	4a05      	ldr	r2, [pc, #20]	@ (80044b4 <_Z16setModemCallbackPFvP20__UART_HandleTypeDefhEPFvS0_E+0x28>)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	6013      	str	r3, [r2, #0]
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	2000185c 	.word	0x2000185c
 80044b4:	20001864 	.word	0x20001864

080044b8 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef>:
void setInverterCallback(InverterRxCB Rxcb, InverterTxCB TxCB) {
	LocalInverterRxCB = Rxcb;
	LocalInverterTxCB = TxCB;
}

HAL_StatusTypeDef My_UART_Receive_Endless(UART_HandleTypeDef *huart) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]


	uint16_t uhErr = (uint16_t) huart->ErrorCode;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c4:	81bb      	strh	r3, [r7, #12]
	uint16_t uhData;

	if (huart->RxState == HAL_UART_STATE_BUSY_RX) {
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b22      	cmp	r3, #34	@ 0x22
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d030      	beq.n	800453e <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x86>

		uhData = ((uint16_t) READ_REG(huart->Instance->DR)) & 0x00FF;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	81fb      	strh	r3, [r7, #14]

		if (uhErr != HAL_UART_ERROR_NONE)
 80044e8:	89bb      	ldrh	r3, [r7, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d007      	beq.n	80044fe <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x46>
			uhData |= (uhErr << 8);
 80044ee:	89bb      	ldrh	r3, [r7, #12]
 80044f0:	021b      	lsls	r3, r3, #8
 80044f2:	b21a      	sxth	r2, r3
 80044f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	b21b      	sxth	r3, r3
 80044fc:	81fb      	strh	r3, [r7, #14]




		if (huart == &GSM_U) {
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a13      	ldr	r2, [pc, #76]	@ (8004550 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x98>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d10a      	bne.n	800451c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x64>
			if(LocalModemRxCB)
 8004506:	4b13      	ldr	r3, [pc, #76]	@ (8004554 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x9c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d006      	beq.n	800451c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x64>
			{
				LocalModemRxCB(huart,(uint8_t)uhData);
 800450e:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x9c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	89fa      	ldrh	r2, [r7, #14]
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	4611      	mov	r1, r2
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4798      	blx	r3
			}

		}

		if (huart == &INVERTER_U) {
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a0e      	ldr	r2, [pc, #56]	@ (8004558 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d10a      	bne.n	800453a <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x82>

			if(LocalInverterRxCB)
 8004524:	4b0d      	ldr	r3, [pc, #52]	@ (800455c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d006      	beq.n	800453a <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x82>
			{
				LocalInverterRxCB(huart,(uint8_t)uhData);
 800452c:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0xa4>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	89fa      	ldrh	r2, [r7, #14]
 8004532:	b2d2      	uxtb	r2, r2
 8004534:	4611      	mov	r1, r2
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
			}

		}

		return HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	e003      	b.n	8004546 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef+0x8e>
	} else {
		/* Clear RXNE interrupt flag */
		__HAL_UART_FLUSH_DRREGISTER(huart);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685b      	ldr	r3, [r3, #4]

		return HAL_BUSY;
 8004544:	2302      	movs	r3, #2
	}
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20002068 	.word	0x20002068
 8004554:	2000185c 	.word	0x2000185c
 8004558:	200020b0 	.word	0x200020b0
 800455c:	20001860 	.word	0x20001860

08004560 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef>:
	      __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
	 }
}


void My_UART_IRQHandler(UART_HandleTypeDef *huart) {
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]

	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	613b      	str	r3, [r7, #16]
	  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	60fb      	str	r3, [r7, #12]
	  uint32_t errorflags = 0x00U;
 8004580:	2300      	movs	r3, #0
 8004582:	60bb      	str	r3, [r7, #8]

	  /* If no error occurs */
	  /* If no error occurs */
	  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	60bb      	str	r3, [r7, #8]
	  if (errorflags == RESET)
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10d      	bne.n	80045ae <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
	  {
	    /* UART in mode Receiver ---------------------------------------------------*/
	     if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	2b00      	cmp	r3, #0
 800459a:	d008      	beq.n	80045ae <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x4e>
	    {

	      My_UART_Receive_Endless(huart);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7ff ff86 	bl	80044b8 <_Z23My_UART_Receive_EndlessP20__UART_HandleTypeDef>


	      return;
 80045ac:	e0b0      	b.n	8004710 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	    }
	  }

	  /* If some errors occur */
	  cr3its = READ_REG(huart->Instance->CR3);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	60fb      	str	r3, [r7, #12]
	  if(   (errorflags != RESET)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8083 	beq.w	80046c4 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x164>
	     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x72>
	         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d078      	beq.n	80046c4 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x164>
	  {
	    /* UART parity error interrupt occurred -------------------------------------*/
	    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00f      	beq.n	80045fc <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x9c>
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x9c>
	    {

	      __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_PE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f06f 0201 	mvn.w	r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f4:	f043 0201 	orr.w	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	645a      	str	r2, [r3, #68]	@ 0x44


	    }

	    /* UART frame error interrupt occurred --------------------------------------*/
	    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00f      	beq.n	8004626 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xc6>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xc6>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_FE);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f06f 0202 	mvn.w	r2, #2
 8004618:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461e:	f043 0204 	orr.w	r2, r3, #4
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44

	    }

	    /* UART noise error interrupt occurred --------------------------------------*/
	    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00f      	beq.n	8004650 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xf0>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00a      	beq.n	8004650 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0xf0>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_NE);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f06f 0204 	mvn.w	r2, #4
 8004642:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004648:	f043 0202 	orr.w	r2, r3, #2
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	645a      	str	r2, [r3, #68]	@ 0x44
	    }

	    /* UART Over-Run interrupt occurred -----------------------------------------*/
	    if(((isrflags & USART_SR_ORE) != RESET) &&
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d014      	beq.n	8004684 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x124>
	       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f003 0320 	and.w	r3, r3, #32
	    if(((isrflags & USART_SR_ORE) != RESET) &&
 8004660:	2b00      	cmp	r3, #0
 8004662:	d104      	bne.n	800466e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x10e>
	       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00a      	beq.n	8004684 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x124>
	    {
	    	__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f06f 0208 	mvn.w	r2, #8
 8004676:	601a      	str	r2, [r3, #0]

	      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467c:	f043 0208 	orr.w	r2, r3, #8
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	645a      	str	r2, [r3, #68]	@ 0x44

	    }

	    /* Call UART Error Call back function if need be --------------------------*/
	    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004688:	2b00      	cmp	r3, #0
 800468a:	bf14      	ite	ne
 800468c:	2301      	movne	r3, #1
 800468e:	2300      	moveq	r3, #0
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d039      	beq.n	800470a <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1aa>
	    {
	      /* UART in mode Receiver ---------------------------------------------------*/
	      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00a      	beq.n	80046b6 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x156>
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d005      	beq.n	80046b6 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x156>
	      {
	            // Erfassungs-SS weitermachen
	             huart->ErrorCode = HAL_UART_ERROR_NONE;   // loeschen
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	645a      	str	r2, [r3, #68]	@ 0x44
	            //__HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);  // Clear RXNE interrupt flag

	             __HAL_UART_FLUSH_DRREGISTER(huart);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
	         consider error as blocking */
	      if (1)
	      {
	        /* Non Blocking error : transfer could go on.
	           Error is notified to user through user error callback */
	        HAL_UART_ErrorCallback(huart);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f008 fbd6 	bl	800ce68 <HAL_UART_ErrorCallback>
	        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	645a      	str	r2, [r3, #68]	@ 0x44
	      }
	    }



	    return;
 80046c2:	e022      	b.n	800470a <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1aa>
	  } /* End if some error occurs */



	  /* UART in mode Transmitter ------------------------------------------------*/
	  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d020      	beq.n	8004710 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01b      	beq.n	8004710 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	  {


			if (huart == &GSM_U) {
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a0f      	ldr	r2, [pc, #60]	@ (8004718 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b8>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d107      	bne.n	80046f0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x190>
				if(LocalModemTxCB)
 80046e0:	4b0e      	ldr	r3, [pc, #56]	@ (800471c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1bc>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x190>
				{
					LocalModemTxCB(huart);
 80046e8:	4b0c      	ldr	r3, [pc, #48]	@ (800471c <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1bc>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	4798      	blx	r3
				}

			}

			if (huart == &INVERTER_U) {
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a0b      	ldr	r2, [pc, #44]	@ (8004720 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c0>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d10a      	bne.n	800470e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>

				if(LocalInverterTxCB)
 80046f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004724 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d006      	beq.n	800470e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>
				{
					LocalInverterTxCB(huart);
 8004700:	4b08      	ldr	r3, [pc, #32]	@ (8004724 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1c4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4798      	blx	r3
				}

			}
	    return;
 8004708:	e001      	b.n	800470e <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1ae>
	    return;
 800470a:	bf00      	nop
 800470c:	e000      	b.n	8004710 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef+0x1b0>
	    return;
 800470e:	bf00      	nop
	  }



}
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20002068 	.word	0x20002068
 800471c:	20001864 	.word	0x20001864
 8004720:	200020b0 	.word	0x200020b0
 8004724:	20001868 	.word	0x20001868

08004728 <My_UART_IRQHandlerC>:
extern "C"
{


    void My_UART_IRQHandlerC(UART_HandleTypeDef *huart)
    {
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
    	My_UART_IRQHandler(huart);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff ff15 	bl	8004560 <_Z18My_UART_IRQHandlerP20__UART_HandleTypeDef>
    }
 8004736:	bf00      	nop
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <_ZN13System_serial6serialC1EP20__UART_HandleTypeDef>:

namespace System_serial {

//UART_HandleTypeDef *serial::Internal_UartHandler;

serial::serial(UART_HandleTypeDef *huart) {
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	6039      	str	r1, [r7, #0]
	Internal_UartHandler = huart;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	601a      	str	r2, [r3, #0]
}
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4618      	mov	r0, r3
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <_ZN13System_serial6serial12TransmitDataEPKhtm>:

	HAL_UART_Receive(Internal_UartHandler, data, size, timeout);

}

void serial::TransmitData(const uint8_t *data, uint16_t size, uint32_t timeout) {
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	4613      	mov	r3, r2
 800476a:	80fb      	strh	r3, [r7, #6]

	HAL_UART_Transmit(Internal_UartHandler, data, size, timeout);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6818      	ldr	r0, [r3, #0]
 8004770:	88fa      	ldrh	r2, [r7, #6]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	68b9      	ldr	r1, [r7, #8]
 8004776:	f008 fa15 	bl	800cba4 <HAL_UART_Transmit>


}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <_ZN13System_serial6serial7RxintEnEPht>:


void serial::RxintEn(uint8_t *buf,uint16_t size)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	60f8      	str	r0, [r7, #12]
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	4613      	mov	r3, r2
 800478e:	80fb      	strh	r3, [r7, #6]
//	/__HAL_UART_CLEAR_OREFLAG(Internal_UartHandler);
	//buffer and length can be dummy as this function is just used to enable interrupts for specific uart
	HAL_UART_Receive_IT(Internal_UartHandler, buf, size);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	88fa      	ldrh	r2, [r7, #6]
 8004796:	68b9      	ldr	r1, [r7, #8]
 8004798:	4618      	mov	r0, r3
 800479a:	f008 fa8e 	bl	800ccba <HAL_UART_Receive_IT>
}
 800479e:	bf00      	nop
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <_ZN13System_serial6serial8RxintDisEv>:
	HAL_UART_Transmit_IT(Internal_UartHandler,buf, size);
}


void serial::RxintDis()
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b082      	sub	sp, #8
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  HAL_UART_AbortReceive_IT(Internal_UartHandler);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f008 faa6 	bl	800cd04 <HAL_UART_AbortReceive_IT>
}
 80047b8:	bf00      	nop
 80047ba:	3708      	adds	r7, #8
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <_ZSt6strchrPci>:
  { return __builtin_strchr(__s, __n); }
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
 80047ca:	6839      	ldr	r1, [r7, #0]
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f00c fee0 	bl	8011592 <strchr>
 80047d2:	4603      	mov	r3, r0
 80047d4:	4618      	mov	r0, r3
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <_ZN10System_sys16Parsing_CheckingC1Ev>:
//TODO
//Put receiving buffer check as well due to overflow check its length as well

namespace System_sys {

Parsing_Checking::Parsing_Checking()
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
{

}
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4618      	mov	r0, r3
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
	...

080047f4 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct>:

enum Parsing_Checking::status Parsing_Checking::checkResponse_OK_ERR(const char *buffer,uint16_t bufferSize)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	4613      	mov	r3, r2
 8004800:	80fb      	strh	r3, [r7, #6]
	enum status stat = sys_notFound;
 8004802:	2302      	movs	r3, #2
 8004804:	75fb      	strb	r3, [r7, #23]

    if(std::strstr(buffer,"OK") != nullptr)
 8004806:	490c      	ldr	r1, [pc, #48]	@ (8004838 <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x44>)
 8004808:	68b8      	ldr	r0, [r7, #8]
 800480a:	f00c fee2 	bl	80115d2 <strstr>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x26>
    {
    	stat = sys_ok;
 8004814:	2300      	movs	r3, #0
 8004816:	75fb      	strb	r3, [r7, #23]
 8004818:	e008      	b.n	800482c <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x38>

    }
    else if(std::strstr(buffer, "ERROR") != nullptr)
 800481a:	4908      	ldr	r1, [pc, #32]	@ (800483c <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x48>)
 800481c:	68b8      	ldr	r0, [r7, #8]
 800481e:	f00c fed8 	bl	80115d2 <strstr>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <_ZN10System_sys16Parsing_Checking20checkResponse_OK_ERREPKct+0x38>
    {
    	stat = sys_err;
 8004828:	2301      	movs	r3, #1
 800482a:	75fb      	strb	r3, [r7, #23]

    }


    return stat;
 800482c:	7dfb      	ldrb	r3, [r7, #23]


}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	08013e3c 	.word	0x08013e3c
 800483c:	08013e40 	.word	0x08013e40

08004840 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_>:

}

enum Parsing_Checking::status Parsing_Checking::parseSkipCharnDTillEndChar(char *buffer, uint16_t bufferLen,char *CheckString,
		                                                         uint8_t skipChar,uint8_t endChar,char *databuf)
{
 8004840:	b590      	push	{r4, r7, lr}
 8004842:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8004846:	af00      	add	r7, sp, #0
 8004848:	f507 7406 	add.w	r4, r7, #536	@ 0x218
 800484c:	f5a4 7403 	sub.w	r4, r4, #524	@ 0x20c
 8004850:	6020      	str	r0, [r4, #0]
 8004852:	f507 7006 	add.w	r0, r7, #536	@ 0x218
 8004856:	f5a0 7004 	sub.w	r0, r0, #528	@ 0x210
 800485a:	6001      	str	r1, [r0, #0]
 800485c:	4611      	mov	r1, r2
 800485e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8004862:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800486c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004870:	460a      	mov	r2, r1
 8004872:	801a      	strh	r2, [r3, #0]


	enum status stat = sys_notFound;
 8004874:	2302      	movs	r3, #2
 8004876:	f887 320d 	strb.w	r3, [r7, #525]	@ 0x20d
    uint16_t len = 0;
 800487a:	2300      	movs	r3, #0
 800487c:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
	char temp[500];

	std::strncpy(temp,buffer,bufferLen);
 8004880:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004884:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004888:	881a      	ldrh	r2, [r3, #0]
 800488a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800488e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8004892:	f107 0014 	add.w	r0, r7, #20
 8004896:	6819      	ldr	r1, [r3, #0]
 8004898:	f00c fe88 	bl	80115ac <strncpy>

	if(!std::strstr((const char *)temp,CheckString))
 800489c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80048a0:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80048a4:	f107 0214 	add.w	r2, r7, #20
 80048a8:	6819      	ldr	r1, [r3, #0]
 80048aa:	4610      	mov	r0, r2
 80048ac:	f00c fe91 	bl	80115d2 <strstr>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x7a>
	{

		return sys_notFound;
 80048b6:	2302      	movs	r3, #2
 80048b8:	e085      	b.n	80049c6 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>

	}

	//this means we dont want to check anything below just need to check checkstring
	if(databuf == nullptr )
 80048ba:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x86>
	{
		return sys_ok;
 80048c2:	2300      	movs	r3, #0
 80048c4:	e07f      	b.n	80049c6 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
	char *Scolonpos;
	int Nendpos;
	char *Sendpos;


	Scolonpos = std::strchr(temp, skipChar);
 80048c6:	f897 2228 	ldrb.w	r2, [r7, #552]	@ 0x228
 80048ca:	f107 0314 	add.w	r3, r7, #20
 80048ce:	4611      	mov	r1, r2
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ff75 	bl	80047c0 <_ZSt6strchrPci>
 80048d6:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208


	if(Scolonpos != nullptr)
 80048da:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d016      	beq.n	8004910 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd0>
	{
		Ncolonpos = Scolonpos - temp;
 80048e2:	f107 0314 	add.w	r3, r7, #20
 80048e6:	f8d7 2208 	ldr.w	r2, [r7, #520]	@ 0x208
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
		if(skipChar == ':')
 80048f0:	f897 3228 	ldrb.w	r3, [r7, #552]	@ 0x228
 80048f4:	2b3a      	cmp	r3, #58	@ 0x3a
 80048f6:	d105      	bne.n	8004904 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xc4>
        {
			Ncolonpos = Ncolonpos + 2;
 80048f8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80048fc:	3302      	adds	r3, #2
 80048fe:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8004902:	e007      	b.n	8004914 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd4>
        }
		else
		{
			Ncolonpos = Ncolonpos + 1;
 8004904:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8004908:	3301      	adds	r3, #1
 800490a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 800490e:	e001      	b.n	8004914 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xd4>
		}
	}
	else
	{
		return sys_notFound;
 8004910:	2302      	movs	r3, #2
 8004912:	e058      	b.n	80049c6 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
	}


	uint16_t buf_index = Ncolonpos;
 8004914:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8004918:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e

	while(len < bufferLen - Ncolonpos && buf_index < bufferLen)
 800491c:	e03c      	b.n	8004998 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x158>
	{

		if(buffer[buf_index] != endChar)
 800491e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8004922:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8004926:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 800492a:	6812      	ldr	r2, [r2, #0]
 800492c:	4413      	add	r3, r2
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	f897 222c 	ldrb.w	r2, [r7, #556]	@ 0x22c
 8004934:	429a      	cmp	r2, r3
 8004936:	d00f      	beq.n	8004958 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x118>
		{
			databuf[len] = buffer[buf_index];
 8004938:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 800493c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8004940:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8004944:	6812      	ldr	r2, [r2, #0]
 8004946:	441a      	add	r2, r3
 8004948:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 800494c:	f8d7 1230 	ldr.w	r1, [r7, #560]	@ 0x230
 8004950:	440b      	add	r3, r1
 8004952:	7812      	ldrb	r2, [r2, #0]
 8004954:	701a      	strb	r2, [r3, #0]
 8004956:	e015      	b.n	8004984 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x144>

		}else if(buffer[buf_index] == endChar)
 8004958:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 800495c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8004960:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8004964:	6812      	ldr	r2, [r2, #0]
 8004966:	4413      	add	r3, r2
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	f897 222c 	ldrb.w	r2, [r7, #556]	@ 0x22c
 800496e:	429a      	cmp	r2, r3
 8004970:	d108      	bne.n	8004984 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x144>
		{
			databuf[len] = 0x00;
 8004972:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8004976:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800497a:	4413      	add	r3, r2
 800497c:	2200      	movs	r2, #0
 800497e:	701a      	strb	r2, [r3, #0]
			return sys_ok;
 8004980:	2300      	movs	r3, #0
 8004982:	e020      	b.n	80049c6 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x186>
		}


		buf_index++;
 8004984:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8004988:	3301      	adds	r3, #1
 800498a:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
		len++;
 800498e:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8004992:	3301      	adds	r3, #1
 8004994:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
	while(len < bufferLen - Ncolonpos && buf_index < bufferLen)
 8004998:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 800499c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80049a0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80049a4:	8819      	ldrh	r1, [r3, #0]
 80049a6:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80049aa:	1acb      	subs	r3, r1, r3
 80049ac:	429a      	cmp	r2, r3
 80049ae:	da08      	bge.n	80049c2 <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0x182>
 80049b0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80049b4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80049b8:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d3ad      	bcc.n	800491e <_ZN10System_sys16Parsing_Checking26parseSkipCharnDTillEndCharEPctS1_hhS1_+0xde>

	}


	  return stat;
 80049c2:	f897 320d 	ldrb.w	r3, [r7, #525]	@ 0x20d
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd90      	pop	{r4, r7, pc}

080049d0 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct>:



enum Parsing_Checking::status Parsing_Checking::extractData(const char *buffer,const char *cmd,char midchar,char endchar,char *outputbuf,uint16_t outputSize)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b088      	sub	sp, #32
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
 80049dc:	70fb      	strb	r3, [r7, #3]
	enum status stat = sys_ok;
 80049de:	2300      	movs	r3, #0
 80049e0:	767b      	strb	r3, [r7, #25]


	//if buffer is null dont run as it does not make sense to run after this
	if(outputbuf == nullptr)
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x1c>
	{
		return sys_err;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e040      	b.n	8004a6e <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
	}

     char* commandStart = std::strstr(buffer, cmd);
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	68b8      	ldr	r0, [r7, #8]
 80049f0:	f00c fdef 	bl	80115d2 <strstr>
 80049f4:	61f8      	str	r0, [r7, #28]
    if (!commandStart) {
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d101      	bne.n	8004a00 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x30>
        // Command not found
        return sys_notFound;
 80049fc:	2302      	movs	r3, #2
 80049fe:	e036      	b.n	8004a6e <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
    }



    // Move the pointer to the end of the command
    commandStart += std::strlen(cmd);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f7fb fc35 	bl	8000270 <strlen>
 8004a06:	4602      	mov	r2, r0
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	61fb      	str	r3, [r7, #28]
    commandStart++; //to skip space
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	3301      	adds	r3, #1
 8004a12:	61fb      	str	r3, [r7, #28]


     //Check for the mid character and skip it
     char* midCharPos = std::strchr(commandStart, midchar);
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	4619      	mov	r1, r3
 8004a18:	69f8      	ldr	r0, [r7, #28]
 8004a1a:	f7ff fed1 	bl	80047c0 <_ZSt6strchrPci>
 8004a1e:	6178      	str	r0, [r7, #20]
    if (!midCharPos) {
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x5a>
        // Mid character not found
        return sys_notFound;
 8004a26:	2302      	movs	r3, #2
 8004a28:	e021      	b.n	8004a6e <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x9e>
    }
    commandStart = midCharPos + 1;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	61fb      	str	r3, [r7, #28]



    // Copy the remaining part until the end character or end of string
    uint16_t i = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	837b      	strh	r3, [r7, #26]
    while (*commandStart != endchar && i < outputSize - 1) {
 8004a34:	e00a      	b.n	8004a4c <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x7c>
    	outputbuf[i++] = *commandStart++;
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	61fa      	str	r2, [r7, #28]
 8004a3c:	7819      	ldrb	r1, [r3, #0]
 8004a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a40:	8b7b      	ldrh	r3, [r7, #26]
 8004a42:	1c58      	adds	r0, r3, #1
 8004a44:	8378      	strh	r0, [r7, #26]
 8004a46:	4413      	add	r3, r2
 8004a48:	460a      	mov	r2, r1
 8004a4a:	701a      	strb	r2, [r3, #0]
    while (*commandStart != endchar && i < outputSize - 1) {
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d004      	beq.n	8004a62 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x92>
 8004a58:	8b7a      	ldrh	r2, [r7, #26]
 8004a5a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	dbe9      	blt.n	8004a36 <_ZN10System_sys16Parsing_Checking11extractDataEPKcS2_ccPct+0x66>
    }
    outputbuf[i] = '\0'; // Null-terminate the output buffer
 8004a62:	8b7b      	ldrh	r3, [r7, #26]
 8004a64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a66:	4413      	add	r3, r2
 8004a68:	2200      	movs	r2, #0
 8004a6a:	701a      	strb	r2, [r3, #0]


    return stat;
 8004a6c:	7e7b      	ldrb	r3, [r7, #25]

}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa>:

	    return epoch;
}

int32_t Parsing_Checking::convertToEpoch(RTC_DateTypeDef sDate,RTC_TimeTypeDef sTime,int8_t zone)
{
 8004a78:	b082      	sub	sp, #8
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b08c      	sub	sp, #48	@ 0x30
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	6039      	str	r1, [r7, #0]
 8004a84:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8004a88:	e881 000c 	stmia.w	r1, {r2, r3}
	 int day,month ,year, hour, minute, second, timezoneOffset;


	    day = sDate.Date;
 8004a8c:	78bb      	ldrb	r3, [r7, #2]
 8004a8e:	623b      	str	r3, [r7, #32]
		month = sDate.Month;
 8004a90:	787b      	ldrb	r3, [r7, #1]
 8004a92:	61fb      	str	r3, [r7, #28]
	    year = sDate.Year;
 8004a94:	78fb      	ldrb	r3, [r7, #3]
 8004a96:	61bb      	str	r3, [r7, #24]

	    year += (year < 70) ? 2000 : 1900; // Convert year to full format
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	2b45      	cmp	r3, #69	@ 0x45
 8004a9c:	dc02      	bgt.n	8004aa4 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x2c>
 8004a9e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004aa2:	e001      	b.n	8004aa8 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x30>
 8004aa4:	f240 736c 	movw	r3, #1900	@ 0x76c
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	4413      	add	r3, r2
 8004aac:	61bb      	str	r3, [r7, #24]

	    hour = sTime.Hours;
 8004aae:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8004ab2:	617b      	str	r3, [r7, #20]
		minute = sTime.Minutes;
 8004ab4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004ab8:	613b      	str	r3, [r7, #16]
		second = sTime.Seconds;
 8004aba:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8004abe:	60fb      	str	r3, [r7, #12]

	    timezoneOffset = zone * 60; // Convert offset hours to minutes
 8004ac0:	f997 204c 	ldrsb.w	r2, [r7, #76]	@ 0x4c
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	60bb      	str	r3, [r7, #8]


	    // Convert date and time to seconds since 1970-01-01 (UTC)
	    int32_t epoch = 0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Add seconds for each complete year
	    for (int y = 1970; y < year; y++) {
 8004ad2:	f240 73b2 	movw	r3, #1970	@ 0x7b2
 8004ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ad8:	e011      	b.n	8004afe <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x86>
	        epoch += isLeapYear(y) ? DAYS_IN_LEAP_YEAR : DAYS_IN_YEAR;
 8004ada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f85d 	bl	8004b9c <_ZN10System_sys16Parsing_Checking10isLeapYearEi>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x76>
 8004ae8:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8004aec:	e001      	b.n	8004af2 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x7a>
 8004aee:	f240 136d 	movw	r3, #365	@ 0x16d
 8004af2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004af4:	4413      	add	r3, r2
 8004af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    for (int y = 1970; y < year; y++) {
 8004af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004afa:	3301      	adds	r3, #1
 8004afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	dbe9      	blt.n	8004ada <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x62>
	    }
	    epoch *= SECONDS_IN_DAY;
 8004b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b08:	4a23      	ldr	r2, [pc, #140]	@ (8004b98 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 8004b0a:	fb02 f303 	mul.w	r3, r2, r3
 8004b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Add seconds for each complete month in the current year
	    for (int m = 1; m < month; m++) {
 8004b10:	2301      	movs	r3, #1
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b14:	e00e      	b.n	8004b34 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0xbc>
	        epoch += daysInMonth(year, m) * SECONDS_IN_DAY;
 8004b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b18:	69b9      	ldr	r1, [r7, #24]
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f86e 	bl	8004bfc <_ZN10System_sys16Parsing_Checking11daysInMonthEii>
 8004b20:	4603      	mov	r3, r0
 8004b22:	4a1d      	ldr	r2, [pc, #116]	@ (8004b98 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b2a:	4413      	add	r3, r2
 8004b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    for (int m = 1; m < month; m++) {
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	3301      	adds	r3, #1
 8004b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	dbec      	blt.n	8004b16 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x9e>
	    }

	    // Add seconds for the days, hours, minutes, and seconds
	    epoch += (day - 1) * SECONDS_IN_DAY;
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	4a15      	ldr	r2, [pc, #84]	@ (8004b98 <_ZN10System_sys16Parsing_Checking14convertToEpochE15RTC_DateTypeDef15RTC_TimeTypeDefa+0x120>)
 8004b42:	fb02 f303 	mul.w	r3, r2, r3
 8004b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b48:	4413      	add	r3, r2
 8004b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += hour * SECONDS_IN_HOUR;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b58:	4413      	add	r3, r2
 8004b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += minute * SECONDS_IN_MINUTE;
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	011b      	lsls	r3, r3, #4
 8004b62:	1a9b      	subs	r3, r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	461a      	mov	r2, r3
 8004b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b6a:	4413      	add	r3, r2
 8004b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    epoch += second;
 8004b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4413      	add	r3, r2
 8004b74:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    // Adjust for the timezone offset
	    epoch -= timezoneOffset * SECONDS_IN_MINUTE;
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	0112      	lsls	r2, r2, #4
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	461a      	mov	r2, r3
 8004b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b84:	4413      	add	r3, r2
 8004b86:	62fb      	str	r3, [r7, #44]	@ 0x2c

	    return epoch;
 8004b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3730      	adds	r7, #48	@ 0x30
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b94:	b002      	add	sp, #8
 8004b96:	4770      	bx	lr
 8004b98:	00015180 	.word	0x00015180

08004b9c <_ZN10System_sys16Parsing_Checking10isLeapYearEi>:
	    HAL_RTC_SetDate(hrtc, &gDate, RTC_FORMAT_BIN);

}

bool Parsing_Checking::isLeapYear(int year)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
	  return (year % 4 == 0 && year % 100 != 0) || (year % 400 == 0);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d10c      	bne.n	8004bca <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x2e>
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	4b11      	ldr	r3, [pc, #68]	@ (8004bf8 <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x5c>)
 8004bb4:	fb83 1302 	smull	r1, r3, r3, r2
 8004bb8:	1159      	asrs	r1, r3, #5
 8004bba:	17d3      	asrs	r3, r2, #31
 8004bbc:	1acb      	subs	r3, r1, r3
 8004bbe:	2164      	movs	r1, #100	@ 0x64
 8004bc0:	fb01 f303 	mul.w	r3, r1, r3
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10d      	bne.n	8004be6 <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x4a>
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8004bf8 <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x5c>)
 8004bce:	fb83 1302 	smull	r1, r3, r3, r2
 8004bd2:	11d9      	asrs	r1, r3, #7
 8004bd4:	17d3      	asrs	r3, r2, #31
 8004bd6:	1acb      	subs	r3, r1, r3
 8004bd8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004bdc:	fb01 f303 	mul.w	r3, r1, r3
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x4e>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <_ZN10System_sys16Parsing_Checking10isLeapYearEi+0x50>
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	51eb851f 	.word	0x51eb851f

08004bfc <_ZN10System_sys16Parsing_Checking11daysInMonthEii>:
int Parsing_Checking::daysInMonth(int year, int month)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]
    if (month == 2 && isLeapYear(year)) {
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d108      	bne.n	8004c20 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x24>
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f7ff ffc3 	bl	8004b9c <_ZN10System_sys16Parsing_Checking10isLeapYearEi>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d001      	beq.n	8004c20 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x24>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e000      	b.n	8004c22 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x26>
 8004c20:	2300      	movs	r3, #0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x2e>
        return 29;
 8004c26:	231d      	movs	r3, #29
 8004c28:	e004      	b.n	8004c34 <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x38>
    }
    return monthDays[month - 1];
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	4a03      	ldr	r2, [pc, #12]	@ (8004c3c <_ZN10System_sys16Parsing_Checking11daysInMonthEii+0x40>)
 8004c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	08014230 	.word	0x08014230

08004c40 <_ZN2UI14fuel_temp_humdEP11u8g2_struct>:
		{ MenuNo::None }, MenuNo::fuel_temp_humd, MenuNo::fuel_temp_humd,
		MenuNo::fuel_temp_humd, MenuNo::Alarms, MenuNo::Power },

};

void fuel_temp_humd(u8g2_t *u8g2) {
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	6078      	str	r0, [r7, #4]
	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8004c48:	2000      	movs	r0, #0
 8004c4a:	f000 fcc5 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {
		u8g2_ClearBuffer(u8g2);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 ff11 	bl	8005a76 <u8g2_ClearBuffer>
		UI::common_iconsMain(u8g2);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fbe9 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>

		u8g2_DrawXBM(u8g2, 48, 2, imgcont::SensorInfo.w, imgcont::SensorInfo.h,
 8004c5a:	4b33      	ldr	r3, [pc, #204]	@ (8004d28 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xe8>)
 8004c5c:	7919      	ldrb	r1, [r3, #4]
 8004c5e:	4b32      	ldr	r3, [pc, #200]	@ (8004d28 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xe8>)
 8004c60:	795b      	ldrb	r3, [r3, #5]
				imgcont::SensorInfo.img);
 8004c62:	4a31      	ldr	r2, [pc, #196]	@ (8004d28 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xe8>)
 8004c64:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::SensorInfo.w, imgcont::SensorInfo.h,
 8004c66:	9201      	str	r2, [sp, #4]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	2130      	movs	r1, #48	@ 0x30
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 fe87 	bl	8005984 <u8g2_DrawXBM>

		u8g2_SetFontMode(u8g2, 1);
 8004c76:	2101      	movs	r1, #1
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f001 fbbc 	bl	80063f6 <u8g2_SetFontMode>
		u8g2_SetDrawColor(u8g2, 2);
 8004c7e:	2102      	movs	r1, #2
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f001 fe46 	bl	8006912 <u8g2_SetDrawColor>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8004c86:	4929      	ldr	r1, [pc, #164]	@ (8004d2c <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xec>)
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f001 fd15 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawBox(u8g2, 2, 17, 26, 9);
 8004c8e:	2309      	movs	r3, #9
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	231a      	movs	r3, #26
 8004c94:	2211      	movs	r2, #17
 8004c96:	2102      	movs	r1, #2
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 feb6 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 25, "Fuel:");
 8004c9e:	4b24      	ldr	r3, [pc, #144]	@ (8004d30 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xf0>)
 8004ca0:	2219      	movs	r2, #25
 8004ca2:	2103      	movs	r1, #3
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f001 fc65 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 35, "90%");
 8004caa:	4b22      	ldr	r3, [pc, #136]	@ (8004d34 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xf4>)
 8004cac:	2223      	movs	r2, #35	@ 0x23
 8004cae:	2105      	movs	r1, #5
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f001 fc5f 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 2, 40, 26, 9);
 8004cb6:	2309      	movs	r3, #9
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	231a      	movs	r3, #26
 8004cbc:	2228      	movs	r2, #40	@ 0x28
 8004cbe:	2102      	movs	r1, #2
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 fea2 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 48, "Temp:");
 8004cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d38 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xf8>)
 8004cc8:	2230      	movs	r2, #48	@ 0x30
 8004cca:	2103      	movs	r1, #3
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f001 fc51 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 58, "90C");
 8004cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d3c <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xfc>)
 8004cd4:	223a      	movs	r2, #58	@ 0x3a
 8004cd6:	2105      	movs	r1, #5
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f001 fc4b 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 86, 17, 31, 9);
 8004cde:	2309      	movs	r3, #9
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	231f      	movs	r3, #31
 8004ce4:	2211      	movs	r2, #17
 8004ce6:	2156      	movs	r1, #86	@ 0x56
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fe8e 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 88, 25, "Humid:");
 8004cee:	4b14      	ldr	r3, [pc, #80]	@ (8004d40 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0x100>)
 8004cf0:	2219      	movs	r2, #25
 8004cf2:	2158      	movs	r1, #88	@ 0x58
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f001 fc3d 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 88, 35, "50%");
 8004cfa:	4b12      	ldr	r3, [pc, #72]	@ (8004d44 <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0x104>)
 8004cfc:	2223      	movs	r2, #35	@ 0x23
 8004cfe:	2158      	movs	r1, #88	@ 0x58
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f001 fc37 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 ff28 	bl	8005b5c <u8g2_SendBuffer>

		btncodes = button::get_eventTimed(1000);
 8004d0c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004d10:	f000 fc44 	bl	800559c <_ZN6button14get_eventTimedEm>
 8004d14:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d098      	beq.n	8004c4e <_ZN2UI14fuel_temp_humdEP11u8g2_struct+0xe>

}
 8004d1c:	bf00      	nop
 8004d1e:	bf00      	nop
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	08014780 	.word	0x08014780
 8004d2c:	08014b84 	.word	0x08014b84
 8004d30:	08013f00 	.word	0x08013f00
 8004d34:	08013f08 	.word	0x08013f08
 8004d38:	08013f0c 	.word	0x08013f0c
 8004d3c:	08013f14 	.word	0x08013f14
 8004d40:	08013f18 	.word	0x08013f18
 8004d44:	08013f20 	.word	0x08013f20

08004d48 <_ZN2UI6AlarmsEP11u8g2_struct>:
void Alarms(u8g2_t *u8g2) {
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	6078      	str	r0, [r7, #4]
	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8004d50:	2000      	movs	r0, #0
 8004d52:	f000 fc41 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {

		u8g2_ClearBuffer(u8g2);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fe8d 	bl	8005a76 <u8g2_ClearBuffer>
		UI::common_iconsMain(u8g2);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fb65 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Alarms.w, imgcont::Alarms.h,
 8004d62:	4b33      	ldr	r3, [pc, #204]	@ (8004e30 <_ZN2UI6AlarmsEP11u8g2_struct+0xe8>)
 8004d64:	7919      	ldrb	r1, [r3, #4]
 8004d66:	4b32      	ldr	r3, [pc, #200]	@ (8004e30 <_ZN2UI6AlarmsEP11u8g2_struct+0xe8>)
 8004d68:	795b      	ldrb	r3, [r3, #5]
				imgcont::Alarms.img);
 8004d6a:	4a31      	ldr	r2, [pc, #196]	@ (8004e30 <_ZN2UI6AlarmsEP11u8g2_struct+0xe8>)
 8004d6c:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Alarms.w, imgcont::Alarms.h,
 8004d6e:	9201      	str	r2, [sp, #4]
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	460b      	mov	r3, r1
 8004d74:	2202      	movs	r2, #2
 8004d76:	2130      	movs	r1, #48	@ 0x30
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fe03 	bl	8005984 <u8g2_DrawXBM>

		u8g2_SetFontMode(u8g2, 1);
 8004d7e:	2101      	movs	r1, #1
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f001 fb38 	bl	80063f6 <u8g2_SetFontMode>
		u8g2_SetDrawColor(u8g2, 2);
 8004d86:	2102      	movs	r1, #2
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f001 fdc2 	bl	8006912 <u8g2_SetDrawColor>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8004d8e:	4929      	ldr	r1, [pc, #164]	@ (8004e34 <_ZN2UI6AlarmsEP11u8g2_struct+0xec>)
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f001 fc91 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawBox(u8g2, 2, 17, 51, 9);
 8004d96:	2309      	movs	r3, #9
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	2333      	movs	r3, #51	@ 0x33
 8004d9c:	2211      	movs	r2, #17
 8004d9e:	2102      	movs	r1, #2
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 fe32 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 25, "Frequency:");
 8004da6:	4b24      	ldr	r3, [pc, #144]	@ (8004e38 <_ZN2UI6AlarmsEP11u8g2_struct+0xf0>)
 8004da8:	2219      	movs	r2, #25
 8004daa:	2103      	movs	r1, #3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f001 fbe1 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 35, "Normal"); //Over // under
 8004db2:	4b22      	ldr	r3, [pc, #136]	@ (8004e3c <_ZN2UI6AlarmsEP11u8g2_struct+0xf4>)
 8004db4:	2223      	movs	r2, #35	@ 0x23
 8004db6:	2105      	movs	r1, #5
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f001 fbdb 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 2, 40, 46, 9);
 8004dbe:	2309      	movs	r3, #9
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	232e      	movs	r3, #46	@ 0x2e
 8004dc4:	2228      	movs	r2, #40	@ 0x28
 8004dc6:	2102      	movs	r1, #2
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 fe1e 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 48, "Overload:");
 8004dce:	4b1c      	ldr	r3, [pc, #112]	@ (8004e40 <_ZN2UI6AlarmsEP11u8g2_struct+0xf8>)
 8004dd0:	2230      	movs	r2, #48	@ 0x30
 8004dd2:	2103      	movs	r1, #3
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f001 fbcd 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 58, "Normal"); //Over under
 8004dda:	4b18      	ldr	r3, [pc, #96]	@ (8004e3c <_ZN2UI6AlarmsEP11u8g2_struct+0xf4>)
 8004ddc:	223a      	movs	r2, #58	@ 0x3a
 8004dde:	2105      	movs	r1, #5
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f001 fbc7 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 81, 17, 51, 9);
 8004de6:	2309      	movs	r3, #9
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	2333      	movs	r3, #51	@ 0x33
 8004dec:	2211      	movs	r2, #17
 8004dee:	2151      	movs	r1, #81	@ 0x51
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fe0a 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 82, 25, "Phaseload:");
 8004df6:	4b13      	ldr	r3, [pc, #76]	@ (8004e44 <_ZN2UI6AlarmsEP11u8g2_struct+0xfc>)
 8004df8:	2219      	movs	r2, #25
 8004dfa:	2152      	movs	r1, #82	@ 0x52
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f001 fbb9 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 82, 35, "Normal"); //Over under
 8004e02:	4b0e      	ldr	r3, [pc, #56]	@ (8004e3c <_ZN2UI6AlarmsEP11u8g2_struct+0xf4>)
 8004e04:	2223      	movs	r2, #35	@ 0x23
 8004e06:	2152      	movs	r1, #82	@ 0x52
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f001 fbb3 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fea4 	bl	8005b5c <u8g2_SendBuffer>
		btncodes = button::get_eventTimed(1000);
 8004e14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e18:	f000 fbc0 	bl	800559c <_ZN6button14get_eventTimedEm>
 8004e1c:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d098      	beq.n	8004d56 <_ZN2UI6AlarmsEP11u8g2_struct+0xe>
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	08014778 	.word	0x08014778
 8004e34:	08014b84 	.word	0x08014b84
 8004e38:	08013f24 	.word	0x08013f24
 8004e3c:	08013f30 	.word	0x08013f30
 8004e40:	08013f38 	.word	0x08013f38
 8004e44:	08013f44 	.word	0x08013f44

08004e48 <_ZN2UI7BatteryEP11u8g2_struct>:
void Battery(u8g2_t *u8g2) {
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	6078      	str	r0, [r7, #4]
	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8004e50:	2000      	movs	r0, #0
 8004e52:	f000 fbc1 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {

		u8g2_ClearBuffer(u8g2);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fe0d 	bl	8005a76 <u8g2_ClearBuffer>
		UI::common_iconsMain(u8g2);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fae5 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>

		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Battery.w, imgcont::Battery.h,
 8004e62:	4b33      	ldr	r3, [pc, #204]	@ (8004f30 <_ZN2UI7BatteryEP11u8g2_struct+0xe8>)
 8004e64:	7919      	ldrb	r1, [r3, #4]
 8004e66:	4b32      	ldr	r3, [pc, #200]	@ (8004f30 <_ZN2UI7BatteryEP11u8g2_struct+0xe8>)
 8004e68:	795b      	ldrb	r3, [r3, #5]
				imgcont::Battery.img);
 8004e6a:	4a31      	ldr	r2, [pc, #196]	@ (8004f30 <_ZN2UI7BatteryEP11u8g2_struct+0xe8>)
 8004e6c:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Battery.w, imgcont::Battery.h,
 8004e6e:	9201      	str	r2, [sp, #4]
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	460b      	mov	r3, r1
 8004e74:	2202      	movs	r2, #2
 8004e76:	2130      	movs	r1, #48	@ 0x30
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 fd83 	bl	8005984 <u8g2_DrawXBM>

		u8g2_SetFontMode(u8g2, 1);
 8004e7e:	2101      	movs	r1, #1
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f001 fab8 	bl	80063f6 <u8g2_SetFontMode>
		u8g2_SetDrawColor(u8g2, 2);
 8004e86:	2102      	movs	r1, #2
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f001 fd42 	bl	8006912 <u8g2_SetDrawColor>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8004e8e:	4929      	ldr	r1, [pc, #164]	@ (8004f34 <_ZN2UI7BatteryEP11u8g2_struct+0xec>)
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 fc11 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawBox(u8g2, 2, 17, 41, 9);
 8004e96:	2309      	movs	r3, #9
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	2329      	movs	r3, #41	@ 0x29
 8004e9c:	2211      	movs	r2, #17
 8004e9e:	2102      	movs	r1, #2
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 fdb2 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 25, "Percent:");
 8004ea6:	4b24      	ldr	r3, [pc, #144]	@ (8004f38 <_ZN2UI7BatteryEP11u8g2_struct+0xf0>)
 8004ea8:	2219      	movs	r2, #25
 8004eaa:	2103      	movs	r1, #3
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f001 fb61 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 15, 35, "98%");
 8004eb2:	4b22      	ldr	r3, [pc, #136]	@ (8004f3c <_ZN2UI7BatteryEP11u8g2_struct+0xf4>)
 8004eb4:	2223      	movs	r2, #35	@ 0x23
 8004eb6:	210f      	movs	r1, #15
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f001 fb5b 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 2, 40, 46, 9);
 8004ebe:	2309      	movs	r3, #9
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	232e      	movs	r3, #46	@ 0x2e
 8004ec4:	2228      	movs	r2, #40	@ 0x28
 8004ec6:	2102      	movs	r1, #2
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fd9e 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 48, "ChrgTime:");
 8004ece:	4b1c      	ldr	r3, [pc, #112]	@ (8004f40 <_ZN2UI7BatteryEP11u8g2_struct+0xf8>)
 8004ed0:	2230      	movs	r2, #48	@ 0x30
 8004ed2:	2103      	movs	r1, #3
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 fb4d 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 58, "01:25:08");
 8004eda:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <_ZN2UI7BatteryEP11u8g2_struct+0xfc>)
 8004edc:	223a      	movs	r2, #58	@ 0x3a
 8004ede:	2105      	movs	r1, #5
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f001 fb47 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 81, 17, 51, 9);
 8004ee6:	2309      	movs	r3, #9
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	2333      	movs	r3, #51	@ 0x33
 8004eec:	2211      	movs	r2, #17
 8004eee:	2151      	movs	r1, #81	@ 0x51
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fd8a 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 82, 25, "DchrgTime:");
 8004ef6:	4b14      	ldr	r3, [pc, #80]	@ (8004f48 <_ZN2UI7BatteryEP11u8g2_struct+0x100>)
 8004ef8:	2219      	movs	r2, #25
 8004efa:	2152      	movs	r1, #82	@ 0x52
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f001 fb39 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 82, 35, "02:25:08");
 8004f02:	4b12      	ldr	r3, [pc, #72]	@ (8004f4c <_ZN2UI7BatteryEP11u8g2_struct+0x104>)
 8004f04:	2223      	movs	r2, #35	@ 0x23
 8004f06:	2152      	movs	r1, #82	@ 0x52
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f001 fb33 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fe24 	bl	8005b5c <u8g2_SendBuffer>
		btncodes = button::get_eventTimed(1000);
 8004f14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f18:	f000 fb40 	bl	800559c <_ZN6button14get_eventTimedEm>
 8004f1c:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d098      	beq.n	8004e56 <_ZN2UI7BatteryEP11u8g2_struct+0xe>
}
 8004f24:	bf00      	nop
 8004f26:	bf00      	nop
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	08014770 	.word	0x08014770
 8004f34:	08014b84 	.word	0x08014b84
 8004f38:	08013f50 	.word	0x08013f50
 8004f3c:	08013f5c 	.word	0x08013f5c
 8004f40:	08013f60 	.word	0x08013f60
 8004f44:	08013f6c 	.word	0x08013f6c
 8004f48:	08013f78 	.word	0x08013f78
 8004f4c:	08013f84 	.word	0x08013f84

08004f50 <_ZN2UI6sourceEP11u8g2_struct>:
void source(u8g2_t *u8g2) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af02      	add	r7, sp, #8
 8004f56:	6078      	str	r0, [r7, #4]
	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8004f58:	2000      	movs	r0, #0
 8004f5a:	f000 fb3d 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {
		u8g2_ClearBuffer(u8g2);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fd89 	bl	8005a76 <u8g2_ClearBuffer>
		UI::common_iconsMain(u8g2);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fa61 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Source.w, imgcont::Source.h,
 8004f6a:	4b33      	ldr	r3, [pc, #204]	@ (8005038 <_ZN2UI6sourceEP11u8g2_struct+0xe8>)
 8004f6c:	7919      	ldrb	r1, [r3, #4]
 8004f6e:	4b32      	ldr	r3, [pc, #200]	@ (8005038 <_ZN2UI6sourceEP11u8g2_struct+0xe8>)
 8004f70:	795b      	ldrb	r3, [r3, #5]
				imgcont::Source.img);
 8004f72:	4a31      	ldr	r2, [pc, #196]	@ (8005038 <_ZN2UI6sourceEP11u8g2_struct+0xe8>)
 8004f74:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Source.w, imgcont::Source.h,
 8004f76:	9201      	str	r2, [sp, #4]
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	2130      	movs	r1, #48	@ 0x30
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 fcff 	bl	8005984 <u8g2_DrawXBM>

		u8g2_SetFontMode(u8g2, 1);
 8004f86:	2101      	movs	r1, #1
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f001 fa34 	bl	80063f6 <u8g2_SetFontMode>
		u8g2_SetDrawColor(u8g2, 2);
 8004f8e:	2102      	movs	r1, #2
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f001 fcbe 	bl	8006912 <u8g2_SetDrawColor>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8004f96:	4929      	ldr	r1, [pc, #164]	@ (800503c <_ZN2UI6sourceEP11u8g2_struct+0xec>)
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f001 fb8d 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawBox(u8g2, 2, 17, 41, 9);
 8004f9e:	2309      	movs	r3, #9
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	2329      	movs	r3, #41	@ 0x29
 8004fa4:	2211      	movs	r2, #17
 8004fa6:	2102      	movs	r1, #2
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 fd2e 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 25, "Battery:");
 8004fae:	4b24      	ldr	r3, [pc, #144]	@ (8005040 <_ZN2UI6sourceEP11u8g2_struct+0xf0>)
 8004fb0:	2219      	movs	r2, #25
 8004fb2:	2103      	movs	r1, #3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f001 fadd 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 2, 35, "Active");  //Off
 8004fba:	4b22      	ldr	r3, [pc, #136]	@ (8005044 <_ZN2UI6sourceEP11u8g2_struct+0xf4>)
 8004fbc:	2223      	movs	r2, #35	@ 0x23
 8004fbe:	2102      	movs	r1, #2
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f001 fad7 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 2, 40, 51, 9);
 8004fc6:	2309      	movs	r3, #9
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	2333      	movs	r3, #51	@ 0x33
 8004fcc:	2228      	movs	r2, #40	@ 0x28
 8004fce:	2102      	movs	r1, #2
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 fd1a 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 48, "Generator:");
 8004fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8005048 <_ZN2UI6sourceEP11u8g2_struct+0xf8>)
 8004fd8:	2230      	movs	r2, #48	@ 0x30
 8004fda:	2103      	movs	r1, #3
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f001 fac9 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 58, "Idle"); //running
 8004fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800504c <_ZN2UI6sourceEP11u8g2_struct+0xfc>)
 8004fe4:	223a      	movs	r2, #58	@ 0x3a
 8004fe6:	2105      	movs	r1, #5
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f001 fac3 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 84, 17, 31, 9);
 8004fee:	2309      	movs	r3, #9
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	231f      	movs	r3, #31
 8004ff4:	2211      	movs	r2, #17
 8004ff6:	2154      	movs	r1, #84	@ 0x54
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 fd06 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 85, 25, "Solar:");
 8004ffe:	4b14      	ldr	r3, [pc, #80]	@ (8005050 <_ZN2UI6sourceEP11u8g2_struct+0x100>)
 8005000:	2219      	movs	r2, #25
 8005002:	2155      	movs	r1, #85	@ 0x55
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f001 fab5 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 82, 35, "Standby"); //Online
 800500a:	4b12      	ldr	r3, [pc, #72]	@ (8005054 <_ZN2UI6sourceEP11u8g2_struct+0x104>)
 800500c:	2223      	movs	r2, #35	@ 0x23
 800500e:	2152      	movs	r1, #82	@ 0x52
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f001 faaf 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 fda0 	bl	8005b5c <u8g2_SendBuffer>
		btncodes = button::get_eventTimed(1000);
 800501c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005020:	f000 fabc 	bl	800559c <_ZN6button14get_eventTimedEm>
 8005024:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d098      	beq.n	8004f5e <_ZN2UI6sourceEP11u8g2_struct+0xe>

}
 800502c:	bf00      	nop
 800502e:	bf00      	nop
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	08014768 	.word	0x08014768
 800503c:	08014b84 	.word	0x08014b84
 8005040:	08013f90 	.word	0x08013f90
 8005044:	08013f9c 	.word	0x08013f9c
 8005048:	08013fa4 	.word	0x08013fa4
 800504c:	08013fb0 	.word	0x08013fb0
 8005050:	08013fb8 	.word	0x08013fb8
 8005054:	08013fc0 	.word	0x08013fc0

08005058 <_ZN2UI7networkEP11u8g2_struct>:
void network(u8g2_t *u8g2) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af02      	add	r7, sp, #8
 800505e:	6078      	str	r0, [r7, #4]
	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8005060:	2000      	movs	r0, #0
 8005062:	f000 fab9 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {

		u8g2_ClearBuffer(u8g2);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fd05 	bl	8005a76 <u8g2_ClearBuffer>
		UI::common_iconsMain(u8g2);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f9dd 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>

		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Network.w, imgcont::Network.h,
 8005072:	4b33      	ldr	r3, [pc, #204]	@ (8005140 <_ZN2UI7networkEP11u8g2_struct+0xe8>)
 8005074:	7919      	ldrb	r1, [r3, #4]
 8005076:	4b32      	ldr	r3, [pc, #200]	@ (8005140 <_ZN2UI7networkEP11u8g2_struct+0xe8>)
 8005078:	795b      	ldrb	r3, [r3, #5]
				imgcont::Network.img);
 800507a:	4a31      	ldr	r2, [pc, #196]	@ (8005140 <_ZN2UI7networkEP11u8g2_struct+0xe8>)
 800507c:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 48, 2, imgcont::Network.w, imgcont::Network.h,
 800507e:	9201      	str	r2, [sp, #4]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	460b      	mov	r3, r1
 8005084:	2202      	movs	r2, #2
 8005086:	2130      	movs	r1, #48	@ 0x30
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 fc7b 	bl	8005984 <u8g2_DrawXBM>

		u8g2_SetFontMode(u8g2, 1);
 800508e:	2101      	movs	r1, #1
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f001 f9b0 	bl	80063f6 <u8g2_SetFontMode>
		u8g2_SetDrawColor(u8g2, 2);
 8005096:	2102      	movs	r1, #2
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f001 fc3a 	bl	8006912 <u8g2_SetDrawColor>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 800509e:	4929      	ldr	r1, [pc, #164]	@ (8005144 <_ZN2UI7networkEP11u8g2_struct+0xec>)
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f001 fb09 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawBox(u8g2, 2, 17, 41, 9);
 80050a6:	2309      	movs	r3, #9
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	2329      	movs	r3, #41	@ 0x29
 80050ac:	2211      	movs	r2, #17
 80050ae:	2102      	movs	r1, #2
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fcaa 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 25, "Network:");
 80050b6:	4b24      	ldr	r3, [pc, #144]	@ (8005148 <_ZN2UI7networkEP11u8g2_struct+0xf0>)
 80050b8:	2219      	movs	r2, #25
 80050ba:	2103      	movs	r1, #3
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f001 fa59 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 2, 35, "Connected");
 80050c2:	4b22      	ldr	r3, [pc, #136]	@ (800514c <_ZN2UI7networkEP11u8g2_struct+0xf4>)
 80050c4:	2223      	movs	r2, #35	@ 0x23
 80050c6:	2102      	movs	r1, #2
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f001 fa53 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 2, 40, 46, 9);
 80050ce:	2309      	movs	r3, #9
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	232e      	movs	r3, #46	@ 0x2e
 80050d4:	2228      	movs	r2, #40	@ 0x28
 80050d6:	2102      	movs	r1, #2
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fc96 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 3, 48, "Signal-Q:");
 80050de:	4b1c      	ldr	r3, [pc, #112]	@ (8005150 <_ZN2UI7networkEP11u8g2_struct+0xf8>)
 80050e0:	2230      	movs	r2, #48	@ 0x30
 80050e2:	2103      	movs	r1, #3
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f001 fa45 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 58, "-50dBm");
 80050ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005154 <_ZN2UI7networkEP11u8g2_struct+0xfc>)
 80050ec:	223a      	movs	r2, #58	@ 0x3a
 80050ee:	2105      	movs	r1, #5
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f001 fa3f 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawBox(u8g2, 84, 17, 26, 9);
 80050f6:	2309      	movs	r3, #9
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	231a      	movs	r3, #26
 80050fc:	2211      	movs	r2, #17
 80050fe:	2154      	movs	r1, #84	@ 0x54
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fc82 	bl	8005a0a <u8g2_DrawBox>
		u8g2_DrawStr(u8g2, 85, 25, "Data:");
 8005106:	4b14      	ldr	r3, [pc, #80]	@ (8005158 <_ZN2UI7networkEP11u8g2_struct+0x100>)
 8005108:	2219      	movs	r2, #25
 800510a:	2155      	movs	r1, #85	@ 0x55
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f001 fa31 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 83, 35, "Discon");
 8005112:	4b12      	ldr	r3, [pc, #72]	@ (800515c <_ZN2UI7networkEP11u8g2_struct+0x104>)
 8005114:	2223      	movs	r2, #35	@ 0x23
 8005116:	2153      	movs	r1, #83	@ 0x53
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f001 fa2b 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 fd1c 	bl	8005b5c <u8g2_SendBuffer>
		btncodes = button::get_eventTimed(1000);
 8005124:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005128:	f000 fa38 	bl	800559c <_ZN6button14get_eventTimedEm>
 800512c:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d098      	beq.n	8005066 <_ZN2UI7networkEP11u8g2_struct+0xe>
}
 8005134:	bf00      	nop
 8005136:	bf00      	nop
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	08014760 	.word	0x08014760
 8005144:	08014b84 	.word	0x08014b84
 8005148:	08013fc8 	.word	0x08013fc8
 800514c:	08013fd4 	.word	0x08013fd4
 8005150:	08013fe0 	.word	0x08013fe0
 8005154:	08013fec 	.word	0x08013fec
 8005158:	08013ff4 	.word	0x08013ff4
 800515c:	08013ffc 	.word	0x08013ffc

08005160 <_ZN2UI5powerEP11u8g2_struct>:

void power(u8g2_t *u8g2) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af02      	add	r7, sp, #8
 8005166:	6078      	str	r0, [r7, #4]

	enum button::btncodes btncodes;
	button::resetCode(button::btncodes::cNONE);
 8005168:	2000      	movs	r0, #0
 800516a:	f000 fa35 	bl	80055d8 <_ZN6button9resetCodeENS_8btncodesE>
	do {

		u8g2_ClearBuffer(u8g2);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 fc81 	bl	8005a76 <u8g2_ClearBuffer>

		UI::common_iconsMain(u8g2);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f959 	bl	800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>
		u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 800517a:	4931      	ldr	r1, [pc, #196]	@ (8005240 <_ZN2UI5powerEP11u8g2_struct+0xe0>)
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f001 fa9b 	bl	80066b8 <u8g2_SetFont>

		u8g2_DrawXBM(u8g2, 10, 16, imgcont::Phase.w, imgcont::Phase.h,
 8005182:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 8005184:	7919      	ldrb	r1, [r3, #4]
 8005186:	4b2f      	ldr	r3, [pc, #188]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 8005188:	795b      	ldrb	r3, [r3, #5]
				imgcont::Phase.img);
 800518a:	4a2e      	ldr	r2, [pc, #184]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 800518c:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 10, 16, imgcont::Phase.w, imgcont::Phase.h,
 800518e:	9201      	str	r2, [sp, #4]
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	460b      	mov	r3, r1
 8005194:	2210      	movs	r2, #16
 8005196:	210a      	movs	r1, #10
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fbf3 	bl	8005984 <u8g2_DrawXBM>
		u8g2_DrawStr(u8g2, 5, 38, "220.0V");
 800519e:	4b2a      	ldr	r3, [pc, #168]	@ (8005248 <_ZN2UI5powerEP11u8g2_struct+0xe8>)
 80051a0:	2226      	movs	r2, #38	@ 0x26
 80051a2:	2105      	movs	r1, #5
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f001 f9e5 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 5, 46, "020.6A");
 80051aa:	4b28      	ldr	r3, [pc, #160]	@ (800524c <_ZN2UI5powerEP11u8g2_struct+0xec>)
 80051ac:	222e      	movs	r2, #46	@ 0x2e
 80051ae:	2105      	movs	r1, #5
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f001 f9df 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawXBM(u8g2, 54, 10, imgcont::Phase.w, imgcont::Phase.h,
 80051b6:	4b23      	ldr	r3, [pc, #140]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051b8:	7919      	ldrb	r1, [r3, #4]
 80051ba:	4b22      	ldr	r3, [pc, #136]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051bc:	795b      	ldrb	r3, [r3, #5]
				imgcont::Phase.img);
 80051be:	4a21      	ldr	r2, [pc, #132]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051c0:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 54, 10, imgcont::Phase.w, imgcont::Phase.h,
 80051c2:	9201      	str	r2, [sp, #4]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	460b      	mov	r3, r1
 80051c8:	220a      	movs	r2, #10
 80051ca:	2136      	movs	r1, #54	@ 0x36
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fbd9 	bl	8005984 <u8g2_DrawXBM>
		u8g2_DrawStr(u8g2, 50, 32, "220.0V");
 80051d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005248 <_ZN2UI5powerEP11u8g2_struct+0xe8>)
 80051d4:	2220      	movs	r2, #32
 80051d6:	2132      	movs	r1, #50	@ 0x32
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f001 f9cb 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 50, 40, "020.6A");
 80051de:	4b1b      	ldr	r3, [pc, #108]	@ (800524c <_ZN2UI5powerEP11u8g2_struct+0xec>)
 80051e0:	2228      	movs	r2, #40	@ 0x28
 80051e2:	2132      	movs	r1, #50	@ 0x32
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f001 f9c5 	bl	8006574 <u8g2_DrawStr>

		u8g2_DrawXBM(u8g2, 100, 16, imgcont::Phase.w, imgcont::Phase.h,
 80051ea:	4b16      	ldr	r3, [pc, #88]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051ec:	7919      	ldrb	r1, [r3, #4]
 80051ee:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051f0:	795b      	ldrb	r3, [r3, #5]
				imgcont::Phase.img);
 80051f2:	4a14      	ldr	r2, [pc, #80]	@ (8005244 <_ZN2UI5powerEP11u8g2_struct+0xe4>)
 80051f4:	6812      	ldr	r2, [r2, #0]
		u8g2_DrawXBM(u8g2, 100, 16, imgcont::Phase.w, imgcont::Phase.h,
 80051f6:	9201      	str	r2, [sp, #4]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	460b      	mov	r3, r1
 80051fc:	2210      	movs	r2, #16
 80051fe:	2164      	movs	r1, #100	@ 0x64
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 fbbf 	bl	8005984 <u8g2_DrawXBM>
		u8g2_DrawStr(u8g2, 96, 38, "220.0V");
 8005206:	4b10      	ldr	r3, [pc, #64]	@ (8005248 <_ZN2UI5powerEP11u8g2_struct+0xe8>)
 8005208:	2226      	movs	r2, #38	@ 0x26
 800520a:	2160      	movs	r1, #96	@ 0x60
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f001 f9b1 	bl	8006574 <u8g2_DrawStr>
		u8g2_DrawStr(u8g2, 96, 46, "020.6A");
 8005212:	4b0e      	ldr	r3, [pc, #56]	@ (800524c <_ZN2UI5powerEP11u8g2_struct+0xec>)
 8005214:	222e      	movs	r2, #46	@ 0x2e
 8005216:	2160      	movs	r1, #96	@ 0x60
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f001 f9ab 	bl	8006574 <u8g2_DrawStr>

		u8g2_SendBuffer(u8g2);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fc9c 	bl	8005b5c <u8g2_SendBuffer>

		btncodes = button::get_eventTimed(1000);
 8005224:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005228:	f000 f9b8 	bl	800559c <_ZN6button14get_eventTimedEm>
 800522c:	60f8      	str	r0, [r7, #12]

	} while (btncodes == button::btncodes::cNONE);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d09c      	beq.n	800516e <_ZN2UI5powerEP11u8g2_struct+0xe>

}
 8005234:	bf00      	nop
 8005236:	bf00      	nop
 8005238:	3710      	adds	r7, #16
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	08014b84 	.word	0x08014b84
 8005244:	08014758 	.word	0x08014758
 8005248:	08014004 	.word	0x08014004
 800524c:	0801400c 	.word	0x0801400c

08005250 <_ZN2UI4loopEP11u8g2_struct>:

void loop(u8g2_t *u8g2) {
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
	uint16_t index;
	if (CurrMenu == MenuNo::None) {
 8005258:	4b71      	ldr	r3, [pc, #452]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b06      	cmp	r3, #6
 800525e:	d102      	bne.n	8005266 <_ZN2UI4loopEP11u8g2_struct+0x16>
		CurrMenu = MenuNo::Power;
 8005260:	4b6f      	ldr	r3, [pc, #444]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 8005262:	2200      	movs	r2, #0
 8005264:	601a      	str	r2, [r3, #0]
	}

	for (index = 0; index < (sizeof(MenuArray) / sizeof(MenuArray[0]));
 8005266:	2300      	movs	r3, #0
 8005268:	81fb      	strh	r3, [r7, #14]
 800526a:	e00e      	b.n	800528a <_ZN2UI4loopEP11u8g2_struct+0x3a>
			index++) {
		if (CurrMenu == MenuArray[index].MenuNo) // check if this menu is found ?
 800526c:	89fa      	ldrh	r2, [r7, #14]
 800526e:	496d      	ldr	r1, [pc, #436]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 8005270:	4613      	mov	r3, r2
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	4413      	add	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	4b68      	ldr	r3, [pc, #416]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	429a      	cmp	r2, r3
 8005282:	d006      	beq.n	8005292 <_ZN2UI4loopEP11u8g2_struct+0x42>
	for (index = 0; index < (sizeof(MenuArray) / sizeof(MenuArray[0]));
 8005284:	89fb      	ldrh	r3, [r7, #14]
 8005286:	3301      	adds	r3, #1
 8005288:	81fb      	strh	r3, [r7, #14]
 800528a:	89fb      	ldrh	r3, [r7, #14]
 800528c:	2b05      	cmp	r3, #5
 800528e:	d9ed      	bls.n	800526c <_ZN2UI4loopEP11u8g2_struct+0x1c>
 8005290:	e000      	b.n	8005294 <_ZN2UI4loopEP11u8g2_struct+0x44>
				{
			break;
 8005292:	bf00      	nop
		}
	}

	if (index < (sizeof(MenuArray) / sizeof(MenuArray[0]))) {
 8005294:	89fb      	ldrh	r3, [r7, #14]
 8005296:	2b05      	cmp	r3, #5
 8005298:	f200 80b8 	bhi.w	800540c <_ZN2UI4loopEP11u8g2_struct+0x1bc>
		std::memset(UI::display_buffer, 0, sizeof(UI::display_buffer));
 800529c:	22ff      	movs	r2, #255	@ 0xff
 800529e:	2100      	movs	r1, #0
 80052a0:	4861      	ldr	r0, [pc, #388]	@ (8005428 <_ZN2UI4loopEP11u8g2_struct+0x1d8>)
 80052a2:	f00c f96e 	bl	8011582 <memset>
		MenuArray[index].function(u8g2);
 80052a6:	89fa      	ldrh	r2, [r7, #14]
 80052a8:	495e      	ldr	r1, [pc, #376]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 80052aa:	4613      	mov	r3, r2
 80052ac:	011b      	lsls	r3, r3, #4
 80052ae:	4413      	add	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	440b      	add	r3, r1
 80052b4:	3304      	adds	r3, #4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4798      	blx	r3

		/*Add buttons related logic*/

		switch (button::get_code()) {
 80052bc:	f000 f980 	bl	80055c0 <_ZN6button8get_codeEv>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b0a      	cmp	r3, #10
 80052c4:	d04e      	beq.n	8005364 <_ZN2UI4loopEP11u8g2_struct+0x114>
 80052c6:	2b0a      	cmp	r3, #10
 80052c8:	f2c0 80a4 	blt.w	8005414 <_ZN2UI4loopEP11u8g2_struct+0x1c4>
 80052cc:	2b3c      	cmp	r3, #60	@ 0x3c
 80052ce:	f300 80a1 	bgt.w	8005414 <_ZN2UI4loopEP11u8g2_struct+0x1c4>
 80052d2:	2b1e      	cmp	r3, #30
 80052d4:	f2c0 809e 	blt.w	8005414 <_ZN2UI4loopEP11u8g2_struct+0x1c4>
 80052d8:	3b1e      	subs	r3, #30
 80052da:	2b1e      	cmp	r3, #30
 80052dc:	f200 809a 	bhi.w	8005414 <_ZN2UI4loopEP11u8g2_struct+0x1c4>
 80052e0:	a201      	add	r2, pc, #4	@ (adr r2, 80052e8 <_ZN2UI4loopEP11u8g2_struct+0x98>)
 80052e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e6:	bf00      	nop
 80052e8:	080053ad 	.word	0x080053ad
 80052ec:	08005415 	.word	0x08005415
 80052f0:	08005415 	.word	0x08005415
 80052f4:	08005415 	.word	0x08005415
 80052f8:	08005415 	.word	0x08005415
 80052fc:	08005415 	.word	0x08005415
 8005300:	08005415 	.word	0x08005415
 8005304:	08005415 	.word	0x08005415
 8005308:	08005415 	.word	0x08005415
 800530c:	08005415 	.word	0x08005415
 8005310:	080053c5 	.word	0x080053c5
 8005314:	08005415 	.word	0x08005415
 8005318:	08005415 	.word	0x08005415
 800531c:	08005415 	.word	0x08005415
 8005320:	08005415 	.word	0x08005415
 8005324:	08005415 	.word	0x08005415
 8005328:	08005415 	.word	0x08005415
 800532c:	08005415 	.word	0x08005415
 8005330:	08005415 	.word	0x08005415
 8005334:	08005415 	.word	0x08005415
 8005338:	080053dd 	.word	0x080053dd
 800533c:	08005415 	.word	0x08005415
 8005340:	08005415 	.word	0x08005415
 8005344:	08005415 	.word	0x08005415
 8005348:	08005415 	.word	0x08005415
 800534c:	08005415 	.word	0x08005415
 8005350:	08005415 	.word	0x08005415
 8005354:	08005415 	.word	0x08005415
 8005358:	08005415 	.word	0x08005415
 800535c:	08005415 	.word	0x08005415
 8005360:	080053f5 	.word	0x080053f5
		case button::btncodes::cEnter_BT: {
			int i = 0;
 8005364:	2300      	movs	r3, #0
 8005366:	60bb      	str	r3, [r7, #8]
			for (i = 0;
 8005368:	2300      	movs	r3, #0
 800536a:	60bb      	str	r3, [r7, #8]
 800536c:	e01a      	b.n	80053a4 <_ZN2UI4loopEP11u8g2_struct+0x154>
					i
							< sizeof(MenuArray[index].Enter)
									/ sizeof(MenuArray[index].Enter[0]); i++) {
				if (MenuArray[index].Enter[i] == MenuNo::None) {
 800536e:	89fa      	ldrh	r2, [r7, #14]
 8005370:	492c      	ldr	r1, [pc, #176]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 8005372:	4613      	mov	r3, r2
 8005374:	011b      	lsls	r3, r3, #4
 8005376:	4413      	add	r3, r2
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	4413      	add	r3, r2
 800537c:	3302      	adds	r3, #2
 800537e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005382:	2b06      	cmp	r3, #6
 8005384:	d10b      	bne.n	800539e <_ZN2UI4loopEP11u8g2_struct+0x14e>
					CurrMenu = MenuArray[index].MenuNo; //stay in our own menu
 8005386:	89fa      	ldrh	r2, [r7, #14]
 8005388:	4926      	ldr	r1, [pc, #152]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 800538a:	4613      	mov	r3, r2
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	4413      	add	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	440b      	add	r3, r1
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a22      	ldr	r2, [pc, #136]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 8005398:	6013      	str	r3, [r2, #0]
					break;
 800539a:	bf00      	nop
				}

			}

			break;
 800539c:	e03b      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
			for (i = 0;
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	3301      	adds	r3, #1
 80053a2:	60bb      	str	r3, [r7, #8]
					i
 80053a4:	68bb      	ldr	r3, [r7, #8]
							< sizeof(MenuArray[index].Enter)
 80053a6:	2b09      	cmp	r3, #9
 80053a8:	d9e1      	bls.n	800536e <_ZN2UI4loopEP11u8g2_struct+0x11e>
			break;
 80053aa:	e034      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
		}
		case button::btncodes::cUP_BT: {
			CurrMenu = MenuArray[index].UP;
 80053ac:	89fa      	ldrh	r2, [r7, #14]
 80053ae:	491d      	ldr	r1, [pc, #116]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	4413      	add	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	3338      	adds	r3, #56	@ 0x38
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a18      	ldr	r2, [pc, #96]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 80053c0:	6013      	str	r3, [r2, #0]
			break;
 80053c2:	e028      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
		}
		case button::btncodes::cDWN_BT: {
			CurrMenu = MenuArray[index].DN;
 80053c4:	89fa      	ldrh	r2, [r7, #14]
 80053c6:	4917      	ldr	r1, [pc, #92]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 80053c8:	4613      	mov	r3, r2
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	4413      	add	r3, r2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	440b      	add	r3, r1
 80053d2:	3334      	adds	r3, #52	@ 0x34
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a12      	ldr	r2, [pc, #72]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 80053d8:	6013      	str	r3, [r2, #0]
			break;
 80053da:	e01c      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
		}
		case button::btncodes::cRGHT_BT: {
			CurrMenu = MenuArray[index].RGT;
 80053dc:	89fa      	ldrh	r2, [r7, #14]
 80053de:	4911      	ldr	r1, [pc, #68]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 80053e0:	4613      	mov	r3, r2
 80053e2:	011b      	lsls	r3, r3, #4
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	3340      	adds	r3, #64	@ 0x40
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 80053f0:	6013      	str	r3, [r2, #0]
			break;
 80053f2:	e010      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
		}
		case button::btncodes::cLFT_BT: {
			CurrMenu = MenuArray[index].LFT;
 80053f4:	89fa      	ldrh	r2, [r7, #14]
 80053f6:	490b      	ldr	r1, [pc, #44]	@ (8005424 <_ZN2UI4loopEP11u8g2_struct+0x1d4>)
 80053f8:	4613      	mov	r3, r2
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	4413      	add	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	333c      	adds	r3, #60	@ 0x3c
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a06      	ldr	r2, [pc, #24]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 8005408:	6013      	str	r3, [r2, #0]
			break;
 800540a:	e004      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
			break;

		}

	} else {
		CurrMenu = MenuNo::None;
 800540c:	4b04      	ldr	r3, [pc, #16]	@ (8005420 <_ZN2UI4loopEP11u8g2_struct+0x1d0>)
 800540e:	2206      	movs	r2, #6
 8005410:	601a      	str	r2, [r3, #0]
	}

}
 8005412:	e000      	b.n	8005416 <_ZN2UI4loopEP11u8g2_struct+0x1c6>
			break;
 8005414:	bf00      	nop
}
 8005416:	bf00      	nop
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000000 	.word	0x20000000
 8005424:	20000004 	.word	0x20000004
 8005428:	2000186c 	.word	0x2000186c

0800542c <_ZN2UI16common_iconsMainEP11u8g2_struct>:




void UI::common_iconsMain(u8g2_t *u8g2)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b0a4      	sub	sp, #144	@ 0x90
 8005430:	af02      	add	r7, sp, #8
 8005432:	6078      	str	r0, [r7, #4]
	char time[50];
	char date[50];
	RTC_DateTypeDef DDate;
	RTC_TimeTypeDef DTime;
	stmRTC.getTime(&DDate, &DTime, nullptr);
 8005434:	f107 0208 	add.w	r2, r7, #8
 8005438:	f107 011c 	add.w	r1, r7, #28
 800543c:	2300      	movs	r3, #0
 800543e:	4826      	ldr	r0, [pc, #152]	@ (80054d8 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xac>)
 8005440:	f7fe ffaf 	bl	80043a2 <_ZN10System_rtc6stmRTC7getTimeEP15RTC_DateTypeDefP15RTC_TimeTypeDefPm>
	std::sprintf(time, "%02d:%02d:%02d", DTime.Hours, DTime.Minutes,DTime.Seconds);
 8005444:	7a3b      	ldrb	r3, [r7, #8]
 8005446:	461a      	mov	r2, r3
 8005448:	7a7b      	ldrb	r3, [r7, #9]
 800544a:	4619      	mov	r1, r3
 800544c:	7abb      	ldrb	r3, [r7, #10]
 800544e:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	460b      	mov	r3, r1
 8005456:	4921      	ldr	r1, [pc, #132]	@ (80054dc <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb0>)
 8005458:	f00c f830 	bl	80114bc <siprintf>
	std::sprintf(date, "%02d/%02d/%02d", DDate.Date,DDate.Month,DDate.Year);
 800545c:	7fbb      	ldrb	r3, [r7, #30]
 800545e:	461a      	mov	r2, r3
 8005460:	7f7b      	ldrb	r3, [r7, #29]
 8005462:	4619      	mov	r1, r3
 8005464:	7ffb      	ldrb	r3, [r7, #31]
 8005466:	f107 0020 	add.w	r0, r7, #32
 800546a:	9300      	str	r3, [sp, #0]
 800546c:	460b      	mov	r3, r1
 800546e:	491c      	ldr	r1, [pc, #112]	@ (80054e0 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb4>)
 8005470:	f00c f824 	bl	80114bc <siprintf>
	u8g2_SetFont(u8g2, u8g2_font_5x8_mf);
 8005474:	491b      	ldr	r1, [pc, #108]	@ (80054e4 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xb8>)
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f001 f91e 	bl	80066b8 <u8g2_SetFont>
	u8g2_DrawStr(u8g2, 0, 10, time);
 800547c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005480:	220a      	movs	r2, #10
 8005482:	2100      	movs	r1, #0
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f001 f875 	bl	8006574 <u8g2_DrawStr>
	u8g2_DrawStr(u8g2, 88, 10, date);
 800548a:	f107 0320 	add.w	r3, r7, #32
 800548e:	220a      	movs	r2, #10
 8005490:	2158      	movs	r1, #88	@ 0x58
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f001 f86e 	bl	8006574 <u8g2_DrawStr>
	u8g2_DrawXBM(u8g2,55,48,imgcont::setting.w,imgcont::setting.h,imgcont::setting.img);
 8005498:	4b13      	ldr	r3, [pc, #76]	@ (80054e8 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 800549a:	7919      	ldrb	r1, [r3, #4]
 800549c:	4b12      	ldr	r3, [pc, #72]	@ (80054e8 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 800549e:	795b      	ldrb	r3, [r3, #5]
 80054a0:	4a11      	ldr	r2, [pc, #68]	@ (80054e8 <_ZN2UI16common_iconsMainEP11u8g2_struct+0xbc>)
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	9201      	str	r2, [sp, #4]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	460b      	mov	r3, r1
 80054aa:	2230      	movs	r2, #48	@ 0x30
 80054ac:	2137      	movs	r1, #55	@ 0x37
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 fa68 	bl	8005984 <u8g2_DrawXBM>
	u8g2_DrawXBM(u8g2,112,48,imgcont::leftrightArrow.w,imgcont::leftrightArrow.h,imgcont::leftrightArrow.img);
 80054b4:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 80054b6:	7919      	ldrb	r1, [r3, #4]
 80054b8:	4b0c      	ldr	r3, [pc, #48]	@ (80054ec <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 80054ba:	795b      	ldrb	r3, [r3, #5]
 80054bc:	4a0b      	ldr	r2, [pc, #44]	@ (80054ec <_ZN2UI16common_iconsMainEP11u8g2_struct+0xc0>)
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	9201      	str	r2, [sp, #4]
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	460b      	mov	r3, r1
 80054c6:	2230      	movs	r2, #48	@ 0x30
 80054c8:	2170      	movs	r1, #112	@ 0x70
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fa5a 	bl	8005984 <u8g2_DrawXBM>

}
 80054d0:	bf00      	nop
 80054d2:	3788      	adds	r7, #136	@ 0x88
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	20001820 	.word	0x20001820
 80054dc:	08014014 	.word	0x08014014
 80054e0:	08014024 	.word	0x08014024
 80054e4:	08014b84 	.word	0x08014b84
 80054e8:	08014748 	.word	0x08014748
 80054ec:	08014750 	.word	0x08014750

080054f0 <My_Button_IRQHandlerC>:
#include "System_Rtos.hpp"

extern "C"
{
    void My_Button_IRQHandlerC()
    {
 80054f0:	b580      	push	{r7, lr}
 80054f2:	af00      	add	r7, sp, #0
    	button::btn_irq();
 80054f4:	f000 f880 	bl	80055f8 <_ZN6button7btn_irqEv>
    }
 80054f8:	bf00      	nop
 80054fa:	bd80      	pop	{r7, pc}

080054fc <_ZN6buttonL8setTimerEPm>:

struct Button_t Button_;


static void setTimer(uint32_t* timer)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
	*timer = HAL_GetTick();
 8005504:	f003 f83c 	bl	8008580 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	601a      	str	r2, [r3, #0]
}
 800550e:	bf00      	nop
 8005510:	3708      	adds	r7, #8
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <_ZN6buttonL10checkTimerEPmm>:

static uint8_t checkTimer(uint32_t* timer, uint32_t msTime)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
	uint8_t ret = RESET;
 8005520:	2300      	movs	r3, #0
 8005522:	73fb      	strb	r3, [r7, #15]
	ret = ((HAL_GetTick() - *timer) > msTime)  ? ENABLE : DISABLE;
 8005524:	f003 f82c 	bl	8008580 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	429a      	cmp	r2, r3
 8005534:	d201      	bcs.n	800553a <_ZN6buttonL10checkTimerEPmm+0x24>
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <_ZN6buttonL10checkTimerEPmm+0x26>
 800553a:	2300      	movs	r3, #0
 800553c:	73fb      	strb	r3, [r7, #15]
	return ret;
 800553e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <_ZN6button8btn_initEv>:


void btn_init()
{
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
	eventsRTOS.eventCreate();
 800554c:	4808      	ldr	r0, [pc, #32]	@ (8005570 <_ZN6button8btn_initEv+0x28>)
 800554e:	f7fe fea3 	bl	8004298 <_ZN11System_Rtos15freertos_events11eventCreateEv>

	Button_.btn_code = button::btncodes::cNONE;
 8005552:	4b08      	ldr	r3, [pc, #32]	@ (8005574 <_ZN6button8btn_initEv+0x2c>)
 8005554:	2200      	movs	r2, #0
 8005556:	60da      	str	r2, [r3, #12]
	Button_.buttonFlag = 1;
 8005558:	4b06      	ldr	r3, [pc, #24]	@ (8005574 <_ZN6button8btn_initEv+0x2c>)
 800555a:	2201      	movs	r2, #1
 800555c:	715a      	strb	r2, [r3, #5]
	Button_.buttonTimer = 0;
 800555e:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <_ZN6button8btn_initEv+0x2c>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]
	Button_.Sel_BT =button_identification::iNONE;
 8005564:	4b03      	ldr	r3, [pc, #12]	@ (8005574 <_ZN6button8btn_initEv+0x2c>)
 8005566:	2200      	movs	r2, #0
 8005568:	609a      	str	r2, [r3, #8]
}
 800556a:	bf00      	nop
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	2000196c 	.word	0x2000196c
 8005574:	20001978 	.word	0x20001978

08005578 <_ZN6button9gen_eventENS_8btncodesE>:
void gen_event(enum btncodes btnCode)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
	Button_.btn_code = btnCode;
 8005580:	4a04      	ldr	r2, [pc, #16]	@ (8005594 <_ZN6button9gen_eventENS_8btncodesE+0x1c>)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60d3      	str	r3, [r2, #12]
	eventsRTOS.eventGive();
 8005586:	4804      	ldr	r0, [pc, #16]	@ (8005598 <_ZN6button9gen_eventENS_8btncodesE+0x20>)
 8005588:	f7fe fe94 	bl	80042b4 <_ZN11System_Rtos15freertos_events9eventGiveEv>
}
 800558c:	bf00      	nop
 800558e:	3708      	adds	r7, #8
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	20001978 	.word	0x20001978
 8005598:	2000196c 	.word	0x2000196c

0800559c <_ZN6button14get_eventTimedEm>:
	eventsRTOS.eventTake();
	return Button_.btn_code;

}
enum btncodes get_eventTimed(uint32_t time)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
	eventsRTOS.eventTakeTimed(time);
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4804      	ldr	r0, [pc, #16]	@ (80055b8 <_ZN6button14get_eventTimedEm+0x1c>)
 80055a8:	f7fe febe 	bl	8004328 <_ZN11System_Rtos15freertos_events14eventTakeTimedEm>
	return Button_.btn_code;
 80055ac:	4b03      	ldr	r3, [pc, #12]	@ (80055bc <_ZN6button14get_eventTimedEm+0x20>)
 80055ae:	68db      	ldr	r3, [r3, #12]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3708      	adds	r7, #8
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	2000196c 	.word	0x2000196c
 80055bc:	20001978 	.word	0x20001978

080055c0 <_ZN6button8get_codeEv>:

enum btncodes get_code()
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
	return Button_.btn_code;
 80055c4:	4b03      	ldr	r3, [pc, #12]	@ (80055d4 <_ZN6button8get_codeEv+0x14>)
 80055c6:	68db      	ldr	r3, [r3, #12]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20001978 	.word	0x20001978

080055d8 <_ZN6button9resetCodeENS_8btncodesE>:

void resetCode(enum btncodes btnCode)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
	Button_.btn_code = btnCode;
 80055e0:	4a04      	ldr	r2, [pc, #16]	@ (80055f4 <_ZN6button9resetCodeENS_8btncodesE+0x1c>)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	60d3      	str	r3, [r2, #12]
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	20001978 	.word	0x20001978

080055f8 <_ZN6button7btn_irqEv>:


void btn_irq()
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	af00      	add	r7, sp, #0
	if (Button_.buttonFlag) {
 80055fc:	4b99      	ldr	r3, [pc, #612]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80055fe:	795b      	ldrb	r3, [r3, #5]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d06e      	beq.n	80056e2 <_ZN6button7btn_irqEv+0xea>

         if (!pEnter_BT) {
 8005604:	2104      	movs	r1, #4
 8005606:	4898      	ldr	r0, [pc, #608]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 8005608:	f004 faac 	bl	8009b64 <HAL_GPIO_ReadPin>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	bf0c      	ite	eq
 8005612:	2301      	moveq	r3, #1
 8005614:	2300      	movne	r3, #0
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b00      	cmp	r3, #0
 800561a:	d009      	beq.n	8005630 <_ZN6button7btn_irqEv+0x38>
				setTimer(&Button_.buttonTimer); //to set debounce
 800561c:	4891      	ldr	r0, [pc, #580]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800561e:	f7ff ff6d 	bl	80054fc <_ZN6buttonL8setTimerEPm>
				Button_.buttonFlag = RESET;
 8005622:	4b90      	ldr	r3, [pc, #576]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005624:	2200      	movs	r2, #0
 8005626:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iEnter_BT;
 8005628:	4b8e      	ldr	r3, [pc, #568]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800562a:	2201      	movs	r2, #1
 800562c:	609a      	str	r2, [r3, #8]
				Button_.Sel_BT = button_identification::iNONE;
				break;
			}
			}
		}
}
 800562e:	e117      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
			}  else if (!pUP_BT) {
 8005630:	2102      	movs	r1, #2
 8005632:	488d      	ldr	r0, [pc, #564]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 8005634:	f004 fa96 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	bf0c      	ite	eq
 800563e:	2301      	moveq	r3, #1
 8005640:	2300      	movne	r3, #0
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d009      	beq.n	800565c <_ZN6button7btn_irqEv+0x64>
				setTimer(&Button_.buttonTimer); //to set debounce
 8005648:	4886      	ldr	r0, [pc, #536]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800564a:	f7ff ff57 	bl	80054fc <_ZN6buttonL8setTimerEPm>
				Button_.buttonFlag = RESET;
 800564e:	4b85      	ldr	r3, [pc, #532]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005650:	2200      	movs	r2, #0
 8005652:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iUP_BT;
 8005654:	4b83      	ldr	r3, [pc, #524]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005656:	2203      	movs	r2, #3
 8005658:	609a      	str	r2, [r3, #8]
}
 800565a:	e101      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
			} else if (!pDWN_BT) {
 800565c:	2108      	movs	r1, #8
 800565e:	4882      	ldr	r0, [pc, #520]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 8005660:	f004 fa80 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	bf0c      	ite	eq
 800566a:	2301      	moveq	r3, #1
 800566c:	2300      	movne	r3, #0
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d009      	beq.n	8005688 <_ZN6button7btn_irqEv+0x90>
				setTimer(&Button_.buttonTimer); //to set debounce
 8005674:	487b      	ldr	r0, [pc, #492]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005676:	f7ff ff41 	bl	80054fc <_ZN6buttonL8setTimerEPm>
				Button_.buttonFlag = RESET;
 800567a:	4b7a      	ldr	r3, [pc, #488]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800567c:	2200      	movs	r2, #0
 800567e:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iDWN_BT;
 8005680:	4b78      	ldr	r3, [pc, #480]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005682:	2204      	movs	r2, #4
 8005684:	609a      	str	r2, [r3, #8]
}
 8005686:	e0eb      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
			} else if (!pRGHT_BT) {
 8005688:	2110      	movs	r1, #16
 800568a:	4877      	ldr	r0, [pc, #476]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 800568c:	f004 fa6a 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	bf0c      	ite	eq
 8005696:	2301      	moveq	r3, #1
 8005698:	2300      	movne	r3, #0
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d009      	beq.n	80056b4 <_ZN6button7btn_irqEv+0xbc>
				setTimer(&Button_.buttonTimer); //to set debounce
 80056a0:	4870      	ldr	r0, [pc, #448]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056a2:	f7ff ff2b 	bl	80054fc <_ZN6buttonL8setTimerEPm>
				Button_.buttonFlag = RESET;
 80056a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iRGHT_BT;
 80056ac:	4b6d      	ldr	r3, [pc, #436]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056ae:	2205      	movs	r2, #5
 80056b0:	609a      	str	r2, [r3, #8]
}
 80056b2:	e0d5      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
			} else if (!pLFT_BT) {
 80056b4:	2120      	movs	r1, #32
 80056b6:	486c      	ldr	r0, [pc, #432]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 80056b8:	f004 fa54 	bl	8009b64 <HAL_GPIO_ReadPin>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bf0c      	ite	eq
 80056c2:	2301      	moveq	r3, #1
 80056c4:	2300      	movne	r3, #0
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 80c9 	beq.w	8005860 <_ZN6button7btn_irqEv+0x268>
				setTimer(&Button_.buttonTimer); //to set debounce
 80056ce:	4865      	ldr	r0, [pc, #404]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056d0:	f7ff ff14 	bl	80054fc <_ZN6buttonL8setTimerEPm>
				Button_.buttonFlag = RESET;
 80056d4:	4b63      	ldr	r3, [pc, #396]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iLFT_BT;
 80056da:	4b62      	ldr	r3, [pc, #392]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056dc:	2206      	movs	r2, #6
 80056de:	609a      	str	r2, [r3, #8]
}
 80056e0:	e0be      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
		} else if ((!Button_.buttonFlag)
 80056e2:	4b60      	ldr	r3, [pc, #384]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056e4:	795b      	ldrb	r3, [r3, #5]
				&& (checkTimer(&Button_.buttonTimer, 70))) //check debounce
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d108      	bne.n	80056fc <_ZN6button7btn_irqEv+0x104>
 80056ea:	2146      	movs	r1, #70	@ 0x46
 80056ec:	485d      	ldr	r0, [pc, #372]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80056ee:	f7ff ff12 	bl	8005516 <_ZN6buttonL10checkTimerEPmm>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <_ZN6button7btn_irqEv+0x104>
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <_ZN6button7btn_irqEv+0x106>
 80056fc:	2300      	movs	r3, #0
		} else if ((!Button_.buttonFlag)
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 80ae 	beq.w	8005860 <_ZN6button7btn_irqEv+0x268>
			switch (Button_.Sel_BT) {
 8005704:	4b57      	ldr	r3, [pc, #348]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	3b01      	subs	r3, #1
 800570a:	2b05      	cmp	r3, #5
 800570c:	f200 80a1 	bhi.w	8005852 <_ZN6button7btn_irqEv+0x25a>
 8005710:	a201      	add	r2, pc, #4	@ (adr r2, 8005718 <_ZN6button7btn_irqEv+0x120>)
 8005712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005716:	bf00      	nop
 8005718:	08005731 	.word	0x08005731
 800571c:	08005853 	.word	0x08005853
 8005720:	0800576b 	.word	0x0800576b
 8005724:	080057a5 	.word	0x080057a5
 8005728:	080057df 	.word	0x080057df
 800572c:	08005819 	.word	0x08005819
				if (!pEnter_BT) {
 8005730:	2104      	movs	r1, #4
 8005732:	484d      	ldr	r0, [pc, #308]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 8005734:	f004 fa16 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	bf0c      	ite	eq
 800573e:	2301      	moveq	r3, #1
 8005740:	2300      	movne	r3, #0
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b00      	cmp	r3, #0
 8005746:	d009      	beq.n	800575c <_ZN6button7btn_irqEv+0x164>
					Button_.buttonFlag = SET;
 8005748:	4b46      	ldr	r3, [pc, #280]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800574a:	2201      	movs	r2, #1
 800574c:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 800574e:	4b45      	ldr	r3, [pc, #276]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005750:	2200      	movs	r2, #0
 8005752:	609a      	str	r2, [r3, #8]
					gen_event(btncodes::cEnter_BT);
 8005754:	200a      	movs	r0, #10
 8005756:	f7ff ff0f 	bl	8005578 <_ZN6button9gen_eventENS_8btncodesE>
				break;
 800575a:	e081      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
					Button_.buttonFlag = SET;
 800575c:	4b41      	ldr	r3, [pc, #260]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800575e:	2201      	movs	r2, #1
 8005760:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 8005762:	4b40      	ldr	r3, [pc, #256]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005764:	2200      	movs	r2, #0
 8005766:	609a      	str	r2, [r3, #8]
				break;
 8005768:	e07a      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
				if (!pUP_BT) {
 800576a:	2102      	movs	r1, #2
 800576c:	483e      	ldr	r0, [pc, #248]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 800576e:	f004 f9f9 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d009      	beq.n	8005796 <_ZN6button7btn_irqEv+0x19e>
					Button_.buttonFlag = SET;
 8005782:	4b38      	ldr	r3, [pc, #224]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005784:	2201      	movs	r2, #1
 8005786:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 8005788:	4b36      	ldr	r3, [pc, #216]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800578a:	2200      	movs	r2, #0
 800578c:	609a      	str	r2, [r3, #8]
					gen_event(btncodes::cUP_BT);
 800578e:	201e      	movs	r0, #30
 8005790:	f7ff fef2 	bl	8005578 <_ZN6button9gen_eventENS_8btncodesE>
				break;
 8005794:	e064      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
					Button_.buttonFlag = SET;
 8005796:	4b33      	ldr	r3, [pc, #204]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005798:	2201      	movs	r2, #1
 800579a:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 800579c:	4b31      	ldr	r3, [pc, #196]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800579e:	2200      	movs	r2, #0
 80057a0:	609a      	str	r2, [r3, #8]
				break;
 80057a2:	e05d      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
				if (!pDWN_BT) {
 80057a4:	2108      	movs	r1, #8
 80057a6:	4830      	ldr	r0, [pc, #192]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 80057a8:	f004 f9dc 	bl	8009b64 <HAL_GPIO_ReadPin>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	bf0c      	ite	eq
 80057b2:	2301      	moveq	r3, #1
 80057b4:	2300      	movne	r3, #0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d009      	beq.n	80057d0 <_ZN6button7btn_irqEv+0x1d8>
					Button_.buttonFlag = SET;
 80057bc:	4b29      	ldr	r3, [pc, #164]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057be:	2201      	movs	r2, #1
 80057c0:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 80057c2:	4b28      	ldr	r3, [pc, #160]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	609a      	str	r2, [r3, #8]
					gen_event(btncodes::cDWN_BT);
 80057c8:	2028      	movs	r0, #40	@ 0x28
 80057ca:	f7ff fed5 	bl	8005578 <_ZN6button9gen_eventENS_8btncodesE>
				break;
 80057ce:	e047      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
					Button_.buttonFlag = SET;
 80057d0:	4b24      	ldr	r3, [pc, #144]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057d2:	2201      	movs	r2, #1
 80057d4:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 80057d6:	4b23      	ldr	r3, [pc, #140]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057d8:	2200      	movs	r2, #0
 80057da:	609a      	str	r2, [r3, #8]
				break;
 80057dc:	e040      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
				if (!pRGHT_BT) {
 80057de:	2110      	movs	r1, #16
 80057e0:	4821      	ldr	r0, [pc, #132]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 80057e2:	f004 f9bf 	bl	8009b64 <HAL_GPIO_ReadPin>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d009      	beq.n	800580a <_ZN6button7btn_irqEv+0x212>
					Button_.buttonFlag = SET;
 80057f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057f8:	2201      	movs	r2, #1
 80057fa:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 80057fc:	4b19      	ldr	r3, [pc, #100]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 80057fe:	2200      	movs	r2, #0
 8005800:	609a      	str	r2, [r3, #8]
					gen_event(btncodes::cRGHT_BT);
 8005802:	2032      	movs	r0, #50	@ 0x32
 8005804:	f7ff feb8 	bl	8005578 <_ZN6button9gen_eventENS_8btncodesE>
				break;
 8005808:	e02a      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
					Button_.buttonFlag = SET;
 800580a:	4b16      	ldr	r3, [pc, #88]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800580c:	2201      	movs	r2, #1
 800580e:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 8005810:	4b14      	ldr	r3, [pc, #80]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005812:	2200      	movs	r2, #0
 8005814:	609a      	str	r2, [r3, #8]
				break;
 8005816:	e023      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
				if (!pLFT_BT) {
 8005818:	2120      	movs	r1, #32
 800581a:	4813      	ldr	r0, [pc, #76]	@ (8005868 <_ZN6button7btn_irqEv+0x270>)
 800581c:	f004 f9a2 	bl	8009b64 <HAL_GPIO_ReadPin>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	bf0c      	ite	eq
 8005826:	2301      	moveq	r3, #1
 8005828:	2300      	movne	r3, #0
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d009      	beq.n	8005844 <_ZN6button7btn_irqEv+0x24c>
					Button_.buttonFlag = SET;
 8005830:	4b0c      	ldr	r3, [pc, #48]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005832:	2201      	movs	r2, #1
 8005834:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 8005836:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005838:	2200      	movs	r2, #0
 800583a:	609a      	str	r2, [r3, #8]
					gen_event(btncodes::cLFT_BT);
 800583c:	203c      	movs	r0, #60	@ 0x3c
 800583e:	f7ff fe9b 	bl	8005578 <_ZN6button9gen_eventENS_8btncodesE>
				break;
 8005842:	e00d      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
					Button_.buttonFlag = SET;
 8005844:	4b07      	ldr	r3, [pc, #28]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005846:	2201      	movs	r2, #1
 8005848:	715a      	strb	r2, [r3, #5]
					Button_.Sel_BT = button_identification::iNONE;
 800584a:	4b06      	ldr	r3, [pc, #24]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800584c:	2200      	movs	r2, #0
 800584e:	609a      	str	r2, [r3, #8]
				break;
 8005850:	e006      	b.n	8005860 <_ZN6button7btn_irqEv+0x268>
				Button_.buttonFlag = SET;
 8005852:	4b04      	ldr	r3, [pc, #16]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 8005854:	2201      	movs	r2, #1
 8005856:	715a      	strb	r2, [r3, #5]
				Button_.Sel_BT = button_identification::iNONE;
 8005858:	4b02      	ldr	r3, [pc, #8]	@ (8005864 <_ZN6button7btn_irqEv+0x26c>)
 800585a:	2200      	movs	r2, #0
 800585c:	609a      	str	r2, [r3, #8]
				break;
 800585e:	bf00      	nop
}
 8005860:	bf00      	nop
 8005862:	bd80      	pop	{r7, pc}
 8005864:	20001978 	.word	0x20001978
 8005868:	40020c00 	.word	0x40020c00

0800586c <_Z41__static_initialization_and_destruction_0ii>:

}
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d107      	bne.n	800588c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005882:	4293      	cmp	r3, r2
 8005884:	d102      	bne.n	800588c <_Z41__static_initialization_and_destruction_0ii+0x20>
System_Rtos::freertos_events eventsRTOS;
 8005886:	4803      	ldr	r0, [pc, #12]	@ (8005894 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8005888:	f7fe fcfb 	bl	8004282 <_ZN11System_Rtos15freertos_eventsC1Ev>
}
 800588c:	bf00      	nop
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}
 8005894:	2000196c 	.word	0x2000196c

08005898 <_GLOBAL__sub_I_My_Button_IRQHandlerC>:
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
 800589c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80058a0:	2001      	movs	r0, #1
 80058a2:	f7ff ffe3 	bl	800586c <_Z41__static_initialization_and_destruction_0ii>
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af02      	add	r7, sp, #8
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	4608      	mov	r0, r1
 80058b2:	4611      	mov	r1, r2
 80058b4:	461a      	mov	r2, r3
 80058b6:	4603      	mov	r3, r0
 80058b8:	70fb      	strb	r3, [r7, #3]
 80058ba:	460b      	mov	r3, r1
 80058bc:	70bb      	strb	r3, [r7, #2]
 80058be:	4613      	mov	r3, r2
 80058c0:	707b      	strb	r3, [r7, #1]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058c8:	73bb      	strb	r3, [r7, #14]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 80058ca:	7bbb      	ldrb	r3, [r7, #14]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	bf0c      	ite	eq
 80058d0:	2301      	moveq	r3, #1
 80058d2:	2300      	movne	r3, #0
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	737b      	strb	r3, [r7, #13]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 80058d8:	78fa      	ldrb	r2, [r7, #3]
 80058da:	787b      	ldrb	r3, [r7, #1]
 80058dc:	4413      	add	r3, r2
 80058de:	b2d8      	uxtb	r0, r3
 80058e0:	78bb      	ldrb	r3, [r7, #2]
 80058e2:	3301      	adds	r3, #1
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	78ba      	ldrb	r2, [r7, #2]
 80058e8:	78f9      	ldrb	r1, [r7, #3]
 80058ea:	9300      	str	r3, [sp, #0]
 80058ec:	4603      	mov	r3, r0
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f001 f859 	bl	80069a6 <u8g2_IsIntersection>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d040      	beq.n	800597c <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 80058fa:	2301      	movs	r3, #1
 80058fc:	73fb      	strb	r3, [r7, #15]
  while(len > 0) {
 80058fe:	e035      	b.n	800596c <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	781a      	ldrb	r2, [r3, #0]
 8005904:	7bfb      	ldrb	r3, [r7, #15]
 8005906:	4013      	ands	r3, r2
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00c      	beq.n	8005928 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	7bba      	ldrb	r2, [r7, #14]
 8005912:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8005916:	78ba      	ldrb	r2, [r7, #2]
 8005918:	78f9      	ldrb	r1, [r7, #3]
 800591a:	2300      	movs	r3, #0
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	2301      	movs	r3, #1
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 ffd7 	bl	80068d4 <u8g2_DrawHVLine>
 8005926:	e010      	b.n	800594a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d10b      	bne.n	800594a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	7b7a      	ldrb	r2, [r7, #13]
 8005936:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800593a:	78ba      	ldrb	r2, [r7, #2]
 800593c:	78f9      	ldrb	r1, [r7, #3]
 800593e:	2300      	movs	r3, #0
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	2301      	movs	r3, #1
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 ffc5 	bl	80068d4 <u8g2_DrawHVLine>
    }
    x++;
 800594a:	78fb      	ldrb	r3, [r7, #3]
 800594c:	3301      	adds	r3, #1
 800594e:	70fb      	strb	r3, [r7, #3]
    mask <<= 1;
 8005950:	7bfb      	ldrb	r3, [r7, #15]
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	73fb      	strb	r3, [r7, #15]
    if ( mask == 0 )
 8005956:	7bfb      	ldrb	r3, [r7, #15]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d104      	bne.n	8005966 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 800595c:	2301      	movs	r3, #1
 800595e:	73fb      	strb	r3, [r7, #15]
      b++;
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	3301      	adds	r3, #1
 8005964:	61bb      	str	r3, [r7, #24]
    }
    len--;
 8005966:	787b      	ldrb	r3, [r7, #1]
 8005968:	3b01      	subs	r3, #1
 800596a:	707b      	strb	r3, [r7, #1]
  while(len > 0) {
 800596c:	787b      	ldrb	r3, [r7, #1]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1c6      	bne.n	8005900 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	7bba      	ldrb	r2, [r7, #14]
 8005976:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
 800597a:	e000      	b.n	800597e <u8g2_DrawHXBM+0xd6>
    return;
 800597c:	bf00      	nop
}
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af02      	add	r7, sp, #8
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	4608      	mov	r0, r1
 800598e:	4611      	mov	r1, r2
 8005990:	461a      	mov	r2, r3
 8005992:	4603      	mov	r3, r0
 8005994:	70fb      	strb	r3, [r7, #3]
 8005996:	460b      	mov	r3, r1
 8005998:	70bb      	strb	r3, [r7, #2]
 800599a:	4613      	mov	r3, r2
 800599c:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t blen;
  blen = w;
 800599e:	787b      	ldrb	r3, [r7, #1]
 80059a0:	73fb      	strb	r3, [r7, #15]
  blen += 7;
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
 80059a4:	3307      	adds	r3, #7
 80059a6:	73fb      	strb	r3, [r7, #15]
  blen >>= 3;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
 80059aa:	08db      	lsrs	r3, r3, #3
 80059ac:	73fb      	strb	r3, [r7, #15]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80059ae:	78fa      	ldrb	r2, [r7, #3]
 80059b0:	787b      	ldrb	r3, [r7, #1]
 80059b2:	4413      	add	r3, r2
 80059b4:	b2d8      	uxtb	r0, r3
 80059b6:	78ba      	ldrb	r2, [r7, #2]
 80059b8:	7e3b      	ldrb	r3, [r7, #24]
 80059ba:	4413      	add	r3, r2
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	78ba      	ldrb	r2, [r7, #2]
 80059c0:	78f9      	ldrb	r1, [r7, #3]
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	4603      	mov	r3, r0
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 ffed 	bl	80069a6 <u8g2_IsIntersection>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d017      	beq.n	8005a02 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 80059d2:	e012      	b.n	80059fa <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 80059d4:	7878      	ldrb	r0, [r7, #1]
 80059d6:	78ba      	ldrb	r2, [r7, #2]
 80059d8:	78f9      	ldrb	r1, [r7, #3]
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	4603      	mov	r3, r0
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7ff ff61 	bl	80058a8 <u8g2_DrawHXBM>
    bitmap += blen;
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
 80059e8:	69fa      	ldr	r2, [r7, #28]
 80059ea:	4413      	add	r3, r2
 80059ec:	61fb      	str	r3, [r7, #28]
    y++;
 80059ee:	78bb      	ldrb	r3, [r7, #2]
 80059f0:	3301      	adds	r3, #1
 80059f2:	70bb      	strb	r3, [r7, #2]
    h--;
 80059f4:	7e3b      	ldrb	r3, [r7, #24]
 80059f6:	3b01      	subs	r3, #1
 80059f8:	763b      	strb	r3, [r7, #24]
  while( h > 0 )
 80059fa:	7e3b      	ldrb	r3, [r7, #24]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e9      	bne.n	80059d4 <u8g2_DrawXBM+0x50>
 8005a00:	e000      	b.n	8005a04 <u8g2_DrawXBM+0x80>
    return;
 8005a02:	bf00      	nop
  }
}
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b084      	sub	sp, #16
 8005a0e:	af02      	add	r7, sp, #8
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	4608      	mov	r0, r1
 8005a14:	4611      	mov	r1, r2
 8005a16:	461a      	mov	r2, r3
 8005a18:	4603      	mov	r3, r0
 8005a1a:	70fb      	strb	r3, [r7, #3]
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	70bb      	strb	r3, [r7, #2]
 8005a20:	4613      	mov	r3, r2
 8005a22:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8005a24:	78fa      	ldrb	r2, [r7, #3]
 8005a26:	787b      	ldrb	r3, [r7, #1]
 8005a28:	4413      	add	r3, r2
 8005a2a:	b2d8      	uxtb	r0, r3
 8005a2c:	78ba      	ldrb	r2, [r7, #2]
 8005a2e:	7c3b      	ldrb	r3, [r7, #16]
 8005a30:	4413      	add	r3, r2
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	78ba      	ldrb	r2, [r7, #2]
 8005a36:	78f9      	ldrb	r1, [r7, #3]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 ffb2 	bl	80069a6 <u8g2_IsIntersection>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d012      	beq.n	8005a6e <u8g2_DrawBox+0x64>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8005a48:	e00d      	b.n	8005a66 <u8g2_DrawBox+0x5c>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8005a4a:	787b      	ldrb	r3, [r7, #1]
 8005a4c:	78ba      	ldrb	r2, [r7, #2]
 8005a4e:	78f9      	ldrb	r1, [r7, #3]
 8005a50:	2000      	movs	r0, #0
 8005a52:	9000      	str	r0, [sp, #0]
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 ff3d 	bl	80068d4 <u8g2_DrawHVLine>
    y++;    
 8005a5a:	78bb      	ldrb	r3, [r7, #2]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	70bb      	strb	r3, [r7, #2]
    h--;
 8005a60:	7c3b      	ldrb	r3, [r7, #16]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	743b      	strb	r3, [r7, #16]
  while( h != 0 )
 8005a66:	7c3b      	ldrb	r3, [r7, #16]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1ee      	bne.n	8005a4a <u8g2_DrawBox+0x40>
 8005a6c:	e000      	b.n	8005a70 <u8g2_DrawBox+0x66>
    return;
 8005a6e:	bf00      	nop
  }
}
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b084      	sub	sp, #16
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	7c1b      	ldrb	r3, [r3, #16]
 8005a84:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	fb02 f303 	mul.w	r3, r2, r3
 8005a94:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f00b fd6c 	bl	8011582 <memset>
}
 8005aaa:	bf00      	nop
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b086      	sub	sp, #24
 8005ab6:	af02      	add	r7, sp, #8
 8005ab8:	6078      	str	r0, [r7, #4]
 8005aba:	460b      	mov	r3, r1
 8005abc:	70fb      	strb	r3, [r7, #3]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	7c1b      	ldrb	r3, [r3, #16]
 8005ac8:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8005aca:	78fb      	ldrb	r3, [r7, #3]
 8005acc:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ad2:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8005ad4:	7bfb      	ldrb	r3, [r7, #15]
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	89ba      	ldrh	r2, [r7, #12]
 8005ada:	fb12 f303 	smulbb	r3, r2, r3
 8005ade:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8005ae0:	89bb      	ldrh	r3, [r7, #12]
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8005ae6:	89bb      	ldrh	r3, [r7, #12]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	4413      	add	r3, r2
 8005aec:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8005aee:	7bf9      	ldrb	r1, [r7, #15]
 8005af0:	78ba      	ldrb	r2, [r7, #2]
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	460b      	mov	r3, r1
 8005af8:	2100      	movs	r1, #0
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f001 fb72 	bl	80071e4 <u8x8_DrawTile>
}
 8005b00:	bf00      	nop
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8005b10:	2300      	movs	r3, #0
 8005b12:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b1a:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005b22:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	7c5b      	ldrb	r3, [r3, #17]
 8005b2a:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8005b2c:	7bba      	ldrb	r2, [r7, #14]
 8005b2e:	7bfb      	ldrb	r3, [r7, #15]
 8005b30:	4619      	mov	r1, r3
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7ff ffbd 	bl	8005ab2 <u8g2_send_tile_row>
    src_row++;
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8005b3e:	7bbb      	ldrb	r3, [r7, #14]
 8005b40:	3301      	adds	r3, #1
 8005b42:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8005b44:	7bfa      	ldrb	r2, [r7, #15]
 8005b46:	7b7b      	ldrb	r3, [r7, #13]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d203      	bcs.n	8005b54 <u8g2_send_buffer+0x4c>
 8005b4c:	7bba      	ldrb	r2, [r7, #14]
 8005b4e:	7b3b      	ldrb	r3, [r7, #12]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d3eb      	bcc.n	8005b2c <u8g2_send_buffer+0x24>
}
 8005b54:	bf00      	nop
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f7ff ffcf 	bl	8005b08 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f001 fb8b 	bl	8007286 <u8x8_RefreshDisplay>
}
 8005b70:	bf00      	nop
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <u8g2_m_16_8_f>:
  static uint8_t buf[256];
  *page_cnt = 2;
  return buf;
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  static uint8_t buf[1024];
  *page_cnt = 8;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2208      	movs	r2, #8
 8005b84:	701a      	strb	r2, [r3, #0]
  return buf;
 8005b86:	4b03      	ldr	r3, [pc, #12]	@ (8005b94 <u8g2_m_16_8_f+0x1c>)
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr
 8005b94:	20001988 	.word	0x20001988

08005b98 <u8g2_Setup_ssd1309_128x64_noname0_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1309 f */
void u8g2_Setup_ssd1309_128x64_noname0_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af02      	add	r7, sp, #8
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1309_128x64_noname0, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a0b      	ldr	r2, [pc, #44]	@ (8005bdc <u8g2_Setup_ssd1309_128x64_noname0_f+0x44>)
 8005bae:	490c      	ldr	r1, [pc, #48]	@ (8005be0 <u8g2_Setup_ssd1309_128x64_noname0_f+0x48>)
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f001 fbc9 	bl	8007348 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8005bb6:	f107 0313 	add.w	r3, r7, #19
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7ff ffdc 	bl	8005b78 <u8g2_m_16_8_f>
 8005bc0:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8005bc2:	7cfa      	ldrb	r2, [r7, #19]
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	4b06      	ldr	r3, [pc, #24]	@ (8005be4 <u8g2_Setup_ssd1309_128x64_noname0_f+0x4c>)
 8005bca:	6979      	ldr	r1, [r7, #20]
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 ffb6 	bl	8006b3e <u8g2_SetupBuffer>
}
 8005bd2:	bf00      	nop
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	08006f21 	.word	0x08006f21
 8005be0:	080070a1 	.word	0x080070a1
 8005be4:	080069fd 	.word	0x080069fd

08005be8 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8005bf4:	78fb      	ldrb	r3, [r7, #3]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	460b      	mov	r3, r1
 8005c16:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	81fb      	strh	r3, [r7, #14]
    font++;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8005c2c:	89fb      	ldrh	r3, [r7, #14]
 8005c2e:	021b      	lsls	r3, r3, #8
 8005c30:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	89fb      	ldrh	r3, [r7, #14]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	81fb      	strh	r3, [r7, #14]
    return pos;
 8005c3e:	89fb      	ldrh	r3, [r7, #14]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8005c56:	2100      	movs	r1, #0
 8005c58:	6838      	ldr	r0, [r7, #0]
 8005c5a:	f7ff ffc5 	bl	8005be8 <u8g2_font_get_byte>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	461a      	mov	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8005c66:	2101      	movs	r1, #1
 8005c68:	6838      	ldr	r0, [r7, #0]
 8005c6a:	f7ff ffbd 	bl	8005be8 <u8g2_font_get_byte>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	461a      	mov	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8005c76:	2102      	movs	r1, #2
 8005c78:	6838      	ldr	r0, [r7, #0]
 8005c7a:	f7ff ffb5 	bl	8005be8 <u8g2_font_get_byte>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	461a      	mov	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8005c86:	2103      	movs	r1, #3
 8005c88:	6838      	ldr	r0, [r7, #0]
 8005c8a:	f7ff ffad 	bl	8005be8 <u8g2_font_get_byte>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	461a      	mov	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8005c96:	2104      	movs	r1, #4
 8005c98:	6838      	ldr	r0, [r7, #0]
 8005c9a:	f7ff ffa5 	bl	8005be8 <u8g2_font_get_byte>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8005ca6:	2105      	movs	r1, #5
 8005ca8:	6838      	ldr	r0, [r7, #0]
 8005caa:	f7ff ff9d 	bl	8005be8 <u8g2_font_get_byte>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8005cb6:	2106      	movs	r1, #6
 8005cb8:	6838      	ldr	r0, [r7, #0]
 8005cba:	f7ff ff95 	bl	8005be8 <u8g2_font_get_byte>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8005cc6:	2107      	movs	r1, #7
 8005cc8:	6838      	ldr	r0, [r7, #0]
 8005cca:	f7ff ff8d 	bl	8005be8 <u8g2_font_get_byte>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8005cd6:	2108      	movs	r1, #8
 8005cd8:	6838      	ldr	r0, [r7, #0]
 8005cda:	f7ff ff85 	bl	8005be8 <u8g2_font_get_byte>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8005ce6:	2109      	movs	r1, #9
 8005ce8:	6838      	ldr	r0, [r7, #0]
 8005cea:	f7ff ff7d 	bl	8005be8 <u8g2_font_get_byte>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	b25a      	sxtb	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8005cf6:	210a      	movs	r1, #10
 8005cf8:	6838      	ldr	r0, [r7, #0]
 8005cfa:	f7ff ff75 	bl	8005be8 <u8g2_font_get_byte>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	b25a      	sxtb	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8005d06:	210b      	movs	r1, #11
 8005d08:	6838      	ldr	r0, [r7, #0]
 8005d0a:	f7ff ff6d 	bl	8005be8 <u8g2_font_get_byte>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	b25a      	sxtb	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8005d16:	210c      	movs	r1, #12
 8005d18:	6838      	ldr	r0, [r7, #0]
 8005d1a:	f7ff ff65 	bl	8005be8 <u8g2_font_get_byte>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	b25a      	sxtb	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8005d26:	210d      	movs	r1, #13
 8005d28:	6838      	ldr	r0, [r7, #0]
 8005d2a:	f7ff ff5d 	bl	8005be8 <u8g2_font_get_byte>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	b25a      	sxtb	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8005d36:	210e      	movs	r1, #14
 8005d38:	6838      	ldr	r0, [r7, #0]
 8005d3a:	f7ff ff55 	bl	8005be8 <u8g2_font_get_byte>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	b25a      	sxtb	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8005d46:	210f      	movs	r1, #15
 8005d48:	6838      	ldr	r0, [r7, #0]
 8005d4a:	f7ff ff4d 	bl	8005be8 <u8g2_font_get_byte>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	b25a      	sxtb	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8005d56:	2110      	movs	r1, #16
 8005d58:	6838      	ldr	r0, [r7, #0]
 8005d5a:	f7ff ff45 	bl	8005be8 <u8g2_font_get_byte>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	b25a      	sxtb	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8005d66:	2111      	movs	r1, #17
 8005d68:	6838      	ldr	r0, [r7, #0]
 8005d6a:	f7ff ff4f 	bl	8005c0c <u8g2_font_get_word>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	461a      	mov	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8005d76:	2113      	movs	r1, #19
 8005d78:	6838      	ldr	r0, [r7, #0]
 8005d7a:	f7ff ff47 	bl	8005c0c <u8g2_font_get_word>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	461a      	mov	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8005d86:	2115      	movs	r1, #21
 8005d88:	6838      	ldr	r0, [r7, #0]
 8005d8a:	f7ff ff3f 	bl	8005c0c <u8g2_font_get_word>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	461a      	mov	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	82da      	strh	r2, [r3, #22]
#endif
}
 8005d96:	bf00      	nop
 8005d98:	3708      	adds	r7, #8
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b085      	sub	sp, #20
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	460b      	mov	r3, r1
 8005da8:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	7a9b      	ldrb	r3, [r3, #10]
 8005dae:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8005db8:	7bfa      	ldrb	r2, [r7, #15]
 8005dba:	7b7b      	ldrb	r3, [r7, #13]
 8005dbc:	fa42 f303 	asr.w	r3, r2, r3
 8005dc0:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8005dc2:	7b7b      	ldrb	r3, [r7, #13]
 8005dc4:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8005dc6:	7bba      	ldrb	r2, [r7, #14]
 8005dc8:	78fb      	ldrb	r3, [r7, #3]
 8005dca:	4413      	add	r3, r2
 8005dcc:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8005dce:	7bbb      	ldrb	r3, [r7, #14]
 8005dd0:	2b07      	cmp	r3, #7
 8005dd2:	d91a      	bls.n	8005e0a <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8005dd4:	2308      	movs	r3, #8
 8005dd6:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8005dd8:	7b3a      	ldrb	r2, [r7, #12]
 8005dda:	7b7b      	ldrb	r3, [r7, #13]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	781b      	ldrb	r3, [r3, #0]
 8005df0:	461a      	mov	r2, r3
 8005df2:	7b3b      	ldrb	r3, [r7, #12]
 8005df4:	fa02 f303 	lsl.w	r3, r2, r3
 8005df8:	b25a      	sxtb	r2, r3
 8005dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	b25b      	sxtb	r3, r3
 8005e02:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8005e04:	7bbb      	ldrb	r3, [r7, #14]
 8005e06:	3b08      	subs	r3, #8
 8005e08:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8005e0a:	78fb      	ldrb	r3, [r7, #3]
 8005e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e10:	fa02 f303 	lsl.w	r3, r2, r3
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	43db      	mvns	r3, r3
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	7bfb      	ldrb	r3, [r7, #15]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	7bba      	ldrb	r2, [r7, #14]
 8005e24:	729a      	strb	r2, [r3, #10]
  return val;
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3714      	adds	r7, #20
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8005e40:	78fb      	ldrb	r3, [r7, #3]
 8005e42:	4619      	mov	r1, r3
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7ff ffaa 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8005e52:	78fb      	ldrb	r3, [r7, #3]
 8005e54:	3b01      	subs	r3, #1
 8005e56:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8005e58:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8005e5c:	78fb      	ldrb	r3, [r7, #3]
 8005e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e62:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8005e64:	7bfa      	ldrb	r2, [r7, #15]
 8005e66:	7bbb      	ldrb	r3, [r7, #14]
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	73fb      	strb	r3, [r7, #15]
  return v;
 8005e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8005e7a:	b490      	push	{r4, r7}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	4604      	mov	r4, r0
 8005e82:	4608      	mov	r0, r1
 8005e84:	4611      	mov	r1, r2
 8005e86:	461a      	mov	r2, r3
 8005e88:	4623      	mov	r3, r4
 8005e8a:	71fb      	strb	r3, [r7, #7]
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	71bb      	strb	r3, [r7, #6]
 8005e90:	460b      	mov	r3, r1
 8005e92:	717b      	strb	r3, [r7, #5]
 8005e94:	4613      	mov	r3, r2
 8005e96:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8005e98:	793b      	ldrb	r3, [r7, #4]
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d010      	beq.n	8005ec0 <u8g2_add_vector_y+0x46>
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	dc13      	bgt.n	8005eca <u8g2_add_vector_y+0x50>
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <u8g2_add_vector_y+0x32>
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d005      	beq.n	8005eb6 <u8g2_add_vector_y+0x3c>
 8005eaa:	e00e      	b.n	8005eca <u8g2_add_vector_y+0x50>
  {
    case 0:
      dy += y;
 8005eac:	797a      	ldrb	r2, [r7, #5]
 8005eae:	79fb      	ldrb	r3, [r7, #7]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	71fb      	strb	r3, [r7, #7]
      break;
 8005eb4:	e00e      	b.n	8005ed4 <u8g2_add_vector_y+0x5a>
    case 1:
      dy += x;
 8005eb6:	79ba      	ldrb	r2, [r7, #6]
 8005eb8:	79fb      	ldrb	r3, [r7, #7]
 8005eba:	4413      	add	r3, r2
 8005ebc:	71fb      	strb	r3, [r7, #7]
      break;
 8005ebe:	e009      	b.n	8005ed4 <u8g2_add_vector_y+0x5a>
    case 2:
      dy -= y;
 8005ec0:	797b      	ldrb	r3, [r7, #5]
 8005ec2:	79fa      	ldrb	r2, [r7, #7]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	71fb      	strb	r3, [r7, #7]
      break;
 8005ec8:	e004      	b.n	8005ed4 <u8g2_add_vector_y+0x5a>
    default:
      dy -= x;
 8005eca:	79bb      	ldrb	r3, [r7, #6]
 8005ecc:	79fa      	ldrb	r2, [r7, #7]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	71fb      	strb	r3, [r7, #7]
      break;      
 8005ed2:	bf00      	nop
  }
  return dy;
 8005ed4:	79fb      	ldrb	r3, [r7, #7]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bc90      	pop	{r4, r7}
 8005ede:	4770      	bx	lr

08005ee0 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8005ee0:	b490      	push	{r4, r7}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	4604      	mov	r4, r0
 8005ee8:	4608      	mov	r0, r1
 8005eea:	4611      	mov	r1, r2
 8005eec:	461a      	mov	r2, r3
 8005eee:	4623      	mov	r3, r4
 8005ef0:	71fb      	strb	r3, [r7, #7]
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	71bb      	strb	r3, [r7, #6]
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	717b      	strb	r3, [r7, #5]
 8005efa:	4613      	mov	r3, r2
 8005efc:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8005efe:	793b      	ldrb	r3, [r7, #4]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d010      	beq.n	8005f26 <u8g2_add_vector_x+0x46>
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	dc13      	bgt.n	8005f30 <u8g2_add_vector_x+0x50>
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d002      	beq.n	8005f12 <u8g2_add_vector_x+0x32>
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d005      	beq.n	8005f1c <u8g2_add_vector_x+0x3c>
 8005f10:	e00e      	b.n	8005f30 <u8g2_add_vector_x+0x50>
  {
    case 0:
      dx += x;
 8005f12:	79ba      	ldrb	r2, [r7, #6]
 8005f14:	79fb      	ldrb	r3, [r7, #7]
 8005f16:	4413      	add	r3, r2
 8005f18:	71fb      	strb	r3, [r7, #7]
      break;
 8005f1a:	e00e      	b.n	8005f3a <u8g2_add_vector_x+0x5a>
    case 1:
      dx -= y;
 8005f1c:	797b      	ldrb	r3, [r7, #5]
 8005f1e:	79fa      	ldrb	r2, [r7, #7]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	71fb      	strb	r3, [r7, #7]
      break;
 8005f24:	e009      	b.n	8005f3a <u8g2_add_vector_x+0x5a>
    case 2:
      dx -= x;
 8005f26:	79bb      	ldrb	r3, [r7, #6]
 8005f28:	79fa      	ldrb	r2, [r7, #7]
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	71fb      	strb	r3, [r7, #7]
      break;
 8005f2e:	e004      	b.n	8005f3a <u8g2_add_vector_x+0x5a>
    default:
      dx += y;
 8005f30:	797a      	ldrb	r2, [r7, #5]
 8005f32:	79fb      	ldrb	r3, [r7, #7]
 8005f34:	4413      	add	r3, r2
 8005f36:	71fb      	strb	r3, [r7, #7]
      break;      
 8005f38:	bf00      	nop
  }
  return dx;
 8005f3a:	79fb      	ldrb	r3, [r7, #7]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3708      	adds	r7, #8
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bc90      	pop	{r4, r7}
 8005f44:	4770      	bx	lr

08005f46 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b088      	sub	sp, #32
 8005f4a:	af02      	add	r7, sp, #8
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	460b      	mov	r3, r1
 8005f50:	70fb      	strb	r3, [r7, #3]
 8005f52:	4613      	mov	r3, r2
 8005f54:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	3350      	adds	r3, #80	@ 0x50
 8005f5a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8005f66:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8005f6e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8005f76:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8005f78:	7bfa      	ldrb	r2, [r7, #15]
 8005f7a:	7d7b      	ldrb	r3, [r7, #21]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8005f80:	7bfb      	ldrb	r3, [r7, #15]
 8005f82:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8005f84:	7dfa      	ldrb	r2, [r7, #23]
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d201      	bcs.n	8005f90 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8005f8c:	7dfb      	ldrb	r3, [r7, #23]
 8005f8e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	791b      	ldrb	r3, [r3, #4]
 8005f94:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	795b      	ldrb	r3, [r3, #5]
 8005f9a:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8005f9c:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005fa0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	7b9b      	ldrb	r3, [r3, #14]
 8005fa8:	7bb8      	ldrb	r0, [r7, #14]
 8005faa:	f7ff ff99 	bl	8005ee0 <u8g2_add_vector_x>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8005fb2:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8005fb6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	7b9b      	ldrb	r3, [r3, #14]
 8005fbe:	7b78      	ldrb	r0, [r7, #13]
 8005fc0:	f7ff ff5b 	bl	8005e7a <u8g2_add_vector_y>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8005fc8:	78bb      	ldrb	r3, [r7, #2]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00f      	beq.n	8005fee <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	7b1a      	ldrb	r2, [r3, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, 
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	7b9b      	ldrb	r3, [r3, #14]
 8005fdc:	7db8      	ldrb	r0, [r7, #22]
 8005fde:	7b7a      	ldrb	r2, [r7, #13]
 8005fe0:	7bb9      	ldrb	r1, [r7, #14]
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fc74 	bl	80068d4 <u8g2_DrawHVLine>
 8005fec:	e012      	b.n	8006014 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	7adb      	ldrb	r3, [r3, #11]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10e      	bne.n	8006014 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	7b5a      	ldrb	r2, [r3, #13]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
      u8g2_DrawHVLine(u8g2, 
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	7b9b      	ldrb	r3, [r3, #14]
 8006004:	7db8      	ldrb	r0, [r7, #22]
 8006006:	7b7a      	ldrb	r2, [r7, #13]
 8006008:	7bb9      	ldrb	r1, [r7, #14]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	4603      	mov	r3, r0
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fc60 	bl	80068d4 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8006014:	7dfa      	ldrb	r2, [r7, #23]
 8006016:	7bfb      	ldrb	r3, [r7, #15]
 8006018:	429a      	cmp	r2, r3
 800601a:	d309      	bcc.n	8006030 <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 800601c:	7dfa      	ldrb	r2, [r7, #23]
 800601e:	7bfb      	ldrb	r3, [r7, #15]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8006024:	2300      	movs	r3, #0
 8006026:	757b      	strb	r3, [r7, #21]
    ly++;
 8006028:	7d3b      	ldrb	r3, [r7, #20]
 800602a:	3301      	adds	r3, #1
 800602c:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800602e:	e79f      	b.n	8005f70 <u8g2_font_decode_len+0x2a>
      break;
 8006030:	bf00      	nop
  }
  lx += cnt;
 8006032:	7d7a      	ldrb	r2, [r7, #21]
 8006034:	7dfb      	ldrb	r3, [r7, #23]
 8006036:	4413      	add	r3, r2
 8006038:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800603a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8006042:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	71da      	strb	r2, [r3, #7]
  
}
 800604a:	bf00      	nop
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3350      	adds	r3, #80	@ 0x50
 8006060:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	683a      	ldr	r2, [r7, #0]
 8006066:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8006074:	4619      	mov	r1, r3
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f7ff fe91 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 800607c:	4603      	mov	r3, r0
 800607e:	b25a      	sxtb	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 800608a:	4619      	mov	r1, r3
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f7ff fe86 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 8006092:	4603      	mov	r3, r0
 8006094:	b25a      	sxtb	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	7b1b      	ldrb	r3, [r3, #12]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2301      	moveq	r3, #1
 80060ae:	2300      	movne	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	735a      	strb	r2, [r3, #13]
}
 80060b8:	bf00      	nop
 80060ba:	3710      	adds	r7, #16
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b088      	sub	sp, #32
 80060c4:	af02      	add	r7, sp, #8
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	3350      	adds	r3, #80	@ 0x50
 80060ce:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 80060d0:	6839      	ldr	r1, [r7, #0]
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7ff ffbd 	bl	8006052 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80060de:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 80060e6:	4619      	mov	r1, r3
 80060e8:	6938      	ldr	r0, [r7, #16]
 80060ea:	f7ff fea3 	bl	8005e34 <u8g2_font_decode_get_signed_bits>
 80060ee:	4603      	mov	r3, r0
 80060f0:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 3067 	ldrb.w	r3, [r3, #103]	@ 0x67
 80060f8:	4619      	mov	r1, r3
 80060fa:	6938      	ldr	r0, [r7, #16]
 80060fc:	f7ff fe9a 	bl	8005e34 <u8g2_font_decode_get_signed_bits>
 8006100:	4603      	mov	r3, r0
 8006102:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800610a:	4619      	mov	r1, r3
 800610c:	6938      	ldr	r0, [r7, #16]
 800610e:	f7ff fe91 	bl	8005e34 <u8g2_font_decode_get_signed_bits>
 8006112:	4603      	mov	r3, r0
 8006114:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800611c:	2b00      	cmp	r3, #0
 800611e:	f340 80cf 	ble.w	80062c0 <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	7918      	ldrb	r0, [r3, #4]
 8006126:	7bfa      	ldrb	r2, [r7, #15]
 8006128:	7b7b      	ldrb	r3, [r7, #13]
 800612a:	4413      	add	r3, r2
 800612c:	b2db      	uxtb	r3, r3
 800612e:	425b      	negs	r3, r3
 8006130:	b2db      	uxtb	r3, r3
 8006132:	b25a      	sxtb	r2, r3
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	7b9b      	ldrb	r3, [r3, #14]
 8006138:	f997 100e 	ldrsb.w	r1, [r7, #14]
 800613c:	f7ff fed0 	bl	8005ee0 <u8g2_add_vector_x>
 8006140:	4603      	mov	r3, r0
 8006142:	461a      	mov	r2, r3
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	7958      	ldrb	r0, [r3, #5]
 800614c:	7bfa      	ldrb	r2, [r7, #15]
 800614e:	7b7b      	ldrb	r3, [r7, #13]
 8006150:	4413      	add	r3, r2
 8006152:	b2db      	uxtb	r3, r3
 8006154:	425b      	negs	r3, r3
 8006156:	b2db      	uxtb	r3, r3
 8006158:	b25a      	sxtb	r2, r3
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	7b9b      	ldrb	r3, [r3, #14]
 800615e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8006162:	f7ff fe8a 	bl	8005e7a <u8g2_add_vector_y>
 8006166:	4603      	mov	r3, r0
 8006168:	461a      	mov	r2, r3
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	791b      	ldrb	r3, [r3, #4]
 8006172:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	795b      	ldrb	r3, [r3, #5]
 8006178:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 800617a:	7dfb      	ldrb	r3, [r7, #23]
 800617c:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 800617e:	7d7b      	ldrb	r3, [r7, #21]
 8006180:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	7b9b      	ldrb	r3, [r3, #14]
 8006186:	2b03      	cmp	r3, #3
 8006188:	d852      	bhi.n	8006230 <u8g2_font_decode_glyph+0x170>
 800618a:	a201      	add	r2, pc, #4	@ (adr r2, 8006190 <u8g2_font_decode_glyph+0xd0>)
 800618c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006190:	080061a1 	.word	0x080061a1
 8006194:	080061b9 	.word	0x080061b9
 8006198:	080061dd 	.word	0x080061dd
 800619c:	0800620d 	.word	0x0800620d
      {
	case 0:
	    x1 += decode->glyph_width;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	7dbb      	ldrb	r3, [r7, #22]
 80061aa:	4413      	add	r3, r2
 80061ac:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 80061ae:	7bfa      	ldrb	r2, [r7, #15]
 80061b0:	7d3b      	ldrb	r3, [r7, #20]
 80061b2:	4413      	add	r3, r2
 80061b4:	753b      	strb	r3, [r7, #20]
	    break;
 80061b6:	e03b      	b.n	8006230 <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	7dfa      	ldrb	r2, [r7, #23]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80061c0:	7dfb      	ldrb	r3, [r7, #23]
 80061c2:	3301      	adds	r3, #1
 80061c4:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80061c6:	7dbb      	ldrb	r3, [r7, #22]
 80061c8:	3301      	adds	r3, #1
 80061ca:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80061d2:	b2da      	uxtb	r2, r3
 80061d4:	7d3b      	ldrb	r3, [r7, #20]
 80061d6:	4413      	add	r3, r2
 80061d8:	753b      	strb	r3, [r7, #20]
	    break;
 80061da:	e029      	b.n	8006230 <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	7dfa      	ldrb	r2, [r7, #23]
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80061ea:	7dfb      	ldrb	r3, [r7, #23]
 80061ec:	3301      	adds	r3, #1
 80061ee:	75fb      	strb	r3, [r7, #23]
	    x1++;
 80061f0:	7dbb      	ldrb	r3, [r7, #22]
 80061f2:	3301      	adds	r3, #1
 80061f4:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 80061f6:	7bfb      	ldrb	r3, [r7, #15]
 80061f8:	7d7a      	ldrb	r2, [r7, #21]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80061fe:	7d7b      	ldrb	r3, [r7, #21]
 8006200:	3301      	adds	r3, #1
 8006202:	757b      	strb	r3, [r7, #21]
	    y1++;
 8006204:	7d3b      	ldrb	r3, [r7, #20]
 8006206:	3301      	adds	r3, #1
 8006208:	753b      	strb	r3, [r7, #20]
	    break;	  
 800620a:	e011      	b.n	8006230 <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 800620c:	7bfa      	ldrb	r2, [r7, #15]
 800620e:	7dbb      	ldrb	r3, [r7, #22]
 8006210:	4413      	add	r3, r2
 8006212:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800621a:	b2db      	uxtb	r3, r3
 800621c:	7d7a      	ldrb	r2, [r7, #21]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8006222:	7d7b      	ldrb	r3, [r7, #21]
 8006224:	3301      	adds	r3, #1
 8006226:	757b      	strb	r3, [r7, #21]
	    y1++;
 8006228:	7d3b      	ldrb	r3, [r7, #20]
 800622a:	3301      	adds	r3, #1
 800622c:	753b      	strb	r3, [r7, #20]
	    break;	  
 800622e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8006230:	7db8      	ldrb	r0, [r7, #22]
 8006232:	7d7a      	ldrb	r2, [r7, #21]
 8006234:	7df9      	ldrb	r1, [r7, #23]
 8006236:	7d3b      	ldrb	r3, [r7, #20]
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	4603      	mov	r3, r0
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 fbb2 	bl	80069a6 <u8g2_IsIntersection>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d102      	bne.n	800624e <u8g2_font_decode_glyph+0x18e>
	return d;
 8006248:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800624c:	e03a      	b.n	80062c4 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2200      	movs	r2, #0
 8006252:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2200      	movs	r2, #0
 8006258:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8006260:	4619      	mov	r1, r3
 8006262:	6938      	ldr	r0, [r7, #16]
 8006264:	f7ff fd9b 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 8006268:	4603      	mov	r3, r0
 800626a:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8006272:	4619      	mov	r1, r3
 8006274:	6938      	ldr	r0, [r7, #16]
 8006276:	f7ff fd92 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 800627a:	4603      	mov	r3, r0
 800627c:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800627e:	7afb      	ldrb	r3, [r7, #11]
 8006280:	2200      	movs	r2, #0
 8006282:	4619      	mov	r1, r3
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f7ff fe5e 	bl	8005f46 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 800628a:	7abb      	ldrb	r3, [r7, #10]
 800628c:	2201      	movs	r2, #1
 800628e:	4619      	mov	r1, r3
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f7ff fe58 	bl	8005f46 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8006296:	2101      	movs	r1, #1
 8006298:	6938      	ldr	r0, [r7, #16]
 800629a:	f7ff fd80 	bl	8005d9e <u8g2_font_decode_get_unsigned_bits>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1ec      	bne.n	800627e <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80062aa:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	dd00      	ble.n	80062b4 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80062b2:	e7d2      	b.n	800625a <u8g2_font_decode_glyph+0x19a>
	break;
 80062b4:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	7b1a      	ldrb	r2, [r3, #12]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
  return d;
 80062c0:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3718      	adds	r7, #24
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062dc:	60fb      	str	r3, [r7, #12]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	3317      	adds	r3, #23
 80062e2:	60fb      	str	r3, [r7, #12]

  
  if ( encoding <= 255 )
 80062e4:	887b      	ldrh	r3, [r7, #2]
 80062e6:	2bff      	cmp	r3, #255	@ 0xff
 80062e8:	d82a      	bhi.n	8006340 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80062ea:	887b      	ldrh	r3, [r7, #2]
 80062ec:	2b60      	cmp	r3, #96	@ 0x60
 80062ee:	d907      	bls.n	8006300 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 80062f6:	461a      	mov	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	4413      	add	r3, r2
 80062fc:	60fb      	str	r3, [r7, #12]
 80062fe:	e009      	b.n	8006314 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8006300:	887b      	ldrh	r3, [r7, #2]
 8006302:	2b40      	cmp	r3, #64	@ 0x40
 8006304:	d906      	bls.n	8006314 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800630c:	461a      	mov	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	4413      	add	r3, r2
 8006312:	60fb      	str	r3, [r7, #12]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	3301      	adds	r3, #1
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d036      	beq.n	800638c <u8g2_font_get_glyph_data+0xc0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	461a      	mov	r2, r3
 8006324:	887b      	ldrh	r3, [r7, #2]
 8006326:	4293      	cmp	r3, r2
 8006328:	d102      	bne.n	8006330 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	3302      	adds	r3, #2
 800632e:	e031      	b.n	8006394 <u8g2_font_get_glyph_data+0xc8>
      }
      font += u8x8_pgm_read( font + 1 );
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	3301      	adds	r3, #1
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	4413      	add	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800633e:	e7e9      	b.n	8006314 <u8g2_font_get_glyph_data+0x48>
	font = u8g2->last_font_data;
    }
    else
#endif 

    font += u8g2->font_info.start_pos_unicode;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8006346:	461a      	mov	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	4413      	add	r3, r2
 800634c:	60fb      	str	r3, [r7, #12]
    
    
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	817b      	strh	r3, [r7, #10]
      e <<= 8;
 8006354:	897b      	ldrh	r3, [r7, #10]
 8006356:	021b      	lsls	r3, r3, #8
 8006358:	817b      	strh	r3, [r7, #10]
      e |= u8x8_pgm_read( font + 1 );
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	3301      	adds	r3, #1
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	897b      	ldrh	r3, [r7, #10]
 8006364:	4313      	orrs	r3, r2
 8006366:	817b      	strh	r3, [r7, #10]
#ifdef  __unix__
      if ( encoding < e )
        break;
#endif 

      if ( e == 0 )
 8006368:	897b      	ldrh	r3, [r7, #10]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d010      	beq.n	8006390 <u8g2_font_get_glyph_data+0xc4>
	break;
  
      if ( e == encoding )
 800636e:	897a      	ldrh	r2, [r7, #10]
 8006370:	887b      	ldrh	r3, [r7, #2]
 8006372:	429a      	cmp	r2, r3
 8006374:	d102      	bne.n	800637c <u8g2_font_get_glyph_data+0xb0>
      {
#ifdef  __unix__
	u8g2->last_font_data = font;
	u8g2->last_unicode = encoding;
#endif 
	return font+3;	/* skip encoding and glyph size */
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3303      	adds	r3, #3
 800637a:	e00b      	b.n	8006394 <u8g2_font_get_glyph_data+0xc8>
      }
      font += u8x8_pgm_read( font + 2 );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	3302      	adds	r3, #2
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	461a      	mov	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	4413      	add	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]
      e = u8x8_pgm_read( font );
 800638a:	e7e0      	b.n	800634e <u8g2_font_get_glyph_data+0x82>
	break;
 800638c:	bf00      	nop
 800638e:	e000      	b.n	8006392 <u8g2_font_get_glyph_data+0xc6>
	break;
 8006390:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8006392:	2300      	movs	r3, #0
}
 8006394:	4618      	mov	r0, r3
 8006396:	3714      	adds	r7, #20
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	4608      	mov	r0, r1
 80063aa:	4611      	mov	r1, r2
 80063ac:	461a      	mov	r2, r3
 80063ae:	4603      	mov	r3, r0
 80063b0:	70fb      	strb	r3, [r7, #3]
 80063b2:	460b      	mov	r3, r1
 80063b4:	70bb      	strb	r3, [r7, #2]
 80063b6:	4613      	mov	r3, r2
 80063b8:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 80063ba:	2300      	movs	r3, #0
 80063bc:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	78fa      	ldrb	r2, [r7, #3]
 80063c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  u8g2->font_decode.target_y = y;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	78ba      	ldrb	r2, [r7, #2]
 80063ca:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80063ce:	883b      	ldrh	r3, [r7, #0]
 80063d0:	4619      	mov	r1, r3
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ff7a 	bl	80062cc <u8g2_font_get_glyph_data>
 80063d8:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d005      	beq.n	80063ec <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80063e0:	68b9      	ldr	r1, [r7, #8]
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7ff fe6c 	bl	80060c0 <u8g2_font_decode_glyph>
 80063e8:	4603      	mov	r3, r0
 80063ea:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <u8g2_SetFontMode>:
    U8G2_FONT_MODE_SOLID
    U8G2_FONT_MODE_NONE
  This has been changed for the new font procedures  
*/
void u8g2_SetFontMode(u8g2_t *u8g2, uint8_t is_transparent)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b083      	sub	sp, #12
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
 80063fe:	460b      	mov	r3, r1
 8006400:	70fb      	strb	r3, [r7, #3]
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	78fa      	ldrb	r2, [r7, #3]
 8006406:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
}
 800640a:	bf00      	nop
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
	...

08006418 <u8g2_DrawGlyph>:

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	4608      	mov	r0, r1
 8006422:	4611      	mov	r1, r2
 8006424:	461a      	mov	r2, r3
 8006426:	4603      	mov	r3, r0
 8006428:	70fb      	strb	r3, [r7, #3]
 800642a:	460b      	mov	r3, r1
 800642c:	70bb      	strb	r3, [r7, #2]
 800642e:	4613      	mov	r3, r2
 8006430:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8006438:	2b03      	cmp	r3, #3
 800643a:	d833      	bhi.n	80064a4 <u8g2_DrawGlyph+0x8c>
 800643c:	a201      	add	r2, pc, #4	@ (adr r2, 8006444 <u8g2_DrawGlyph+0x2c>)
 800643e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006442:	bf00      	nop
 8006444:	08006455 	.word	0x08006455
 8006448:	08006469 	.word	0x08006469
 800644c:	0800647d 	.word	0x0800647d
 8006450:	08006491 	.word	0x08006491
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	4798      	blx	r3
 800645c:	4603      	mov	r3, r0
 800645e:	461a      	mov	r2, r3
 8006460:	78bb      	ldrb	r3, [r7, #2]
 8006462:	4413      	add	r3, r2
 8006464:	70bb      	strb	r3, [r7, #2]
      break;
 8006466:	e01d      	b.n	80064a4 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	4798      	blx	r3
 8006470:	4603      	mov	r3, r0
 8006472:	461a      	mov	r2, r3
 8006474:	78fb      	ldrb	r3, [r7, #3]
 8006476:	1a9b      	subs	r3, r3, r2
 8006478:	70fb      	strb	r3, [r7, #3]
      break;
 800647a:	e013      	b.n	80064a4 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	4798      	blx	r3
 8006484:	4603      	mov	r3, r0
 8006486:	461a      	mov	r2, r3
 8006488:	78bb      	ldrb	r3, [r7, #2]
 800648a:	1a9b      	subs	r3, r3, r2
 800648c:	70bb      	strb	r3, [r7, #2]
      break;
 800648e:	e009      	b.n	80064a4 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	4798      	blx	r3
 8006498:	4603      	mov	r3, r0
 800649a:	461a      	mov	r2, r3
 800649c:	78fb      	ldrb	r3, [r7, #3]
 800649e:	4413      	add	r3, r2
 80064a0:	70fb      	strb	r3, [r7, #3]
      break;
 80064a2:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80064a4:	883b      	ldrh	r3, [r7, #0]
 80064a6:	78ba      	ldrb	r2, [r7, #2]
 80064a8:	78f9      	ldrb	r1, [r7, #3]
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7ff ff78 	bl	80063a0 <u8g2_font_draw_glyph>
 80064b0:	4603      	mov	r3, r0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop

080064bc <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	607b      	str	r3, [r7, #4]
 80064c6:	460b      	mov	r3, r1
 80064c8:	72fb      	strb	r3, [r7, #11]
 80064ca:	4613      	mov	r3, r2
 80064cc:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 fc21 	bl	8006d16 <u8x8_utf8_init>
  sum = 0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	7812      	ldrb	r2, [r2, #0]
 80064e0:	4611      	mov	r1, r2
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	4798      	blx	r3
 80064e6:	4603      	mov	r3, r0
 80064e8:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80064ea:	8abb      	ldrh	r3, [r7, #20]
 80064ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d038      	beq.n	8006566 <u8g2_draw_string+0xaa>
      break;
    str++;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3301      	adds	r3, #1
 80064f8:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80064fa:	8abb      	ldrh	r3, [r7, #20]
 80064fc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8006500:	4293      	cmp	r3, r2
 8006502:	d0e9      	beq.n	80064d8 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8006504:	8abb      	ldrh	r3, [r7, #20]
 8006506:	7aba      	ldrb	r2, [r7, #10]
 8006508:	7af9      	ldrb	r1, [r7, #11]
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7ff ff84 	bl	8006418 <u8g2_DrawGlyph>
 8006510:	4603      	mov	r3, r0
 8006512:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800651a:	2b03      	cmp	r3, #3
 800651c:	d81e      	bhi.n	800655c <u8g2_draw_string+0xa0>
 800651e:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <u8g2_draw_string+0x68>)
 8006520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006524:	08006535 	.word	0x08006535
 8006528:	0800653f 	.word	0x0800653f
 800652c:	08006549 	.word	0x08006549
 8006530:	08006553 	.word	0x08006553
      {
	case 0:
	  x += delta;
 8006534:	7afa      	ldrb	r2, [r7, #11]
 8006536:	7cfb      	ldrb	r3, [r7, #19]
 8006538:	4413      	add	r3, r2
 800653a:	72fb      	strb	r3, [r7, #11]
	  break;
 800653c:	e00e      	b.n	800655c <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800653e:	7aba      	ldrb	r2, [r7, #10]
 8006540:	7cfb      	ldrb	r3, [r7, #19]
 8006542:	4413      	add	r3, r2
 8006544:	72bb      	strb	r3, [r7, #10]
	  break;
 8006546:	e009      	b.n	800655c <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8006548:	7afa      	ldrb	r2, [r7, #11]
 800654a:	7cfb      	ldrb	r3, [r7, #19]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	72fb      	strb	r3, [r7, #11]
	  break;
 8006550:	e004      	b.n	800655c <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8006552:	7aba      	ldrb	r2, [r7, #10]
 8006554:	7cfb      	ldrb	r3, [r7, #19]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	72bb      	strb	r3, [r7, #10]
	  break;
 800655a:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 800655c:	7dfa      	ldrb	r2, [r7, #23]
 800655e:	7cfb      	ldrb	r3, [r7, #19]
 8006560:	4413      	add	r3, r2
 8006562:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8006564:	e7b8      	b.n	80064d8 <u8g2_draw_string+0x1c>
      break;
 8006566:	bf00      	nop
    }
  }
  return sum;
 8006568:	7dfb      	ldrb	r3, [r7, #23]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop

08006574 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	607b      	str	r3, [r7, #4]
 800657e:	460b      	mov	r3, r1
 8006580:	72fb      	strb	r3, [r7, #11]
 8006582:	4613      	mov	r3, r2
 8006584:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	4a06      	ldr	r2, [pc, #24]	@ (80065a4 <u8g2_DrawStr+0x30>)
 800658a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800658c:	7aba      	ldrb	r2, [r7, #10]
 800658e:	7af9      	ldrb	r1, [r7, #11]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff ff92 	bl	80064bc <u8g2_draw_string>
 8006598:	4603      	mov	r3, r0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	08006d33 	.word	0x08006d33

080065a8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d05d      	beq.n	8006674 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f993 206d 	ldrsb.w	r2, [r3, #109]	@ 0x6d
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f993 206e 	ldrsb.w	r2, [r3, #110]	@ 0x6e
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d04d      	beq.n	8006676 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d11c      	bne.n	800661e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f993 2079 	ldrsb.w	r2, [r3, #121]	@ 0x79
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f993 306f 	ldrsb.w	r3, [r3, #111]	@ 0x6f
 80065f0:	429a      	cmp	r2, r3
 80065f2:	da05      	bge.n	8006600 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f993 206f 	ldrsb.w	r2, [r3, #111]	@ 0x6f
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f993 207a 	ldrsb.w	r2, [r3, #122]	@ 0x7a
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f993 3070 	ldrsb.w	r3, [r3, #112]	@ 0x70
 800660c:	429a      	cmp	r2, r3
 800660e:	dd32      	ble.n	8006676 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f993 2070 	ldrsb.w	r2, [r3, #112]	@ 0x70
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 800661c:	e02b      	b.n	8006676 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f993 3079 	ldrsb.w	r3, [r3, #121]	@ 0x79
 8006624:	461a      	mov	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 800662c:	4619      	mov	r1, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006634:	440b      	add	r3, r1
 8006636:	429a      	cmp	r2, r3
 8006638:	da0d      	bge.n	8006656 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 8006640:	b2da      	uxtb	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006648:	b2db      	uxtb	r3, r3
 800664a:	4413      	add	r3, r2
 800664c:	b2db      	uxtb	r3, r3
 800664e:	b25a      	sxtb	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f993 207a 	ldrsb.w	r2, [r3, #122]	@ 0x7a
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f993 306c 	ldrsb.w	r3, [r3, #108]	@ 0x6c
 8006662:	429a      	cmp	r2, r3
 8006664:	dd07      	ble.n	8006676 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f993 206c 	ldrsb.w	r2, [r3, #108]	@ 0x6c
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
 8006672:	e000      	b.n	8006676 <u8g2_UpdateRefHeight+0xce>
    return;
 8006674:	bf00      	nop
  }  
}
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  return 0;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
	...

08006698 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a04      	ldr	r2, [pc, #16]	@ (80066b4 <u8g2_SetFontPosBaseline+0x1c>)
 80066a4:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	08006681 	.word	0x08006681

080066b8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d00b      	beq.n	80066e4 <u8g2_SetFont+0x2c>
  {
#ifdef  __unix__
	u8g2->last_font_data = NULL;
	u8g2->last_unicode = 0x0ffff;
#endif 
    u8g2->font = font;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	649a      	str	r2, [r3, #72]	@ 0x48
    u8g2_read_font_info(&(u8g2->font_info), font);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3360      	adds	r3, #96	@ 0x60
 80066d6:	6839      	ldr	r1, [r7, #0]
 80066d8:	4618      	mov	r0, r3
 80066da:	f7ff fab7 	bl	8005c4c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7ff ff62 	bl	80065a8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 80066e4:	bf00      	nop
 80066e6:	3708      	adds	r7, #8
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <u8g2_clip_intersection>:

  optimized clipping: c is set to 0
*/
//static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t c, u8g2_uint_t d)
static uint8_t u8g2_clip_intersection(u8g2_uint_t *ap, u8g2_uint_t *bp, u8g2_uint_t d)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b087      	sub	sp, #28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	4613      	mov	r3, r2
 80066f8:	71fb      	strb	r3, [r7, #7]
  u8g2_uint_t a = *ap;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b = *bp;
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8006706:	7dfa      	ldrb	r2, [r7, #23]
 8006708:	7dbb      	ldrb	r3, [r7, #22]
 800670a:	429a      	cmp	r2, r3
 800670c:	d911      	bls.n	8006732 <u8g2_clip_intersection+0x46>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800670e:	7dfa      	ldrb	r2, [r7, #23]
 8006710:	79fb      	ldrb	r3, [r7, #7]
 8006712:	429a      	cmp	r2, r3
 8006714:	d208      	bcs.n	8006728 <u8g2_clip_intersection+0x3c>
    {
      b = d;
 8006716:	79fb      	ldrb	r3, [r7, #7]
 8006718:	75bb      	strb	r3, [r7, #22]
      b--;
 800671a:	7dbb      	ldrb	r3, [r7, #22]
 800671c:	3b01      	subs	r3, #1
 800671e:	75bb      	strb	r3, [r7, #22]
      *bp = b;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	7dba      	ldrb	r2, [r7, #22]
 8006724:	701a      	strb	r2, [r3, #0]
 8006726:	e004      	b.n	8006732 <u8g2_clip_intersection+0x46>
    }
    else
    {
      a = 0;
 8006728:	2300      	movs	r3, #0
 800672a:	75fb      	strb	r3, [r7, #23]
      *ap = a;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	7dfa      	ldrb	r2, [r7, #23]
 8006730:	701a      	strb	r2, [r3, #0]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8006732:	7dfa      	ldrb	r2, [r7, #23]
 8006734:	79fb      	ldrb	r3, [r7, #7]
 8006736:	429a      	cmp	r2, r3
 8006738:	d301      	bcc.n	800673e <u8g2_clip_intersection+0x52>
    return 0;
 800673a:	2300      	movs	r3, #0
 800673c:	e00c      	b.n	8006758 <u8g2_clip_intersection+0x6c>
  if ( b <= 0 )		// was b <= c, could be replaced with b == 0
 800673e:	7dbb      	ldrb	r3, [r7, #22]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <u8g2_clip_intersection+0x5c>
    return 0;
 8006744:	2300      	movs	r3, #0
 8006746:	e007      	b.n	8006758 <u8g2_clip_intersection+0x6c>
  //if ( a < c )		// never true with c == 0
  //  *ap = c;
  if ( b > d )
 8006748:	7dba      	ldrb	r2, [r7, #22]
 800674a:	79fb      	ldrb	r3, [r7, #7]
 800674c:	429a      	cmp	r2, r3
 800674e:	d902      	bls.n	8006756 <u8g2_clip_intersection+0x6a>
    *bp = d;
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	79fa      	ldrb	r2, [r7, #7]
 8006754:	701a      	strb	r2, [r3, #0]
    
  return 1;
 8006756:	2301      	movs	r3, #1
}
 8006758:	4618      	mov	r0, r3
 800675a:	371c      	adds	r7, #28
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
static void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006764:	b5b0      	push	{r4, r5, r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af02      	add	r7, sp, #8
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	4608      	mov	r0, r1
 800676e:	4611      	mov	r1, r2
 8006770:	461a      	mov	r2, r3
 8006772:	4603      	mov	r3, r0
 8006774:	70fb      	strb	r3, [r7, #3]
 8006776:	460b      	mov	r3, r1
 8006778:	70bb      	strb	r3, [r7, #2]
 800677a:	4613      	mov	r3, r2
 800677c:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t a;
  register u8g2_uint_t w, h;

  h = u8g2->pixel_buf_height;		// this must be the real buffer height
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 403b 	ldrb.w	r4, [r3, #59]	@ 0x3b
  w = u8g2->pixel_buf_width;		// this could be replaced by u8g2->u8x8.display_info->pixel_width
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f893 503a 	ldrb.w	r5, [r3, #58]	@ 0x3a


  if ( dir == 0 )
 800678a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d11a      	bne.n	80067c8 <u8g2_draw_hv_line_2dir+0x64>
  {
    if ( y >= h )
 8006792:	78bb      	ldrb	r3, [r7, #2]
 8006794:	429c      	cmp	r4, r3
 8006796:	d93d      	bls.n	8006814 <u8g2_draw_hv_line_2dir+0xb0>
      return;
    a = x;
 8006798:	78fb      	ldrb	r3, [r7, #3]
 800679a:	73fb      	strb	r3, [r7, #15]
    a += len;
 800679c:	7bfa      	ldrb	r2, [r7, #15]
 800679e:	787b      	ldrb	r3, [r7, #1]
 80067a0:	4413      	add	r3, r2
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&x, &a, w) == 0 )
 80067a6:	f107 010f 	add.w	r1, r7, #15
 80067aa:	1cfb      	adds	r3, r7, #3
 80067ac:	462a      	mov	r2, r5
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7ff ff9c 	bl	80066ec <u8g2_clip_intersection>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d02e      	beq.n	8006818 <u8g2_draw_hv_line_2dir+0xb4>
      return;
    len = a;
 80067ba:	7bfb      	ldrb	r3, [r7, #15]
 80067bc:	707b      	strb	r3, [r7, #1]
    len -= x;
 80067be:	78fb      	ldrb	r3, [r7, #3]
 80067c0:	787a      	ldrb	r2, [r7, #1]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	707b      	strb	r3, [r7, #1]
 80067c6:	e019      	b.n	80067fc <u8g2_draw_hv_line_2dir+0x98>
  }
  else
  {
    if ( x >= w )
 80067c8:	78fb      	ldrb	r3, [r7, #3]
 80067ca:	429d      	cmp	r5, r3
 80067cc:	d926      	bls.n	800681c <u8g2_draw_hv_line_2dir+0xb8>
      return;
    a = y;
 80067ce:	78bb      	ldrb	r3, [r7, #2]
 80067d0:	73fb      	strb	r3, [r7, #15]
    a += len;
 80067d2:	7bfa      	ldrb	r2, [r7, #15]
 80067d4:	787b      	ldrb	r3, [r7, #1]
 80067d6:	4413      	add	r3, r2
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	73fb      	strb	r3, [r7, #15]
    if ( u8g2_clip_intersection(&y, &a, h) == 0 )
 80067dc:	f107 010f 	add.w	r1, r7, #15
 80067e0:	1cbb      	adds	r3, r7, #2
 80067e2:	4622      	mov	r2, r4
 80067e4:	4618      	mov	r0, r3
 80067e6:	f7ff ff81 	bl	80066ec <u8g2_clip_intersection>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d017      	beq.n	8006820 <u8g2_draw_hv_line_2dir+0xbc>
      return;
    len = a;
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	707b      	strb	r3, [r7, #1]
    len -= y;
 80067f4:	78bb      	ldrb	r3, [r7, #2]
 80067f6:	787a      	ldrb	r2, [r7, #1]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	707b      	strb	r3, [r7, #1]
  }
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006800:	78f9      	ldrb	r1, [r7, #3]
 8006802:	78ba      	ldrb	r2, [r7, #2]
 8006804:	7878      	ldrb	r0, [r7, #1]
 8006806:	f897 3020 	ldrb.w	r3, [r7, #32]
 800680a:	9300      	str	r3, [sp, #0]
 800680c:	4603      	mov	r3, r0
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	47a0      	blx	r4
 8006812:	e006      	b.n	8006822 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006814:	bf00      	nop
 8006816:	e004      	b.n	8006822 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006818:	bf00      	nop
 800681a:	e002      	b.n	8006822 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 800681c:	bf00      	nop
 800681e:	e000      	b.n	8006822 <u8g2_draw_hv_line_2dir+0xbe>
      return;
 8006820:	bf00      	nop
}
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bdb0      	pop	{r4, r5, r7, pc}

08006828 <u8g2_draw_hv_line_4dir>:

  This function will remove directions 2 and 3. Instead 0 and 1 are used.

*/
void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006828:	b590      	push	{r4, r7, lr}
 800682a:	b085      	sub	sp, #20
 800682c:	af02      	add	r7, sp, #8
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	4608      	mov	r0, r1
 8006832:	4611      	mov	r1, r2
 8006834:	461a      	mov	r2, r3
 8006836:	4603      	mov	r3, r0
 8006838:	70fb      	strb	r3, [r7, #3]
 800683a:	460b      	mov	r3, r1
 800683c:	70bb      	strb	r3, [r7, #2]
 800683e:	4613      	mov	r3, r2
 8006840:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_HVLINE_COUNT
  u8g2->hv_cnt++;
#endif /* U8G2_WITH_HVLINE_COUNT */   

  /* transform to pixel buffer coordinates */
   y -= u8g2->tile_curr_row*8;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006848:	00db      	lsls	r3, r3, #3
 800684a:	b2db      	uxtb	r3, r3
 800684c:	78ba      	ldrb	r2, [r7, #2]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	70bb      	strb	r3, [r7, #2]

  /* additional optimization for one pixel draw */
  /* requires about 60 bytes on the ATMega flash memory */
  /* 20% improvement for single pixel draw test in FPS.ino */
#ifdef U8G2_WITH_ONE_PIXEL_OPTIMIZATION
  if ( len == 1 )
 8006852:	787b      	ldrb	r3, [r7, #1]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d116      	bne.n	8006886 <u8g2_draw_hv_line_4dir+0x5e>
  {
    if ( x < u8g2->pixel_buf_width && y < u8g2->pixel_buf_height )
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800685e:	78fa      	ldrb	r2, [r7, #3]
 8006860:	429a      	cmp	r2, r3
 8006862:	d233      	bcs.n	80068cc <u8g2_draw_hv_line_4dir+0xa4>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800686a:	78ba      	ldrb	r2, [r7, #2]
 800686c:	429a      	cmp	r2, r3
 800686e:	d22d      	bcs.n	80068cc <u8g2_draw_hv_line_4dir+0xa4>
      u8g2->ll_hvline(u8g2, x, y, len, dir);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006874:	7878      	ldrb	r0, [r7, #1]
 8006876:	78ba      	ldrb	r2, [r7, #2]
 8006878:	78f9      	ldrb	r1, [r7, #3]
 800687a:	7e3b      	ldrb	r3, [r7, #24]
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	4603      	mov	r3, r0
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	47a0      	blx	r4
    return;
 8006884:	e022      	b.n	80068cc <u8g2_draw_hv_line_4dir+0xa4>
  }
#endif
  
  if ( dir == 2 )
 8006886:	7e3b      	ldrb	r3, [r7, #24]
 8006888:	2b02      	cmp	r3, #2
 800688a:	d107      	bne.n	800689c <u8g2_draw_hv_line_4dir+0x74>
  {
    x -= len;
 800688c:	78fa      	ldrb	r2, [r7, #3]
 800688e:	787b      	ldrb	r3, [r7, #1]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	70fb      	strb	r3, [r7, #3]
    x++;
 8006894:	78fb      	ldrb	r3, [r7, #3]
 8006896:	3301      	adds	r3, #1
 8006898:	70fb      	strb	r3, [r7, #3]
 800689a:	e009      	b.n	80068b0 <u8g2_draw_hv_line_4dir+0x88>
  }
  else if ( dir == 3 )
 800689c:	7e3b      	ldrb	r3, [r7, #24]
 800689e:	2b03      	cmp	r3, #3
 80068a0:	d106      	bne.n	80068b0 <u8g2_draw_hv_line_4dir+0x88>
  {
    y -= len;
 80068a2:	78ba      	ldrb	r2, [r7, #2]
 80068a4:	787b      	ldrb	r3, [r7, #1]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	70bb      	strb	r3, [r7, #2]
    y++;
 80068aa:	78bb      	ldrb	r3, [r7, #2]
 80068ac:	3301      	adds	r3, #1
 80068ae:	70bb      	strb	r3, [r7, #2]
  }
  dir &= 1;  
 80068b0:	7e3b      	ldrb	r3, [r7, #24]
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	763b      	strb	r3, [r7, #24]
#ifdef U8G2_WITH_CLIPPING
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80068b8:	7878      	ldrb	r0, [r7, #1]
 80068ba:	78ba      	ldrb	r2, [r7, #2]
 80068bc:	78f9      	ldrb	r1, [r7, #3]
 80068be:	7e3b      	ldrb	r3, [r7, #24]
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	4603      	mov	r3, r0
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7ff ff4d 	bl	8006764 <u8g2_draw_hv_line_2dir>
 80068ca:	e000      	b.n	80068ce <u8g2_draw_hv_line_4dir+0xa6>
    return;
 80068cc:	bf00      	nop
#else
  u8g2->ll_hvline(u8g2, x, y, len, dir);
#endif
}
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd90      	pop	{r4, r7, pc}

080068d4 <u8g2_DrawHVLine>:
/*
  This is the toplevel function for the hv line draw procedures.
  This function should be called by the user.
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80068d4:	b590      	push	{r4, r7, lr}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af02      	add	r7, sp, #8
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	4608      	mov	r0, r1
 80068de:	4611      	mov	r1, r2
 80068e0:	461a      	mov	r2, r3
 80068e2:	4603      	mov	r3, r0
 80068e4:	70fb      	strb	r3, [r7, #3]
 80068e6:	460b      	mov	r3, r1
 80068e8:	70bb      	strb	r3, [r7, #2]
 80068ea:	4613      	mov	r3, r2
 80068ec:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  if ( len != 0 )
 80068ee:	787b      	ldrb	r3, [r7, #1]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00a      	beq.n	800690a <u8g2_DrawHVLine+0x36>
    u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	685c      	ldr	r4, [r3, #4]
 80068fa:	7878      	ldrb	r0, [r7, #1]
 80068fc:	78ba      	ldrb	r2, [r7, #2]
 80068fe:	78f9      	ldrb	r1, [r7, #3]
 8006900:	7e3b      	ldrb	r3, [r7, #24]
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	4603      	mov	r3, r0
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	47a0      	blx	r4
}
 800690a:	bf00      	nop
 800690c:	370c      	adds	r7, #12
 800690e:	46bd      	mov	sp, r7
 8006910:	bd90      	pop	{r4, r7, pc}

08006912 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	460b      	mov	r3, r1
 800691c:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	78fa      	ldrb	r2, [r7, #3]
 8006922:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  if ( color >= 3 )
 8006926:	78fb      	ldrb	r3, [r7, #3]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d903      	bls.n	8006934 <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8006940:	b490      	push	{r4, r7}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	4604      	mov	r4, r0
 8006948:	4608      	mov	r0, r1
 800694a:	4611      	mov	r1, r2
 800694c:	461a      	mov	r2, r3
 800694e:	4623      	mov	r3, r4
 8006950:	71fb      	strb	r3, [r7, #7]
 8006952:	4603      	mov	r3, r0
 8006954:	71bb      	strb	r3, [r7, #6]
 8006956:	460b      	mov	r3, r1
 8006958:	717b      	strb	r3, [r7, #5]
 800695a:	4613      	mov	r3, r2
 800695c:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 800695e:	797a      	ldrb	r2, [r7, #5]
 8006960:	79bb      	ldrb	r3, [r7, #6]
 8006962:	429a      	cmp	r2, r3
 8006964:	d20d      	bcs.n	8006982 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8006966:	793a      	ldrb	r2, [r7, #4]
 8006968:	79fb      	ldrb	r3, [r7, #7]
 800696a:	429a      	cmp	r2, r3
 800696c:	d901      	bls.n	8006972 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 800696e:	2301      	movs	r3, #1
 8006970:	e014      	b.n	800699c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8006972:	797a      	ldrb	r2, [r7, #5]
 8006974:	793b      	ldrb	r3, [r7, #4]
 8006976:	429a      	cmp	r2, r3
 8006978:	d901      	bls.n	800697e <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 800697a:	2301      	movs	r3, #1
 800697c:	e00e      	b.n	800699c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800697e:	2300      	movs	r3, #0
 8006980:	e00c      	b.n	800699c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8006982:	793a      	ldrb	r2, [r7, #4]
 8006984:	79fb      	ldrb	r3, [r7, #7]
 8006986:	429a      	cmp	r2, r3
 8006988:	d907      	bls.n	800699a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800698a:	797a      	ldrb	r2, [r7, #5]
 800698c:	793b      	ldrb	r3, [r7, #4]
 800698e:	429a      	cmp	r2, r3
 8006990:	d901      	bls.n	8006996 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8006992:	2301      	movs	r3, #1
 8006994:	e002      	b.n	800699c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8006996:	2300      	movs	r3, #0
 8006998:	e000      	b.n	800699c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800699a:	2300      	movs	r3, #0
    }
  }
}
 800699c:	4618      	mov	r0, r3
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bc90      	pop	{r4, r7}
 80069a4:	4770      	bx	lr

080069a6 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b082      	sub	sp, #8
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
 80069ae:	4608      	mov	r0, r1
 80069b0:	4611      	mov	r1, r2
 80069b2:	461a      	mov	r2, r3
 80069b4:	4603      	mov	r3, r0
 80069b6:	70fb      	strb	r3, [r7, #3]
 80069b8:	460b      	mov	r3, r1
 80069ba:	70bb      	strb	r3, [r7, #2]
 80069bc:	4613      	mov	r3, r2
 80069be:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 0043 	ldrb.w	r0, [r3, #67]	@ 0x43
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f893 1044 	ldrb.w	r1, [r3, #68]	@ 0x44
 80069cc:	7c3b      	ldrb	r3, [r7, #16]
 80069ce:	78ba      	ldrb	r2, [r7, #2]
 80069d0:	f7ff ffb6 	bl	8006940 <u8g2_is_intersection_decision_tree>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <u8g2_IsIntersection+0x38>
    return 0; 
 80069da:	2300      	movs	r3, #0
 80069dc:	e00a      	b.n	80069f4 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 0041 	ldrb.w	r0, [r3, #65]	@ 0x41
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 1042 	ldrb.w	r1, [r3, #66]	@ 0x42
 80069ea:	787b      	ldrb	r3, [r7, #1]
 80069ec:	78fa      	ldrb	r2, [r7, #3]
 80069ee:	f7ff ffa7 	bl	8006940 <u8g2_is_intersection_decision_tree>
 80069f2:	4603      	mov	r3, r0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3708      	adds	r7, #8
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	4608      	mov	r0, r1
 8006a06:	4611      	mov	r1, r2
 8006a08:	461a      	mov	r2, r3
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	70fb      	strb	r3, [r7, #3]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	70bb      	strb	r3, [r7, #2]
 8006a12:	4613      	mov	r3, r2
 8006a14:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8006a16:	78bb      	ldrb	r3, [r7, #2]
 8006a18:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8006a1a:	7cfb      	ldrb	r3, [r7, #19]
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 8006a22:	2301      	movs	r3, #1
 8006a24:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8006a26:	7c3a      	ldrb	r2, [r7, #16]
 8006a28:	7cfb      	ldrb	r3, [r7, #19]
 8006a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2e:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 8006a30:	2300      	movs	r3, #0
 8006a32:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 8006a34:	2300      	movs	r3, #0
 8006a36:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d801      	bhi.n	8006a46 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8006a42:	7c3b      	ldrb	r3, [r7, #16]
 8006a44:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d001      	beq.n	8006a54 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8006a50:	7c3b      	ldrb	r3, [r7, #16]
 8006a52:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8006a54:	78bb      	ldrb	r3, [r7, #2]
 8006a56:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8006a58:	89fb      	ldrh	r3, [r7, #14]
 8006a5a:	f023 0307 	bic.w	r3, r3, #7
 8006a5e:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	7c1b      	ldrb	r3, [r3, #16]
 8006a66:	461a      	mov	r2, r3
 8006a68:	89fb      	ldrh	r3, [r7, #14]
 8006a6a:	fb13 f302 	smulbb	r3, r3, r2
 8006a6e:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a74:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8006a76:	89fb      	ldrh	r3, [r7, #14]
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]
  ptr += x;
 8006a7e:	78fb      	ldrb	r3, [r7, #3]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	4413      	add	r3, r2
 8006a84:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8006a86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d117      	bne.n	8006abe <u8g2_ll_hvline_vertical_top_lsb+0xc2>
  {
      do
      {
	*ptr |= or_mask;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	781a      	ldrb	r2, [r3, #0]
 8006a92:	7cbb      	ldrb	r3, [r7, #18]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	b2da      	uxtb	r2, r3
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	781a      	ldrb	r2, [r3, #0]
 8006aa0:	7c7b      	ldrb	r3, [r7, #17]
 8006aa2:	4053      	eors	r3, r2
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	701a      	strb	r2, [r3, #0]
	ptr++;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	3301      	adds	r3, #1
 8006aae:	617b      	str	r3, [r7, #20]
	len--;
 8006ab0:	787b      	ldrb	r3, [r7, #1]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 8006ab6:	787b      	ldrb	r3, [r7, #1]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d1e8      	bne.n	8006a8e <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8006abc:	e039      	b.n	8006b32 <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	781a      	ldrb	r2, [r3, #0]
 8006ac2:	7cbb      	ldrb	r3, [r7, #18]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	781a      	ldrb	r2, [r3, #0]
 8006ad0:	7c7b      	ldrb	r3, [r7, #17]
 8006ad2:	4053      	eors	r3, r2
 8006ad4:	b2da      	uxtb	r2, r3
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8006ada:	7cfb      	ldrb	r3, [r7, #19]
 8006adc:	3301      	adds	r3, #1
 8006ade:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 8006ae0:	7cfb      	ldrb	r3, [r7, #19]
 8006ae2:	f003 0307 	and.w	r3, r3, #7
 8006ae6:	74fb      	strb	r3, [r7, #19]
      len--;
 8006ae8:	787b      	ldrb	r3, [r7, #1]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 8006aee:	7cfb      	ldrb	r3, [r7, #19]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d115      	bne.n	8006b20 <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006afa:	461a      	mov	r2, r3
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	4413      	add	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d801      	bhi.n	8006b10 <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d008      	beq.n	8006b2c <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	747b      	strb	r3, [r7, #17]
 8006b1e:	e005      	b.n	8006b2c <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 8006b20:	7cbb      	ldrb	r3, [r7, #18]
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8006b26:	7c7b      	ldrb	r3, [r7, #17]
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8006b2c:	787b      	ldrb	r3, [r7, #1]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1c5      	bne.n	8006abe <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8006b32:	bf00      	nop
 8006b34:	371c      	adds	r7, #28
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b084      	sub	sp, #16
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	60f8      	str	r0, [r7, #12]
 8006b46:	60b9      	str	r1, [r7, #8]
 8006b48:	603b      	str	r3, [r7, #0]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	649a      	str	r2, [r3, #72]	@ 0x48
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	683a      	ldr	r2, [r7, #0]
 8006b58:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	79fa      	ldrb	r2, [r7, #7]
 8006b64:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
  u8g2->bitmap_transparency = 0;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  
  u8g2->draw_color = 1;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  u8g2->is_auto_page_clear = 1;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  
  u8g2->cb = u8g2_cb;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update(u8g2);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	4798      	blx	r3

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f7ff fd79 	bl	8006698 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
#endif
}
 8006bae:	bf00      	nop
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8006bb6:	b480      	push	{r7}
 8006bb8:	b085      	sub	sp, #20
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006bc4:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006bc6:	7bfb      	ldrb	r3, [r7, #15]
 8006bc8:	00db      	lsls	r3, r3, #3
 8006bca:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	7bfa      	ldrb	r2, [r7, #15]
 8006bd0:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
  
  t = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	7c1b      	ldrb	r3, [r3, #16]
 8006bda:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 8006bdc:	7bfb      	ldrb	r3, [r7, #15]
 8006bde:	2b1f      	cmp	r3, #31
 8006be0:	d901      	bls.n	8006be6 <u8g2_update_dimension_common+0x30>
    t = 31;
 8006be2:	231f      	movs	r3, #31
 8006be4:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 8006be6:	7bfb      	ldrb	r3, [r7, #15]
 8006be8:	00db      	lsls	r3, r3, #3
 8006bea:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	7bfa      	ldrb	r2, [r7, #15]
 8006bf0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006bfa:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006bfc:	7bfb      	ldrb	r3, [r7, #15]
 8006bfe:	00db      	lsls	r3, r3, #3
 8006c00:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	7bfa      	ldrb	r2, [r7, #15]
 8006c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  t = u8g2->tile_buf_height;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c10:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8006c1a:	4413      	add	r3, r2
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	6812      	ldr	r2, [r2, #0]
 8006c20:	7c52      	ldrb	r2, [r2, #17]
 8006c22:	4293      	cmp	r3, r2
 8006c24:	dd07      	ble.n	8006c36 <u8g2_update_dimension_common+0x80>
    t = u8g2_GetU8x8(u8g2)->display_info->tile_height - u8g2->tile_curr_row;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	7c5a      	ldrb	r2, [r3, #17]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	00db      	lsls	r3, r3, #3
 8006c3a:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  u8g2->buf_y1 = u8g2->buf_y0;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  u8g2->buf_y1 += t;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8006c5a:	7bfb      	ldrb	r3, [r7, #15]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  
#ifdef U8G2_16BIT
  u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
#else
  u8g2->width = 240;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	22f0      	movs	r2, #240	@ 0xf0
 8006c6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  if ( u8g2_GetU8x8(u8g2)->display_info->pixel_width <= 240 )
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	8a9b      	ldrh	r3, [r3, #20]
 8006c74:	2bf0      	cmp	r3, #240	@ 0xf0
 8006c76:	d806      	bhi.n	8006c86 <u8g2_update_dimension_common+0xd0>
    u8g2->width = u8g2_GetU8x8(u8g2)->display_info->pixel_width;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	8a9b      	ldrh	r3, [r3, #20]
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  u8g2->height = u8g2_GetU8x8(u8g2)->display_info->pixel_height;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	8adb      	ldrh	r3, [r3, #22]
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
#endif

}
 8006c94:	bf00      	nop
 8006c96:	3714      	adds	r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <u8g2_update_dimension_r0>:

void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7ff ff84 	bl	8006bb6 <u8g2_update_dimension_common>

  u8g2->user_x0 = 0;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  u8g2->user_x1 = u8g2->pixel_buf_width;	/* pixel_buf_width replaced with width */
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  
  u8g2->user_y0 = u8g2->buf_y0;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  u8g2->user_y1 = u8g2->buf_y1;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
//  printf("x0=%d x1=%d y0=%d y1=%d\n", 
//      u8g2->user_x0, u8g2->user_x1, u8g2->user_y0, u8g2->user_y1);
}
 8006cda:	bf00      	nop
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_4dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b084      	sub	sp, #16
 8006ce6:	af02      	add	r7, sp, #8
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	4608      	mov	r0, r1
 8006cec:	4611      	mov	r1, r2
 8006cee:	461a      	mov	r2, r3
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	70fb      	strb	r3, [r7, #3]
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	70bb      	strb	r3, [r7, #2]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	707b      	strb	r3, [r7, #1]
  u8g2_draw_hv_line_4dir(u8g2, x, y, len, dir);
 8006cfc:	7878      	ldrb	r0, [r7, #1]
 8006cfe:	78ba      	ldrb	r2, [r7, #2]
 8006d00:	78f9      	ldrb	r1, [r7, #3]
 8006d02:	7c3b      	ldrb	r3, [r7, #16]
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	4603      	mov	r3, r0
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f7ff fd8d 	bl	8006828 <u8g2_draw_hv_line_4dir>
}
 8006d0e:	bf00      	nop
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
}
 8006d26:	bf00      	nop
 8006d28:	370c      	adds	r7, #12
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr

08006d32 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8006d32:	b480      	push	{r7}
 8006d34:	b083      	sub	sp, #12
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8006d3e:	78fb      	ldrb	r3, [r7, #3]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <u8x8_ascii_next+0x18>
 8006d44:	78fb      	ldrb	r3, [r7, #3]
 8006d46:	2b0a      	cmp	r3, #10
 8006d48:	d102      	bne.n	8006d50 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8006d4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d4e:	e001      	b.n	8006d54 <u8x8_ascii_next+0x22>
  return b;
 8006d50:	78fb      	ldrb	r3, [r7, #3]
 8006d52:	b29b      	uxth	r3, r3
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8006d60:	b590      	push	{r4, r7, lr}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	460b      	mov	r3, r1
 8006d6a:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	691c      	ldr	r4, [r3, #16]
 8006d70:	78fa      	ldrb	r2, [r7, #3]
 8006d72:	2300      	movs	r3, #0
 8006d74:	2120      	movs	r1, #32
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	47a0      	blx	r4
 8006d7a:	4603      	mov	r3, r0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd90      	pop	{r4, r7, pc}

08006d84 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006d84:	b590      	push	{r4, r7, lr}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	607a      	str	r2, [r7, #4]
 8006d90:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	691c      	ldr	r4, [r3, #16]
 8006d96:	7afa      	ldrb	r2, [r7, #11]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2117      	movs	r1, #23
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	47a0      	blx	r4
 8006da0:	4603      	mov	r3, r0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd90      	pop	{r4, r7, pc}

08006daa <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b082      	sub	sp, #8
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
 8006db2:	460b      	mov	r3, r1
 8006db4:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8006db6:	1cfb      	adds	r3, r7, #3
 8006db8:	461a      	mov	r2, r3
 8006dba:	2101      	movs	r1, #1
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f7ff ffe1 	bl	8006d84 <u8x8_byte_SendBytes>
 8006dc2:	4603      	mov	r3, r0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8006dcc:	b590      	push	{r4, r7, lr}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	68dc      	ldr	r4, [r3, #12]
 8006ddc:	78fa      	ldrb	r2, [r7, #3]
 8006dde:	2300      	movs	r3, #0
 8006de0:	2115      	movs	r1, #21
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	47a0      	blx	r4
 8006de6:	4603      	mov	r3, r0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd90      	pop	{r4, r7, pc}

08006df0 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8006df0:	b590      	push	{r4, r7, lr}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	460b      	mov	r3, r1
 8006dfa:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68dc      	ldr	r4, [r3, #12]
 8006e00:	78fa      	ldrb	r2, [r7, #3]
 8006e02:	2300      	movs	r3, #0
 8006e04:	2116      	movs	r1, #22
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	47a0      	blx	r4
 8006e0a:	4603      	mov	r3, r0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd90      	pop	{r4, r7, pc}

08006e14 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8006e14:	b590      	push	{r4, r7, lr}
 8006e16:	b085      	sub	sp, #20
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	607a      	str	r2, [r7, #4]
 8006e20:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	68dc      	ldr	r4, [r3, #12]
 8006e26:	7afa      	ldrb	r2, [r7, #11]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2117      	movs	r1, #23
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	47a0      	blx	r4
 8006e30:	4603      	mov	r3, r0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3714      	adds	r7, #20
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd90      	pop	{r4, r7, pc}

08006e3a <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8006e3a:	b590      	push	{r4, r7, lr}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68dc      	ldr	r4, [r3, #12]
 8006e46:	2300      	movs	r3, #0
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2118      	movs	r1, #24
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	47a0      	blx	r4
 8006e50:	4603      	mov	r3, r0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd90      	pop	{r4, r7, pc}

08006e5a <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8006e5a:	b590      	push	{r4, r7, lr}
 8006e5c:	b083      	sub	sp, #12
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68dc      	ldr	r4, [r3, #12]
 8006e66:	2300      	movs	r3, #0
 8006e68:	2200      	movs	r2, #0
 8006e6a:	2119      	movs	r1, #25
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	47a0      	blx	r4
 8006e70:	4603      	mov	r3, r0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	370c      	adds	r7, #12
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd90      	pop	{r4, r7, pc}

08006e7a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8006e7a:	b590      	push	{r4, r7, lr}
 8006e7c:	b085      	sub	sp, #20
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
 8006e82:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	73fb      	strb	r3, [r7, #15]
    data++;
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8006e90:	7bfb      	ldrb	r3, [r7, #15]
 8006e92:	2bfe      	cmp	r3, #254	@ 0xfe
 8006e94:	d031      	beq.n	8006efa <u8x8_cad_SendSequence+0x80>
 8006e96:	2bfe      	cmp	r3, #254	@ 0xfe
 8006e98:	dc3d      	bgt.n	8006f16 <u8x8_cad_SendSequence+0x9c>
 8006e9a:	2b19      	cmp	r3, #25
 8006e9c:	dc3b      	bgt.n	8006f16 <u8x8_cad_SendSequence+0x9c>
 8006e9e:	2b18      	cmp	r3, #24
 8006ea0:	da23      	bge.n	8006eea <u8x8_cad_SendSequence+0x70>
 8006ea2:	2b16      	cmp	r3, #22
 8006ea4:	dc02      	bgt.n	8006eac <u8x8_cad_SendSequence+0x32>
 8006ea6:	2b15      	cmp	r3, #21
 8006ea8:	da03      	bge.n	8006eb2 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8006eaa:	e034      	b.n	8006f16 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8006eac:	2b17      	cmp	r3, #23
 8006eae:	d00e      	beq.n	8006ece <u8x8_cad_SendSequence+0x54>
	return;
 8006eb0:	e031      	b.n	8006f16 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68dc      	ldr	r4, [r3, #12]
 8006ebc:	7bba      	ldrb	r2, [r7, #14]
 8006ebe:	7bf9      	ldrb	r1, [r7, #15]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	47a0      	blx	r4
	  data++;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	603b      	str	r3, [r7, #0]
	  break;
 8006ecc:	e022      	b.n	8006f14 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8006ed4:	f107 030e 	add.w	r3, r7, #14
 8006ed8:	461a      	mov	r2, r3
 8006eda:	2101      	movs	r1, #1
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f7ff ff99 	bl	8006e14 <u8x8_cad_SendData>
	  data++;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	603b      	str	r3, [r7, #0]
	  break;
 8006ee8:	e014      	b.n	8006f14 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	68dc      	ldr	r4, [r3, #12]
 8006eee:	7bf9      	ldrb	r1, [r7, #15]
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	47a0      	blx	r4
	  break;
 8006ef8:	e00c      	b.n	8006f14 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8006f00:	7bbb      	ldrb	r3, [r7, #14]
 8006f02:	461a      	mov	r2, r3
 8006f04:	2129      	movs	r1, #41	@ 0x29
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f9cc 	bl	80072a4 <u8x8_gpio_call>
	  data++;
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	603b      	str	r3, [r7, #0]
	  break;
 8006f12:	bf00      	nop
    cmd = *data;
 8006f14:	e7b6      	b.n	8006e84 <u8x8_cad_SendSequence+0xa>
	return;
 8006f16:	bf00      	nop
    }
  }
}
 8006f18:	3714      	adds	r7, #20
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd90      	pop	{r4, r7, pc}
	...

08006f20 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006f20:	b590      	push	{r4, r7, lr}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	607b      	str	r3, [r7, #4]
 8006f2a:	460b      	mov	r3, r1
 8006f2c:	72fb      	strb	r3, [r7, #11]
 8006f2e:	4613      	mov	r3, r2
 8006f30:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8006f32:	7afb      	ldrb	r3, [r7, #11]
 8006f34:	3b14      	subs	r3, #20
 8006f36:	2b05      	cmp	r3, #5
 8006f38:	d82f      	bhi.n	8006f9a <u8x8_cad_001+0x7a>
 8006f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f40 <u8x8_cad_001+0x20>)
 8006f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f40:	08006f89 	.word	0x08006f89
 8006f44:	08006f59 	.word	0x08006f59
 8006f48:	08006f6d 	.word	0x08006f6d
 8006f4c:	08006f81 	.word	0x08006f81
 8006f50:	08006f89 	.word	0x08006f89
 8006f54:	08006f89 	.word	0x08006f89
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8006f58:	2100      	movs	r1, #0
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f7ff ff00 	bl	8006d60 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006f60:	7abb      	ldrb	r3, [r7, #10]
 8006f62:	4619      	mov	r1, r3
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f7ff ff20 	bl	8006daa <u8x8_byte_SendByte>
      break;
 8006f6a:	e018      	b.n	8006f9e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7ff fef6 	bl	8006d60 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8006f74:	7abb      	ldrb	r3, [r7, #10]
 8006f76:	4619      	mov	r1, r3
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f7ff ff16 	bl	8006daa <u8x8_byte_SendByte>
      break;
 8006f7e:	e00e      	b.n	8006f9e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8006f80:	2101      	movs	r1, #1
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f7ff feec 	bl	8006d60 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	691c      	ldr	r4, [r3, #16]
 8006f8c:	7aba      	ldrb	r2, [r7, #10]
 8006f8e:	7af9      	ldrb	r1, [r7, #11]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	47a0      	blx	r4
 8006f96:	4603      	mov	r3, r0
 8006f98:	e002      	b.n	8006fa0 <u8x8_cad_001+0x80>
    default:
      return 0;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e000      	b.n	8006fa0 <u8x8_cad_001+0x80>
  }
  return 1;
 8006f9e:	2301      	movs	r3, #1
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3714      	adds	r7, #20
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd90      	pop	{r4, r7, pc}

08006fa8 <u8x8_d_ssd1309_generic>:
};



static uint8_t u8x8_d_ssd1309_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	607b      	str	r3, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	72fb      	strb	r3, [r7, #11]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8006fba:	7afb      	ldrb	r3, [r7, #11]
 8006fbc:	2b0f      	cmp	r3, #15
 8006fbe:	d006      	beq.n	8006fce <u8x8_d_ssd1309_generic+0x26>
 8006fc0:	2b0f      	cmp	r3, #15
 8006fc2:	dc62      	bgt.n	800708a <u8x8_d_ssd1309_generic+0xe2>
 8006fc4:	2b0b      	cmp	r3, #11
 8006fc6:	d043      	beq.n	8007050 <u8x8_d_ssd1309_generic+0xa8>
 8006fc8:	2b0e      	cmp	r3, #14
 8006fca:	d04e      	beq.n	800706a <u8x8_d_ssd1309_generic+0xc2>
 8006fcc:	e05d      	b.n	800708a <u8x8_d_ssd1309_generic+0xe2>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f7ff ff33 	bl	8006e3a <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	795b      	ldrb	r3, [r3, #5]
 8006fd8:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8006fda:	7dfb      	ldrb	r3, [r7, #23]
 8006fdc:	00db      	lsls	r3, r3, #3
 8006fde:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	7f9a      	ldrb	r2, [r3, #30]
 8006fe4:	7dfb      	ldrb	r3, [r7, #23]
 8006fe6:	4413      	add	r3, r2
 8006fe8:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8006fea:	7dfb      	ldrb	r3, [r7, #23]
 8006fec:	091b      	lsrs	r3, r3, #4
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	f043 0310 	orr.w	r3, r3, #16
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f7ff fee7 	bl	8006dcc <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));
 8006ffe:	7dfb      	ldrb	r3, [r7, #23]
 8007000:	f003 030f 	and.w	r3, r3, #15
 8007004:	b2db      	uxtb	r3, r3
 8007006:	4619      	mov	r1, r3
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f7ff fef1 	bl	8006df0 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)   );
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	799b      	ldrb	r3, [r3, #6]
 8007012:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8007016:	b2db      	uxtb	r3, r3
 8007018:	4619      	mov	r1, r3
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f7ff fee8 	bl	8006df0 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	791b      	ldrb	r3, [r3, #4]
 8007024:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 800702c:	7dbb      	ldrb	r3, [r7, #22]
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	b2db      	uxtb	r3, r3
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	4619      	mov	r1, r3
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f7ff feec 	bl	8006e14 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 800703c:	7abb      	ldrb	r3, [r7, #10]
 800703e:	3b01      	subs	r3, #1
 8007040:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8007042:	7abb      	ldrb	r3, [r7, #10]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1eb      	bne.n	8007020 <u8x8_d_ssd1309_generic+0x78>
      
      u8x8_cad_EndTransfer(u8x8);
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f7ff ff06 	bl	8006e5a <u8x8_cad_EndTransfer>
      break;
 800704e:	e01e      	b.n	800708e <u8x8_d_ssd1309_generic+0xe6>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8007050:	7abb      	ldrb	r3, [r7, #10]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d104      	bne.n	8007060 <u8x8_d_ssd1309_generic+0xb8>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave0_seq);
 8007056:	4910      	ldr	r1, [pc, #64]	@ (8007098 <u8x8_d_ssd1309_generic+0xf0>)
 8007058:	68f8      	ldr	r0, [r7, #12]
 800705a:	f7ff ff0e 	bl	8006e7a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave1_seq);
      break;
 800705e:	e016      	b.n	800708e <u8x8_d_ssd1309_generic+0xe6>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_powersave1_seq);
 8007060:	490e      	ldr	r1, [pc, #56]	@ (800709c <u8x8_d_ssd1309_generic+0xf4>)
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f7ff ff09 	bl	8006e7a <u8x8_cad_SendSequence>
      break;
 8007068:	e011      	b.n	800708e <u8x8_d_ssd1309_generic+0xe6>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f7ff fee5 	bl	8006e3a <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8007070:	2181      	movs	r1, #129	@ 0x81
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f7ff feaa 	bl	8006dcc <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1309 has range from 0 to 255 */
 8007078:	7abb      	ldrb	r3, [r7, #10]
 800707a:	4619      	mov	r1, r3
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f7ff feb7 	bl	8006df0 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f7ff fee9 	bl	8006e5a <u8x8_cad_EndTransfer>
      break;
 8007088:	e001      	b.n	800708e <u8x8_d_ssd1309_generic+0xe6>
#endif
    default:
      return 0;
 800708a:	2300      	movs	r3, #0
 800708c:	e000      	b.n	8007090 <u8x8_d_ssd1309_generic+0xe8>
  }
  return 1;
 800708e:	2301      	movs	r3, #1
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	08014790 	.word	0x08014790
 800709c:	08014798 	.word	0x08014798

080070a0 <u8x8_d_ssd1309_128x64_noname0>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1309_128x64_noname0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	607b      	str	r3, [r7, #4]
 80070aa:	460b      	mov	r3, r1
 80070ac:	72fb      	strb	r3, [r7, #11]
 80070ae:	4613      	mov	r3, r2
 80070b0:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1309_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80070b2:	7aba      	ldrb	r2, [r7, #10]
 80070b4:	7af9      	ldrb	r1, [r7, #11]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f7ff ff75 	bl	8006fa8 <u8x8_d_ssd1309_generic>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d001      	beq.n	80070c8 <u8x8_d_ssd1309_128x64_noname0+0x28>
    return 1;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e030      	b.n	800712a <u8x8_d_ssd1309_128x64_noname0+0x8a>
  
  switch(msg)
 80070c8:	7afb      	ldrb	r3, [r7, #11]
 80070ca:	2b0d      	cmp	r3, #13
 80070cc:	d006      	beq.n	80070dc <u8x8_d_ssd1309_128x64_noname0+0x3c>
 80070ce:	2b0d      	cmp	r3, #13
 80070d0:	dc28      	bgt.n	8007124 <u8x8_d_ssd1309_128x64_noname0+0x84>
 80070d2:	2b09      	cmp	r3, #9
 80070d4:	d021      	beq.n	800711a <u8x8_d_ssd1309_128x64_noname0+0x7a>
 80070d6:	2b0a      	cmp	r3, #10
 80070d8:	d017      	beq.n	800710a <u8x8_d_ssd1309_128x64_noname0+0x6a>
 80070da:	e023      	b.n	8007124 <u8x8_d_ssd1309_128x64_noname0+0x84>
  {
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 80070dc:	7abb      	ldrb	r3, [r7, #10]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d109      	bne.n	80070f6 <u8x8_d_ssd1309_128x64_noname0+0x56>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip0_seq);
 80070e2:	4914      	ldr	r1, [pc, #80]	@ (8007134 <u8x8_d_ssd1309_128x64_noname0+0x94>)
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f7ff fec8 	bl	8006e7a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	7c9a      	ldrb	r2, [r3, #18]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	779a      	strb	r2, [r3, #30]
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 80070f4:	e018      	b.n	8007128 <u8x8_d_ssd1309_128x64_noname0+0x88>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_flip1_seq);
 80070f6:	4910      	ldr	r1, [pc, #64]	@ (8007138 <u8x8_d_ssd1309_128x64_noname0+0x98>)
 80070f8:	68f8      	ldr	r0, [r7, #12]
 80070fa:	f7ff febe 	bl	8006e7a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	7cda      	ldrb	r2, [r3, #19]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	779a      	strb	r2, [r3, #30]
      break;
 8007108:	e00e      	b.n	8007128 <u8x8_d_ssd1309_128x64_noname0+0x88>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f000 f82d 	bl	800716a <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1309_128x64_noname_init_seq);    
 8007110:	490a      	ldr	r1, [pc, #40]	@ (800713c <u8x8_d_ssd1309_128x64_noname0+0x9c>)
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f7ff feb1 	bl	8006e7a <u8x8_cad_SendSequence>
      break;
 8007118:	e006      	b.n	8007128 <u8x8_d_ssd1309_128x64_noname0+0x88>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1309_128x64_noname0_display_info);
 800711a:	4909      	ldr	r1, [pc, #36]	@ (8007140 <u8x8_d_ssd1309_128x64_noname0+0xa0>)
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 f811 	bl	8007144 <u8x8_d_helper_display_setup_memory>
      break;
 8007122:	e001      	b.n	8007128 <u8x8_d_ssd1309_128x64_noname0+0x88>
    default:
      return 0;
 8007124:	2300      	movs	r3, #0
 8007126:	e000      	b.n	800712a <u8x8_d_ssd1309_128x64_noname0+0x8a>
  }
  return 1;
 8007128:	2301      	movs	r3, #1
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	080147a0 	.word	0x080147a0
 8007138:	080147a8 	.word	0x080147a8
 800713c:	080147b0 	.word	0x080147b0
 8007140:	080147dc 	.word	0x080147dc

08007144 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	683a      	ldr	r2, [r7, #0]
 8007152:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	7c9a      	ldrb	r2, [r3, #18]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	779a      	strb	r2, [r3, #30]
}
 800715e:	bf00      	nop
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr

0800716a <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800716a:	b590      	push	{r4, r7, lr}
 800716c:	b083      	sub	sp, #12
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	695c      	ldr	r4, [r3, #20]
 8007176:	2300      	movs	r3, #0
 8007178:	2200      	movs	r2, #0
 800717a:	2128      	movs	r1, #40	@ 0x28
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	68dc      	ldr	r4, [r3, #12]
 8007184:	2300      	movs	r3, #0
 8007186:	2200      	movs	r2, #0
 8007188:	2114      	movs	r1, #20
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800718e:	2201      	movs	r2, #1
 8007190:	214b      	movs	r1, #75	@ 0x4b
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f886 	bl	80072a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	791b      	ldrb	r3, [r3, #4]
 800719e:	461a      	mov	r2, r3
 80071a0:	2129      	movs	r1, #41	@ 0x29
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f87e 	bl	80072a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80071a8:	2200      	movs	r2, #0
 80071aa:	214b      	movs	r1, #75	@ 0x4b
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f879 	bl	80072a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	791b      	ldrb	r3, [r3, #4]
 80071b8:	461a      	mov	r2, r3
 80071ba:	2129      	movs	r1, #41	@ 0x29
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f871 	bl	80072a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80071c2:	2201      	movs	r2, #1
 80071c4:	214b      	movs	r1, #75	@ 0x4b
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 f86c 	bl	80072a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	795b      	ldrb	r3, [r3, #5]
 80071d2:	461a      	mov	r2, r3
 80071d4:	2129      	movs	r1, #41	@ 0x29
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f864 	bl	80072a4 <u8x8_gpio_call>
}    
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd90      	pop	{r4, r7, pc}

080071e4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80071e4:	b590      	push	{r4, r7, lr}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	4608      	mov	r0, r1
 80071ee:	4611      	mov	r1, r2
 80071f0:	461a      	mov	r2, r3
 80071f2:	4603      	mov	r3, r0
 80071f4:	70fb      	strb	r3, [r7, #3]
 80071f6:	460b      	mov	r3, r1
 80071f8:	70bb      	strb	r3, [r7, #2]
 80071fa:	4613      	mov	r3, r2
 80071fc:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8007202:	78bb      	ldrb	r3, [r7, #2]
 8007204:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8007206:	787b      	ldrb	r3, [r7, #1]
 8007208:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	689c      	ldr	r4, [r3, #8]
 8007212:	f107 0308 	add.w	r3, r7, #8
 8007216:	2201      	movs	r2, #1
 8007218:	210f      	movs	r1, #15
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	47a0      	blx	r4
 800721e:	4603      	mov	r3, r0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	bd90      	pop	{r4, r7, pc}

08007228 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8007228:	b590      	push	{r4, r7, lr}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689c      	ldr	r4, [r3, #8]
 8007234:	2300      	movs	r3, #0
 8007236:	2200      	movs	r2, #0
 8007238:	2109      	movs	r1, #9
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	47a0      	blx	r4
}
 800723e:	bf00      	nop
 8007240:	370c      	adds	r7, #12
 8007242:	46bd      	mov	sp, r7
 8007244:	bd90      	pop	{r4, r7, pc}

08007246 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8007246:	b590      	push	{r4, r7, lr}
 8007248:	b083      	sub	sp, #12
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	689c      	ldr	r4, [r3, #8]
 8007252:	2300      	movs	r3, #0
 8007254:	2200      	movs	r2, #0
 8007256:	210a      	movs	r1, #10
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	47a0      	blx	r4
}
 800725c:	bf00      	nop
 800725e:	370c      	adds	r7, #12
 8007260:	46bd      	mov	sp, r7
 8007262:	bd90      	pop	{r4, r7, pc}

08007264 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8007264:	b590      	push	{r4, r7, lr}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	460b      	mov	r3, r1
 800726e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689c      	ldr	r4, [r3, #8]
 8007274:	78fa      	ldrb	r2, [r7, #3]
 8007276:	2300      	movs	r3, #0
 8007278:	210b      	movs	r1, #11
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	47a0      	blx	r4
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	bd90      	pop	{r4, r7, pc}

08007286 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8007286:	b590      	push	{r4, r7, lr}
 8007288:	b083      	sub	sp, #12
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	689c      	ldr	r4, [r3, #8]
 8007292:	2300      	movs	r3, #0
 8007294:	2200      	movs	r2, #0
 8007296:	2110      	movs	r1, #16
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	47a0      	blx	r4
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd90      	pop	{r4, r7, pc}

080072a4 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80072a4:	b590      	push	{r4, r7, lr}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	460b      	mov	r3, r1
 80072ae:	70fb      	strb	r3, [r7, #3]
 80072b0:	4613      	mov	r3, r2
 80072b2:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	695c      	ldr	r4, [r3, #20]
 80072b8:	78ba      	ldrb	r2, [r7, #2]
 80072ba:	78f9      	ldrb	r1, [r7, #3]
 80072bc:	2300      	movs	r3, #0
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	47a0      	blx	r4
}
 80072c2:	bf00      	nop
 80072c4:	370c      	adds	r7, #12
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd90      	pop	{r4, r7, pc}

080072ca <u8x8_dummy_cb>:


#include "u8x8.h"

uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	60f8      	str	r0, [r7, #12]
 80072d2:	607b      	str	r3, [r7, #4]
 80072d4:	460b      	mov	r3, r1
 80072d6:	72fb      	strb	r3, [r7, #11]
 80072d8:	4613      	mov	r3, r2
 80072da:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3714      	adds	r7, #20
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
	...

080072ec <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a11      	ldr	r2, [pc, #68]	@ (8007344 <u8x8_SetupDefaults+0x58>)
 80072fe:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a10      	ldr	r2, [pc, #64]	@ (8007344 <u8x8_SetupDefaults+0x58>)
 8007304:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a0e      	ldr	r2, [pc, #56]	@ (8007344 <u8x8_SetupDefaults+0x58>)
 800730a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a0d      	ldr	r2, [pc, #52]	@ (8007344 <u8x8_SetupDefaults+0x58>)
 8007310:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	77da      	strb	r2, [r3, #31]
    u8x8->device_address = 0;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    u8x8->i2c_address = 255;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	22ff      	movs	r2, #255	@ 0xff
 800732c:	f883 2020 	strb.w	r2, [r3, #32]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	22ff      	movs	r2, #255	@ 0xff
 8007334:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr
 8007344:	080072cb 	.word	0x080072cb

08007348 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	607a      	str	r2, [r7, #4]
 8007354:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f7ff ffc8 	bl	80072ec <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8007374:	68f8      	ldr	r0, [r7, #12]
 8007376:	f7ff ff57 	bl	8007228 <u8x8_SetupMemory>
}
 800737a:	bf00      	nop
 800737c:	3710      	adds	r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
	...

08007384 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800738a:	463b      	mov	r3, r7
 800738c:	2200      	movs	r2, #0
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	605a      	str	r2, [r3, #4]
 8007392:	609a      	str	r2, [r3, #8]
 8007394:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8007396:	4b21      	ldr	r3, [pc, #132]	@ (800741c <MX_ADC1_Init+0x98>)
 8007398:	4a21      	ldr	r2, [pc, #132]	@ (8007420 <MX_ADC1_Init+0x9c>)
 800739a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800739c:	4b1f      	ldr	r3, [pc, #124]	@ (800741c <MX_ADC1_Init+0x98>)
 800739e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80073a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80073a4:	4b1d      	ldr	r3, [pc, #116]	@ (800741c <MX_ADC1_Init+0x98>)
 80073a6:	2200      	movs	r2, #0
 80073a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80073aa:	4b1c      	ldr	r3, [pc, #112]	@ (800741c <MX_ADC1_Init+0x98>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80073b0:	4b1a      	ldr	r3, [pc, #104]	@ (800741c <MX_ADC1_Init+0x98>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80073b6:	4b19      	ldr	r3, [pc, #100]	@ (800741c <MX_ADC1_Init+0x98>)
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80073be:	4b17      	ldr	r3, [pc, #92]	@ (800741c <MX_ADC1_Init+0x98>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80073c4:	4b15      	ldr	r3, [pc, #84]	@ (800741c <MX_ADC1_Init+0x98>)
 80073c6:	4a17      	ldr	r2, [pc, #92]	@ (8007424 <MX_ADC1_Init+0xa0>)
 80073c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80073ca:	4b14      	ldr	r3, [pc, #80]	@ (800741c <MX_ADC1_Init+0x98>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80073d0:	4b12      	ldr	r3, [pc, #72]	@ (800741c <MX_ADC1_Init+0x98>)
 80073d2:	2201      	movs	r2, #1
 80073d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80073d6:	4b11      	ldr	r3, [pc, #68]	@ (800741c <MX_ADC1_Init+0x98>)
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80073de:	4b0f      	ldr	r3, [pc, #60]	@ (800741c <MX_ADC1_Init+0x98>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80073e4:	480d      	ldr	r0, [pc, #52]	@ (800741c <MX_ADC1_Init+0x98>)
 80073e6:	f001 f8fb 	bl	80085e0 <HAL_ADC_Init>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d001      	beq.n	80073f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80073f0:	f000 fb4c 	bl	8007a8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80073f4:	2300      	movs	r3, #0
 80073f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80073f8:	2301      	movs	r3, #1
 80073fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80073fc:	2307      	movs	r3, #7
 80073fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007400:	463b      	mov	r3, r7
 8007402:	4619      	mov	r1, r3
 8007404:	4805      	ldr	r0, [pc, #20]	@ (800741c <MX_ADC1_Init+0x98>)
 8007406:	f001 fbfb 	bl	8008c00 <HAL_ADC_ConfigChannel>
 800740a:	4603      	mov	r3, r0
 800740c:	2b00      	cmp	r3, #0
 800740e:	d001      	beq.n	8007414 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8007410:	f000 fb3c 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007414:	bf00      	nop
 8007416:	3710      	adds	r7, #16
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	20001d88 	.word	0x20001d88
 8007420:	40012000 	.word	0x40012000
 8007424:	0f000001 	.word	0x0f000001

08007428 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800742e:	463b      	mov	r3, r7
 8007430:	2200      	movs	r2, #0
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	605a      	str	r2, [r3, #4]
 8007436:	609a      	str	r2, [r3, #8]
 8007438:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800743a:	4b30      	ldr	r3, [pc, #192]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800743c:	4a30      	ldr	r2, [pc, #192]	@ (8007500 <MX_ADC2_Init+0xd8>)
 800743e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007440:	4b2e      	ldr	r3, [pc, #184]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007442:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007446:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007448:	4b2c      	ldr	r3, [pc, #176]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800744a:	2200      	movs	r2, #0
 800744c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800744e:	4b2b      	ldr	r3, [pc, #172]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007450:	2201      	movs	r2, #1
 8007452:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8007454:	4b29      	ldr	r3, [pc, #164]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007456:	2200      	movs	r2, #0
 8007458:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800745a:	4b28      	ldr	r3, [pc, #160]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8007462:	4b26      	ldr	r3, [pc, #152]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007468:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800746a:	4b24      	ldr	r3, [pc, #144]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800746c:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8007470:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007472:	4b22      	ldr	r3, [pc, #136]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007474:	2200      	movs	r2, #0
 8007476:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8007478:	4b20      	ldr	r3, [pc, #128]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800747a:	2203      	movs	r2, #3
 800747c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800747e:	4b1f      	ldr	r3, [pc, #124]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8007486:	4b1d      	ldr	r3, [pc, #116]	@ (80074fc <MX_ADC2_Init+0xd4>)
 8007488:	2200      	movs	r2, #0
 800748a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800748c:	481b      	ldr	r0, [pc, #108]	@ (80074fc <MX_ADC2_Init+0xd4>)
 800748e:	f001 f8a7 	bl	80085e0 <HAL_ADC_Init>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8007498:	f000 faf8 	bl	8007a8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800749c:	2304      	movs	r3, #4
 800749e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80074a0:	2301      	movs	r3, #1
 80074a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80074a4:	2305      	movs	r3, #5
 80074a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80074a8:	463b      	mov	r3, r7
 80074aa:	4619      	mov	r1, r3
 80074ac:	4813      	ldr	r0, [pc, #76]	@ (80074fc <MX_ADC2_Init+0xd4>)
 80074ae:	f001 fba7 	bl	8008c00 <HAL_ADC_ConfigChannel>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d001      	beq.n	80074bc <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80074b8:	f000 fae8 	bl	8007a8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80074bc:	2305      	movs	r3, #5
 80074be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80074c0:	2302      	movs	r3, #2
 80074c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80074c4:	463b      	mov	r3, r7
 80074c6:	4619      	mov	r1, r3
 80074c8:	480c      	ldr	r0, [pc, #48]	@ (80074fc <MX_ADC2_Init+0xd4>)
 80074ca:	f001 fb99 	bl	8008c00 <HAL_ADC_ConfigChannel>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d001      	beq.n	80074d8 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 80074d4:	f000 fada 	bl	8007a8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80074d8:	2306      	movs	r3, #6
 80074da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80074dc:	2303      	movs	r3, #3
 80074de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80074e0:	463b      	mov	r3, r7
 80074e2:	4619      	mov	r1, r3
 80074e4:	4805      	ldr	r0, [pc, #20]	@ (80074fc <MX_ADC2_Init+0xd4>)
 80074e6:	f001 fb8b 	bl	8008c00 <HAL_ADC_ConfigChannel>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d001      	beq.n	80074f4 <MX_ADC2_Init+0xcc>
  {
    Error_Handler();
 80074f0:	f000 facc 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80074f4:	bf00      	nop
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	20001dd0 	.word	0x20001dd0
 8007500:	40012100 	.word	0x40012100

08007504 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b08c      	sub	sp, #48	@ 0x30
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800750c:	f107 031c 	add.w	r3, r7, #28
 8007510:	2200      	movs	r2, #0
 8007512:	601a      	str	r2, [r3, #0]
 8007514:	605a      	str	r2, [r3, #4]
 8007516:	609a      	str	r2, [r3, #8]
 8007518:	60da      	str	r2, [r3, #12]
 800751a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a4e      	ldr	r2, [pc, #312]	@ (800765c <HAL_ADC_MspInit+0x158>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d130      	bne.n	8007588 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007526:	2300      	movs	r3, #0
 8007528:	61bb      	str	r3, [r7, #24]
 800752a:	4b4d      	ldr	r3, [pc, #308]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 800752c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800752e:	4a4c      	ldr	r2, [pc, #304]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 8007530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007534:	6453      	str	r3, [r2, #68]	@ 0x44
 8007536:	4b4a      	ldr	r3, [pc, #296]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 8007538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800753a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800753e:	61bb      	str	r3, [r7, #24]
 8007540:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007542:	2300      	movs	r3, #0
 8007544:	617b      	str	r3, [r7, #20]
 8007546:	4b46      	ldr	r3, [pc, #280]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 8007548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754a:	4a45      	ldr	r2, [pc, #276]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 800754c:	f043 0301 	orr.w	r3, r3, #1
 8007550:	6313      	str	r3, [r2, #48]	@ 0x30
 8007552:	4b43      	ldr	r3, [pc, #268]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 8007554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	617b      	str	r3, [r7, #20]
 800755c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC1_0_LevelSensor_Pin;
 800755e:	2301      	movs	r3, #1
 8007560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007562:	2303      	movs	r3, #3
 8007564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007566:	2300      	movs	r3, #0
 8007568:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ADC1_0_LevelSensor_GPIO_Port, &GPIO_InitStruct);
 800756a:	f107 031c 	add.w	r3, r7, #28
 800756e:	4619      	mov	r1, r3
 8007570:	483c      	ldr	r0, [pc, #240]	@ (8007664 <HAL_ADC_MspInit+0x160>)
 8007572:	f002 f95b 	bl	800982c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8007576:	2200      	movs	r2, #0
 8007578:	2105      	movs	r1, #5
 800757a:	2012      	movs	r0, #18
 800757c:	f001 fe20 	bl	80091c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8007580:	2012      	movs	r0, #18
 8007582:	f001 fe39 	bl	80091f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007586:	e065      	b.n	8007654 <HAL_ADC_MspInit+0x150>
  else if(adcHandle->Instance==ADC2)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a36      	ldr	r2, [pc, #216]	@ (8007668 <HAL_ADC_MspInit+0x164>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d160      	bne.n	8007654 <HAL_ADC_MspInit+0x150>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007592:	2300      	movs	r3, #0
 8007594:	613b      	str	r3, [r7, #16]
 8007596:	4b32      	ldr	r3, [pc, #200]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 8007598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800759a:	4a31      	ldr	r2, [pc, #196]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 800759c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80075a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80075a2:	4b2f      	ldr	r3, [pc, #188]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 80075a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075aa:	613b      	str	r3, [r7, #16]
 80075ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075ae:	2300      	movs	r3, #0
 80075b0:	60fb      	str	r3, [r7, #12]
 80075b2:	4b2b      	ldr	r3, [pc, #172]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 80075b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 80075b8:	f043 0301 	orr.w	r3, r3, #1
 80075bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80075be:	4b28      	ldr	r3, [pc, #160]	@ (8007660 <HAL_ADC_MspInit+0x15c>)
 80075c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	60fb      	str	r3, [r7, #12]
 80075c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80075ca:	2370      	movs	r3, #112	@ 0x70
 80075cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80075ce:	2303      	movs	r3, #3
 80075d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075d2:	2300      	movs	r3, #0
 80075d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075d6:	f107 031c 	add.w	r3, r7, #28
 80075da:	4619      	mov	r1, r3
 80075dc:	4821      	ldr	r0, [pc, #132]	@ (8007664 <HAL_ADC_MspInit+0x160>)
 80075de:	f002 f925 	bl	800982c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80075e2:	4b22      	ldr	r3, [pc, #136]	@ (800766c <HAL_ADC_MspInit+0x168>)
 80075e4:	4a22      	ldr	r2, [pc, #136]	@ (8007670 <HAL_ADC_MspInit+0x16c>)
 80075e6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80075e8:	4b20      	ldr	r3, [pc, #128]	@ (800766c <HAL_ADC_MspInit+0x168>)
 80075ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80075ee:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80075f0:	4b1e      	ldr	r3, [pc, #120]	@ (800766c <HAL_ADC_MspInit+0x168>)
 80075f2:	2200      	movs	r2, #0
 80075f4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80075f6:	4b1d      	ldr	r3, [pc, #116]	@ (800766c <HAL_ADC_MspInit+0x168>)
 80075f8:	2200      	movs	r2, #0
 80075fa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80075fc:	4b1b      	ldr	r3, [pc, #108]	@ (800766c <HAL_ADC_MspInit+0x168>)
 80075fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007602:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007604:	4b19      	ldr	r3, [pc, #100]	@ (800766c <HAL_ADC_MspInit+0x168>)
 8007606:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800760a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800760c:	4b17      	ldr	r3, [pc, #92]	@ (800766c <HAL_ADC_MspInit+0x168>)
 800760e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007612:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007614:	4b15      	ldr	r3, [pc, #84]	@ (800766c <HAL_ADC_MspInit+0x168>)
 8007616:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800761a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800761c:	4b13      	ldr	r3, [pc, #76]	@ (800766c <HAL_ADC_MspInit+0x168>)
 800761e:	2200      	movs	r2, #0
 8007620:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007622:	4b12      	ldr	r3, [pc, #72]	@ (800766c <HAL_ADC_MspInit+0x168>)
 8007624:	2200      	movs	r2, #0
 8007626:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007628:	4810      	ldr	r0, [pc, #64]	@ (800766c <HAL_ADC_MspInit+0x168>)
 800762a:	f001 fdf3 	bl	8009214 <HAL_DMA_Init>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <HAL_ADC_MspInit+0x134>
      Error_Handler();
 8007634:	f000 fa2a 	bl	8007a8c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a0c      	ldr	r2, [pc, #48]	@ (800766c <HAL_ADC_MspInit+0x168>)
 800763c:	639a      	str	r2, [r3, #56]	@ 0x38
 800763e:	4a0b      	ldr	r2, [pc, #44]	@ (800766c <HAL_ADC_MspInit+0x168>)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8007644:	2200      	movs	r2, #0
 8007646:	2105      	movs	r1, #5
 8007648:	2012      	movs	r0, #18
 800764a:	f001 fdb9 	bl	80091c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800764e:	2012      	movs	r0, #18
 8007650:	f001 fdd2 	bl	80091f8 <HAL_NVIC_EnableIRQ>
}
 8007654:	bf00      	nop
 8007656:	3730      	adds	r7, #48	@ 0x30
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	40012000 	.word	0x40012000
 8007660:	40023800 	.word	0x40023800
 8007664:	40020000 	.word	0x40020000
 8007668:	40012100 	.word	0x40012100
 800766c:	20001e18 	.word	0x20001e18
 8007670:	40026440 	.word	0x40026440

08007674 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800767a:	2300      	movs	r3, #0
 800767c:	607b      	str	r3, [r7, #4]
 800767e:	4b0c      	ldr	r3, [pc, #48]	@ (80076b0 <MX_DMA_Init+0x3c>)
 8007680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007682:	4a0b      	ldr	r2, [pc, #44]	@ (80076b0 <MX_DMA_Init+0x3c>)
 8007684:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007688:	6313      	str	r3, [r2, #48]	@ 0x30
 800768a:	4b09      	ldr	r3, [pc, #36]	@ (80076b0 <MX_DMA_Init+0x3c>)
 800768c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007692:	607b      	str	r3, [r7, #4]
 8007694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8007696:	2200      	movs	r2, #0
 8007698:	2105      	movs	r1, #5
 800769a:	203a      	movs	r0, #58	@ 0x3a
 800769c:	f001 fd90 	bl	80091c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80076a0:	203a      	movs	r0, #58	@ 0x3a
 80076a2:	f001 fda9 	bl	80091f8 <HAL_NVIC_EnableIRQ>

}
 80076a6:	bf00      	nop
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	40023800 	.word	0x40023800

080076b4 <MX_FREERTOS_Init>:
#include "main.h"
#include "app_main.hpp"

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void MX_FREERTOS_Init(void) {
 80076b4:	b580      	push	{r7, lr}
 80076b6:	af00      	add	r7, sp, #0


	app_mainC();
 80076b8:	f7fa fa16 	bl	8001ae8 <app_mainC>
    vTaskStartScheduler();
 80076bc:	f007 faa2 	bl	800ec04 <vTaskStartScheduler>
}
 80076c0:	bf00      	nop
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b08c      	sub	sp, #48	@ 0x30
 80076c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076ca:	f107 031c 	add.w	r3, r7, #28
 80076ce:	2200      	movs	r2, #0
 80076d0:	601a      	str	r2, [r3, #0]
 80076d2:	605a      	str	r2, [r3, #4]
 80076d4:	609a      	str	r2, [r3, #8]
 80076d6:	60da      	str	r2, [r3, #12]
 80076d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80076da:	2300      	movs	r3, #0
 80076dc:	61bb      	str	r3, [r7, #24]
 80076de:	4b5a      	ldr	r3, [pc, #360]	@ (8007848 <MX_GPIO_Init+0x184>)
 80076e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e2:	4a59      	ldr	r2, [pc, #356]	@ (8007848 <MX_GPIO_Init+0x184>)
 80076e4:	f043 0304 	orr.w	r3, r3, #4
 80076e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80076ea:	4b57      	ldr	r3, [pc, #348]	@ (8007848 <MX_GPIO_Init+0x184>)
 80076ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ee:	f003 0304 	and.w	r3, r3, #4
 80076f2:	61bb      	str	r3, [r7, #24]
 80076f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80076f6:	2300      	movs	r3, #0
 80076f8:	617b      	str	r3, [r7, #20]
 80076fa:	4b53      	ldr	r3, [pc, #332]	@ (8007848 <MX_GPIO_Init+0x184>)
 80076fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fe:	4a52      	ldr	r2, [pc, #328]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007704:	6313      	str	r3, [r2, #48]	@ 0x30
 8007706:	4b50      	ldr	r3, [pc, #320]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007712:	2300      	movs	r3, #0
 8007714:	613b      	str	r3, [r7, #16]
 8007716:	4b4c      	ldr	r3, [pc, #304]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800771a:	4a4b      	ldr	r2, [pc, #300]	@ (8007848 <MX_GPIO_Init+0x184>)
 800771c:	f043 0301 	orr.w	r3, r3, #1
 8007720:	6313      	str	r3, [r2, #48]	@ 0x30
 8007722:	4b49      	ldr	r3, [pc, #292]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	613b      	str	r3, [r7, #16]
 800772c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800772e:	2300      	movs	r3, #0
 8007730:	60fb      	str	r3, [r7, #12]
 8007732:	4b45      	ldr	r3, [pc, #276]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007736:	4a44      	ldr	r2, [pc, #272]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007738:	f043 0310 	orr.w	r3, r3, #16
 800773c:	6313      	str	r3, [r2, #48]	@ 0x30
 800773e:	4b42      	ldr	r3, [pc, #264]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007742:	f003 0310 	and.w	r3, r3, #16
 8007746:	60fb      	str	r3, [r7, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800774a:	2300      	movs	r3, #0
 800774c:	60bb      	str	r3, [r7, #8]
 800774e:	4b3e      	ldr	r3, [pc, #248]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007752:	4a3d      	ldr	r2, [pc, #244]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007754:	f043 0302 	orr.w	r3, r3, #2
 8007758:	6313      	str	r3, [r2, #48]	@ 0x30
 800775a:	4b3b      	ldr	r3, [pc, #236]	@ (8007848 <MX_GPIO_Init+0x184>)
 800775c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775e:	f003 0302 	and.w	r3, r3, #2
 8007762:	60bb      	str	r3, [r7, #8]
 8007764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007766:	2300      	movs	r3, #0
 8007768:	607b      	str	r3, [r7, #4]
 800776a:	4b37      	ldr	r3, [pc, #220]	@ (8007848 <MX_GPIO_Init+0x184>)
 800776c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800776e:	4a36      	ldr	r2, [pc, #216]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007770:	f043 0308 	orr.w	r3, r3, #8
 8007774:	6313      	str	r3, [r2, #48]	@ 0x30
 8007776:	4b34      	ldr	r3, [pc, #208]	@ (8007848 <MX_GPIO_Init+0x184>)
 8007778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777a:	f003 0308 	and.w	r3, r3, #8
 800777e:	607b      	str	r3, [r7, #4]
 8007780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(alive_led_GPIO_Port, alive_led_Pin, GPIO_PIN_RESET);
 8007782:	2200      	movs	r2, #0
 8007784:	2102      	movs	r1, #2
 8007786:	4831      	ldr	r0, [pc, #196]	@ (800784c <MX_GPIO_Init+0x188>)
 8007788:	f002 fa04 	bl	8009b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 800778c:	2200      	movs	r2, #0
 800778e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007792:	482f      	ldr	r0, [pc, #188]	@ (8007850 <MX_GPIO_Init+0x18c>)
 8007794:	f002 f9fe 	bl	8009b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPLAY_DC_Pin|DISPLAY_RES_Pin, GPIO_PIN_RESET);
 8007798:	2200      	movs	r2, #0
 800779a:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 800779e:	482d      	ldr	r0, [pc, #180]	@ (8007854 <MX_GPIO_Init+0x190>)
 80077a0:	f002 f9f8 	bl	8009b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Relay_cont_Pin|DISPLAY_CS_Pin, GPIO_PIN_RESET);
 80077a4:	2200      	movs	r2, #0
 80077a6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80077aa:	482b      	ldr	r0, [pc, #172]	@ (8007858 <MX_GPIO_Init+0x194>)
 80077ac:	f002 f9f2 	bl	8009b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = alive_led_Pin;
 80077b0:	2302      	movs	r3, #2
 80077b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077b4:	2301      	movs	r3, #1
 80077b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077b8:	2300      	movs	r3, #0
 80077ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077bc:	2300      	movs	r3, #0
 80077be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(alive_led_GPIO_Port, &GPIO_InitStruct);
 80077c0:	f107 031c 	add.w	r3, r7, #28
 80077c4:	4619      	mov	r1, r3
 80077c6:	4821      	ldr	r0, [pc, #132]	@ (800784c <MX_GPIO_Init+0x188>)
 80077c8:	f002 f830 	bl	800982c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DE_Pin;
 80077cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077d2:	2301      	movs	r3, #1
 80077d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077d6:	2300      	movs	r3, #0
 80077d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077da:	2300      	movs	r3, #0
 80077dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DE_GPIO_Port, &GPIO_InitStruct);
 80077de:	f107 031c 	add.w	r3, r7, #28
 80077e2:	4619      	mov	r1, r3
 80077e4:	481a      	ldr	r0, [pc, #104]	@ (8007850 <MX_GPIO_Init+0x18c>)
 80077e6:	f002 f821 	bl	800982c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DISPLAY_DC_Pin|DISPLAY_RES_Pin;
 80077ea:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80077ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077f0:	2301      	movs	r3, #1
 80077f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077f4:	2300      	movs	r3, #0
 80077f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077f8:	2300      	movs	r3, #0
 80077fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077fc:	f107 031c 	add.w	r3, r7, #28
 8007800:	4619      	mov	r1, r3
 8007802:	4814      	ldr	r0, [pc, #80]	@ (8007854 <MX_GPIO_Init+0x190>)
 8007804:	f002 f812 	bl	800982c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = Relay_cont_Pin|DISPLAY_CS_Pin;
 8007808:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800780c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800780e:	2301      	movs	r3, #1
 8007810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007812:	2300      	movs	r3, #0
 8007814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007816:	2300      	movs	r3, #0
 8007818:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800781a:	f107 031c 	add.w	r3, r7, #28
 800781e:	4619      	mov	r1, r3
 8007820:	480d      	ldr	r0, [pc, #52]	@ (8007858 <MX_GPIO_Init+0x194>)
 8007822:	f002 f803 	bl	800982c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_ENTR_Pin|BTN_DWN_Pin|BTN_RGT_Pin
 8007826:	233e      	movs	r3, #62	@ 0x3e
 8007828:	61fb      	str	r3, [r7, #28]
                          |BTN_LFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800782a:	2300      	movs	r3, #0
 800782c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800782e:	2301      	movs	r3, #1
 8007830:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007832:	f107 031c 	add.w	r3, r7, #28
 8007836:	4619      	mov	r1, r3
 8007838:	4807      	ldr	r0, [pc, #28]	@ (8007858 <MX_GPIO_Init+0x194>)
 800783a:	f001 fff7 	bl	800982c <HAL_GPIO_Init>

}
 800783e:	bf00      	nop
 8007840:	3730      	adds	r7, #48	@ 0x30
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	40023800 	.word	0x40023800
 800784c:	40020000 	.word	0x40020000
 8007850:	40021000 	.word	0x40021000
 8007854:	40020400 	.word	0x40020400
 8007858:	40020c00 	.word	0x40020c00

0800785c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007860:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007862:	4a13      	ldr	r2, [pc, #76]	@ (80078b0 <MX_I2C1_Init+0x54>)
 8007864:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8007866:	4b11      	ldr	r3, [pc, #68]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007868:	4a12      	ldr	r2, [pc, #72]	@ (80078b4 <MX_I2C1_Init+0x58>)
 800786a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800786c:	4b0f      	ldr	r3, [pc, #60]	@ (80078ac <MX_I2C1_Init+0x50>)
 800786e:	2200      	movs	r2, #0
 8007870:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007872:	4b0e      	ldr	r3, [pc, #56]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007874:	2200      	movs	r2, #0
 8007876:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007878:	4b0c      	ldr	r3, [pc, #48]	@ (80078ac <MX_I2C1_Init+0x50>)
 800787a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800787e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007880:	4b0a      	ldr	r3, [pc, #40]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007882:	2200      	movs	r2, #0
 8007884:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007886:	4b09      	ldr	r3, [pc, #36]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007888:	2200      	movs	r2, #0
 800788a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800788c:	4b07      	ldr	r3, [pc, #28]	@ (80078ac <MX_I2C1_Init+0x50>)
 800788e:	2200      	movs	r2, #0
 8007890:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007892:	4b06      	ldr	r3, [pc, #24]	@ (80078ac <MX_I2C1_Init+0x50>)
 8007894:	2200      	movs	r2, #0
 8007896:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007898:	4804      	ldr	r0, [pc, #16]	@ (80078ac <MX_I2C1_Init+0x50>)
 800789a:	f002 f9af 	bl	8009bfc <HAL_I2C_Init>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d001      	beq.n	80078a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80078a4:	f000 f8f2 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80078a8:	bf00      	nop
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	20001e78 	.word	0x20001e78
 80078b0:	40005400 	.word	0x40005400
 80078b4:	000186a0 	.word	0x000186a0

080078b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08a      	sub	sp, #40	@ 0x28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078c0:	f107 0314 	add.w	r3, r7, #20
 80078c4:	2200      	movs	r2, #0
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	605a      	str	r2, [r3, #4]
 80078ca:	609a      	str	r2, [r3, #8]
 80078cc:	60da      	str	r2, [r3, #12]
 80078ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a19      	ldr	r2, [pc, #100]	@ (800793c <HAL_I2C_MspInit+0x84>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d12c      	bne.n	8007934 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078da:	2300      	movs	r3, #0
 80078dc:	613b      	str	r3, [r7, #16]
 80078de:	4b18      	ldr	r3, [pc, #96]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 80078e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e2:	4a17      	ldr	r2, [pc, #92]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 80078e4:	f043 0302 	orr.w	r3, r3, #2
 80078e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80078ea:	4b15      	ldr	r3, [pc, #84]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 80078ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ee:	f003 0302 	and.w	r3, r3, #2
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80078f6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80078fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80078fc:	2312      	movs	r3, #18
 80078fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007900:	2300      	movs	r3, #0
 8007902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007904:	2303      	movs	r3, #3
 8007906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007908:	2304      	movs	r3, #4
 800790a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800790c:	f107 0314 	add.w	r3, r7, #20
 8007910:	4619      	mov	r1, r3
 8007912:	480c      	ldr	r0, [pc, #48]	@ (8007944 <HAL_I2C_MspInit+0x8c>)
 8007914:	f001 ff8a 	bl	800982c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007918:	2300      	movs	r3, #0
 800791a:	60fb      	str	r3, [r7, #12]
 800791c:	4b08      	ldr	r3, [pc, #32]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 800791e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007920:	4a07      	ldr	r2, [pc, #28]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 8007922:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007926:	6413      	str	r3, [r2, #64]	@ 0x40
 8007928:	4b05      	ldr	r3, [pc, #20]	@ (8007940 <HAL_I2C_MspInit+0x88>)
 800792a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800792c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8007934:	bf00      	nop
 8007936:	3728      	adds	r7, #40	@ 0x28
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	40005400 	.word	0x40005400
 8007940:	40023800 	.word	0x40023800
 8007944:	40020400 	.word	0x40020400

08007948 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800794c:	f000 fde2 	bl	8008514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007950:	f000 f81e 	bl	8007990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007954:	f7ff feb6 	bl	80076c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8007958:	f7ff fe8c 	bl	8007674 <MX_DMA_Init>
  MX_ADC1_Init();
 800795c:	f7ff fd12 	bl	8007384 <MX_ADC1_Init>
  MX_I2C1_Init();
 8007960:	f7ff ff7c 	bl	800785c <MX_I2C1_Init>
  MX_RTC_Init();
 8007964:	f000 f898 	bl	8007a98 <MX_RTC_Init>
  MX_UART4_Init();
 8007968:	f000 fbaa 	bl	80080c0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800796c:	f000 fbd2 	bl	8008114 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8007970:	f000 fbfa 	bl	8008168 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8007974:	f000 fc22 	bl	80081bc <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8007978:	f000 fc4a 	bl	8008210 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 800797c:	f7ff fd54 	bl	8007428 <MX_ADC2_Init>
  MX_TIM8_Init();
 8007980:	f000 fb2c 	bl	8007fdc <MX_TIM8_Init>
  MX_SPI2_Init();
 8007984:	f000 f8d8 	bl	8007b38 <MX_SPI2_Init>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#endif
  MX_FREERTOS_Init();
 8007988:	f7ff fe94 	bl	80076b4 <MX_FREERTOS_Init>
  while (1)
 800798c:	bf00      	nop
 800798e:	e7fd      	b.n	800798c <main+0x44>

08007990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b094      	sub	sp, #80	@ 0x50
 8007994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007996:	f107 0320 	add.w	r3, r7, #32
 800799a:	2230      	movs	r2, #48	@ 0x30
 800799c:	2100      	movs	r1, #0
 800799e:	4618      	mov	r0, r3
 80079a0:	f009 fdef 	bl	8011582 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80079a4:	f107 030c 	add.w	r3, r7, #12
 80079a8:	2200      	movs	r2, #0
 80079aa:	601a      	str	r2, [r3, #0]
 80079ac:	605a      	str	r2, [r3, #4]
 80079ae:	609a      	str	r2, [r3, #8]
 80079b0:	60da      	str	r2, [r3, #12]
 80079b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80079b4:	2300      	movs	r3, #0
 80079b6:	60bb      	str	r3, [r7, #8]
 80079b8:	4b29      	ldr	r3, [pc, #164]	@ (8007a60 <SystemClock_Config+0xd0>)
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	4a28      	ldr	r2, [pc, #160]	@ (8007a60 <SystemClock_Config+0xd0>)
 80079be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80079c4:	4b26      	ldr	r3, [pc, #152]	@ (8007a60 <SystemClock_Config+0xd0>)
 80079c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079cc:	60bb      	str	r3, [r7, #8]
 80079ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80079d0:	2300      	movs	r3, #0
 80079d2:	607b      	str	r3, [r7, #4]
 80079d4:	4b23      	ldr	r3, [pc, #140]	@ (8007a64 <SystemClock_Config+0xd4>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a22      	ldr	r2, [pc, #136]	@ (8007a64 <SystemClock_Config+0xd4>)
 80079da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	4b20      	ldr	r3, [pc, #128]	@ (8007a64 <SystemClock_Config+0xd4>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079e8:	607b      	str	r3, [r7, #4]
 80079ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80079ec:	2306      	movs	r3, #6
 80079ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80079f0:	2301      	movs	r3, #1
 80079f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80079f4:	2301      	movs	r3, #1
 80079f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80079f8:	2310      	movs	r3, #16
 80079fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80079fc:	2302      	movs	r3, #2
 80079fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007a00:	2300      	movs	r3, #0
 8007a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007a04:	2308      	movs	r3, #8
 8007a06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007a08:	23a8      	movs	r3, #168	@ 0xa8
 8007a0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007a10:	2304      	movs	r3, #4
 8007a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007a14:	f107 0320 	add.w	r3, r7, #32
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f003 fa17 	bl	800ae4c <HAL_RCC_OscConfig>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8007a24:	f000 f832 	bl	8007a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007a28:	230f      	movs	r3, #15
 8007a2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007a30:	2300      	movs	r3, #0
 8007a32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007a34:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8007a38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007a3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007a3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007a40:	f107 030c 	add.w	r3, r7, #12
 8007a44:	2105      	movs	r1, #5
 8007a46:	4618      	mov	r0, r3
 8007a48:	f003 fc78 	bl	800b33c <HAL_RCC_ClockConfig>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d001      	beq.n	8007a56 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8007a52:	f000 f81b 	bl	8007a8c <Error_Handler>
  }
}
 8007a56:	bf00      	nop
 8007a58:	3750      	adds	r7, #80	@ 0x50
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	40023800 	.word	0x40023800
 8007a64:	40007000 	.word	0x40007000

08007a68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a04      	ldr	r2, [pc, #16]	@ (8007a88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d101      	bne.n	8007a7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007a7a:	f000 fd6d 	bl	8008558 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007a7e:	bf00      	nop
 8007a80:	3708      	adds	r7, #8
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	40000400 	.word	0x40000400

08007a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007a90:	b672      	cpsid	i
}
 8007a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007a94:	bf00      	nop
 8007a96:	e7fd      	b.n	8007a94 <Error_Handler+0x8>

08007a98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8007adc <MX_RTC_Init+0x44>)
 8007a9e:	4a10      	ldr	r2, [pc, #64]	@ (8007ae0 <MX_RTC_Init+0x48>)
 8007aa0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8007adc <MX_RTC_Init+0x44>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8007aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8007adc <MX_RTC_Init+0x44>)
 8007aaa:	227f      	movs	r2, #127	@ 0x7f
 8007aac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8007aae:	4b0b      	ldr	r3, [pc, #44]	@ (8007adc <MX_RTC_Init+0x44>)
 8007ab0:	22ff      	movs	r2, #255	@ 0xff
 8007ab2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007ab4:	4b09      	ldr	r3, [pc, #36]	@ (8007adc <MX_RTC_Init+0x44>)
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007aba:	4b08      	ldr	r3, [pc, #32]	@ (8007adc <MX_RTC_Init+0x44>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007ac0:	4b06      	ldr	r3, [pc, #24]	@ (8007adc <MX_RTC_Init+0x44>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007ac6:	4805      	ldr	r0, [pc, #20]	@ (8007adc <MX_RTC_Init+0x44>)
 8007ac8:	f003 ff2c 	bl	800b924 <HAL_RTC_Init>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8007ad2:	f7ff ffdb 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8007ad6:	bf00      	nop
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	20001ecc 	.word	0x20001ecc
 8007ae0:	40002800 	.word	0x40002800

08007ae4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b086      	sub	sp, #24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007aec:	f107 0308 	add.w	r3, r7, #8
 8007af0:	2200      	movs	r2, #0
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	605a      	str	r2, [r3, #4]
 8007af6:	609a      	str	r2, [r3, #8]
 8007af8:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a0c      	ldr	r2, [pc, #48]	@ (8007b30 <HAL_RTC_MspInit+0x4c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d111      	bne.n	8007b28 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007b04:	2302      	movs	r3, #2
 8007b06:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007b08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b0c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b0e:	f107 0308 	add.w	r3, r7, #8
 8007b12:	4618      	mov	r0, r3
 8007b14:	f003 fe24 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8007b1e:	f7ff ffb5 	bl	8007a8c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007b22:	4b04      	ldr	r3, [pc, #16]	@ (8007b34 <HAL_RTC_MspInit+0x50>)
 8007b24:	2201      	movs	r2, #1
 8007b26:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8007b28:	bf00      	nop
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40002800 	.word	0x40002800
 8007b34:	42470e3c 	.word	0x42470e3c

08007b38 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007b3c:	4b17      	ldr	r3, [pc, #92]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b3e:	4a18      	ldr	r2, [pc, #96]	@ (8007ba0 <MX_SPI2_Init+0x68>)
 8007b40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007b42:	4b16      	ldr	r3, [pc, #88]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007b48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007b4a:	4b14      	ldr	r3, [pc, #80]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007b50:	4b12      	ldr	r3, [pc, #72]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007b56:	4b11      	ldr	r3, [pc, #68]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b58:	2202      	movs	r2, #2
 8007b5a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b5e:	2201      	movs	r2, #1
 8007b60:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007b62:	4b0e      	ldr	r3, [pc, #56]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b68:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b6c:	2218      	movs	r2, #24
 8007b6e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007b70:	4b0a      	ldr	r3, [pc, #40]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b72:	2200      	movs	r2, #0
 8007b74:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007b76:	4b09      	ldr	r3, [pc, #36]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b7c:	4b07      	ldr	r3, [pc, #28]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b7e:	2200      	movs	r2, #0
 8007b80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007b82:	4b06      	ldr	r3, [pc, #24]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b84:	220a      	movs	r2, #10
 8007b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007b88:	4804      	ldr	r0, [pc, #16]	@ (8007b9c <MX_SPI2_Init+0x64>)
 8007b8a:	f004 f89b 	bl	800bcc4 <HAL_SPI_Init>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d001      	beq.n	8007b98 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8007b94:	f7ff ff7a 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007b98:	bf00      	nop
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	20001eec 	.word	0x20001eec
 8007ba0:	40003800 	.word	0x40003800

08007ba4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08a      	sub	sp, #40	@ 0x28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bac:	f107 0314 	add.w	r3, r7, #20
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	605a      	str	r2, [r3, #4]
 8007bb6:	609a      	str	r2, [r3, #8]
 8007bb8:	60da      	str	r2, [r3, #12]
 8007bba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a19      	ldr	r2, [pc, #100]	@ (8007c28 <HAL_SPI_MspInit+0x84>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d12c      	bne.n	8007c20 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	613b      	str	r3, [r7, #16]
 8007bca:	4b18      	ldr	r3, [pc, #96]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	4a17      	ldr	r2, [pc, #92]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bd6:	4b15      	ldr	r3, [pc, #84]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bde:	613b      	str	r3, [r7, #16]
 8007be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007be2:	2300      	movs	r3, #0
 8007be4:	60fb      	str	r3, [r7, #12]
 8007be6:	4b11      	ldr	r3, [pc, #68]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bea:	4a10      	ldr	r2, [pc, #64]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007bec:	f043 0302 	orr.w	r3, r3, #2
 8007bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8007bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8007c2c <HAL_SPI_MspInit+0x88>)
 8007bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf6:	f003 0302 	and.w	r3, r3, #2
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8007bfe:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8007c02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c04:	2302      	movs	r3, #2
 8007c06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c10:	2305      	movs	r3, #5
 8007c12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c14:	f107 0314 	add.w	r3, r7, #20
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4805      	ldr	r0, [pc, #20]	@ (8007c30 <HAL_SPI_MspInit+0x8c>)
 8007c1c:	f001 fe06 	bl	800982c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007c20:	bf00      	nop
 8007c22:	3728      	adds	r7, #40	@ 0x28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40003800 	.word	0x40003800
 8007c2c:	40023800 	.word	0x40023800
 8007c30:	40020400 	.word	0x40020400

08007c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	607b      	str	r3, [r7, #4]
 8007c3e:	4b12      	ldr	r3, [pc, #72]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c42:	4a11      	ldr	r2, [pc, #68]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8007c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c52:	607b      	str	r3, [r7, #4]
 8007c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007c56:	2300      	movs	r3, #0
 8007c58:	603b      	str	r3, [r7, #0]
 8007c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c66:	4b08      	ldr	r3, [pc, #32]	@ (8007c88 <HAL_MspInit+0x54>)
 8007c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c6e:	603b      	str	r3, [r7, #0]
 8007c70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007c72:	2200      	movs	r2, #0
 8007c74:	210f      	movs	r1, #15
 8007c76:	f06f 0001 	mvn.w	r0, #1
 8007c7a:	f001 faa1 	bl	80091c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007c7e:	bf00      	nop
 8007c80:	3708      	adds	r7, #8
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40023800 	.word	0x40023800

08007c8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b08e      	sub	sp, #56	@ 0x38
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8007c94:	2300      	movs	r3, #0
 8007c96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	4b33      	ldr	r3, [pc, #204]	@ (8007d70 <HAL_InitTick+0xe4>)
 8007ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca4:	4a32      	ldr	r2, [pc, #200]	@ (8007d70 <HAL_InitTick+0xe4>)
 8007ca6:	f043 0302 	orr.w	r3, r3, #2
 8007caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cac:	4b30      	ldr	r3, [pc, #192]	@ (8007d70 <HAL_InitTick+0xe4>)
 8007cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	60fb      	str	r3, [r7, #12]
 8007cb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007cb8:	f107 0210 	add.w	r2, r7, #16
 8007cbc:	f107 0314 	add.w	r3, r7, #20
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f003 fd1a 	bl	800b6fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
 8007cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8007ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d103      	bne.n	8007cda <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007cd2:	f003 fceb 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 8007cd6:	6378      	str	r0, [r7, #52]	@ 0x34
 8007cd8:	e004      	b.n	8007ce4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007cda:	f003 fce7 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	005b      	lsls	r3, r3, #1
 8007ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ce6:	4a23      	ldr	r2, [pc, #140]	@ (8007d74 <HAL_InitTick+0xe8>)
 8007ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8007cec:	0c9b      	lsrs	r3, r3, #18
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8007cf2:	4b21      	ldr	r3, [pc, #132]	@ (8007d78 <HAL_InitTick+0xec>)
 8007cf4:	4a21      	ldr	r2, [pc, #132]	@ (8007d7c <HAL_InitTick+0xf0>)
 8007cf6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8007cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8007d78 <HAL_InitTick+0xec>)
 8007cfa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007cfe:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8007d00:	4a1d      	ldr	r2, [pc, #116]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d04:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8007d06:	4b1c      	ldr	r3, [pc, #112]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d08:	2200      	movs	r2, #0
 8007d0a:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d0e:	2200      	movs	r2, #0
 8007d10:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d12:	4b19      	ldr	r3, [pc, #100]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8007d18:	4817      	ldr	r0, [pc, #92]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d1a:	f004 fa7d 	bl	800c218 <HAL_TIM_Base_Init>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8007d24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d11b      	bne.n	8007d64 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8007d2c:	4812      	ldr	r0, [pc, #72]	@ (8007d78 <HAL_InitTick+0xec>)
 8007d2e:	f004 fac3 	bl	800c2b8 <HAL_TIM_Base_Start_IT>
 8007d32:	4603      	mov	r3, r0
 8007d34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8007d38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d111      	bne.n	8007d64 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007d40:	201d      	movs	r0, #29
 8007d42:	f001 fa59 	bl	80091f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2b0f      	cmp	r3, #15
 8007d4a:	d808      	bhi.n	8007d5e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	201d      	movs	r0, #29
 8007d52:	f001 fa35 	bl	80091c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007d56:	4a0a      	ldr	r2, [pc, #40]	@ (8007d80 <HAL_InitTick+0xf4>)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6013      	str	r3, [r2, #0]
 8007d5c:	e002      	b.n	8007d64 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8007d64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3738      	adds	r7, #56	@ 0x38
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	40023800 	.word	0x40023800
 8007d74:	431bde83 	.word	0x431bde83
 8007d78:	20001f44 	.word	0x20001f44
 8007d7c:	40000400 	.word	0x40000400
 8007d80:	200001a0 	.word	0x200001a0

08007d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007d84:	b480      	push	{r7}
 8007d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007d88:	bf00      	nop
 8007d8a:	e7fd      	b.n	8007d88 <NMI_Handler+0x4>

08007d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007d90:	bf00      	nop
 8007d92:	e7fd      	b.n	8007d90 <HardFault_Handler+0x4>

08007d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007d94:	b480      	push	{r7}
 8007d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007d98:	bf00      	nop
 8007d9a:	e7fd      	b.n	8007d98 <MemManage_Handler+0x4>

08007d9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007da0:	bf00      	nop
 8007da2:	e7fd      	b.n	8007da0 <BusFault_Handler+0x4>

08007da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007da4:	b480      	push	{r7}
 8007da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007da8:	bf00      	nop
 8007daa:	e7fd      	b.n	8007da8 <UsageFault_Handler+0x4>

08007dac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007dac:	b480      	push	{r7}
 8007dae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007db0:	bf00      	nop
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr
	...

08007dbc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8007dc0:	4803      	ldr	r0, [pc, #12]	@ (8007dd0 <ADC_IRQHandler+0x14>)
 8007dc2:	f000 fde1 	bl	8008988 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8007dc6:	4803      	ldr	r0, [pc, #12]	@ (8007dd4 <ADC_IRQHandler+0x18>)
 8007dc8:	f000 fdde 	bl	8008988 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8007dcc:	bf00      	nop
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	20001d88 	.word	0x20001d88
 8007dd4:	20001dd0 	.word	0x20001dd0

08007dd8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007ddc:	4803      	ldr	r0, [pc, #12]	@ (8007dec <TIM3_IRQHandler+0x14>)
 8007dde:	f004 fadb 	bl	800c398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  My_Button_IRQHandlerC();
 8007de2:	f7fd fb85 	bl	80054f0 <My_Button_IRQHandlerC>
  /* USER CODE END TIM3_IRQn 1 */
}
 8007de6:	bf00      	nop
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	20001f44 	.word	0x20001f44

08007df0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif

  My_UART_IRQHandlerC(&huart2);
 8007df4:	4802      	ldr	r0, [pc, #8]	@ (8007e00 <USART2_IRQHandler+0x10>)
 8007df6:	f7fc fc97 	bl	8004728 <My_UART_IRQHandlerC>
  /* USER CODE END USART2_IRQn 1 */
}
 8007dfa:	bf00      	nop
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	20002068 	.word	0x20002068

08007e04 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */
#endif

  My_UART_IRQHandlerC(&huart3);
 8007e08:	4802      	ldr	r0, [pc, #8]	@ (8007e14 <USART3_IRQHandler+0x10>)
 8007e0a:	f7fc fc8d 	bl	8004728 <My_UART_IRQHandlerC>
  /* USER CODE END USART3_IRQn 1 */
}
 8007e0e:	bf00      	nop
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	200020b0 	.word	0x200020b0

08007e18 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007e1c:	4802      	ldr	r0, [pc, #8]	@ (8007e28 <DMA2_Stream2_IRQHandler+0x10>)
 8007e1e:	f001 fac9 	bl	80093b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007e22:	bf00      	nop
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20001e18 	.word	0x20001e18

08007e2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	af00      	add	r7, sp, #0
  return 1;
 8007e30:	2301      	movs	r3, #1
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <_kill>:

int _kill(int pid, int sig)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b082      	sub	sp, #8
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007e46:	f009 fc7b 	bl	8011740 <__errno>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2216      	movs	r2, #22
 8007e4e:	601a      	str	r2, [r3, #0]
  return -1;
 8007e50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3708      	adds	r7, #8
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <_exit>:

void _exit (int status)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007e64:	f04f 31ff 	mov.w	r1, #4294967295
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff ffe7 	bl	8007e3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8007e6e:	bf00      	nop
 8007e70:	e7fd      	b.n	8007e6e <_exit+0x12>

08007e72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007e72:	b580      	push	{r7, lr}
 8007e74:	b086      	sub	sp, #24
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	60f8      	str	r0, [r7, #12]
 8007e7a:	60b9      	str	r1, [r7, #8]
 8007e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e7e:	2300      	movs	r3, #0
 8007e80:	617b      	str	r3, [r7, #20]
 8007e82:	e00a      	b.n	8007e9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007e84:	f3af 8000 	nop.w
 8007e88:	4601      	mov	r1, r0
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	1c5a      	adds	r2, r3, #1
 8007e8e:	60ba      	str	r2, [r7, #8]
 8007e90:	b2ca      	uxtb	r2, r1
 8007e92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	3301      	adds	r3, #1
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	dbf0      	blt.n	8007e84 <_read+0x12>
  }

  return len;
 8007ea2:	687b      	ldr	r3, [r7, #4]
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b086      	sub	sp, #24
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007eb8:	2300      	movs	r3, #0
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	e009      	b.n	8007ed2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	1c5a      	adds	r2, r3, #1
 8007ec2:	60ba      	str	r2, [r7, #8]
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	617b      	str	r3, [r7, #20]
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	dbf1      	blt.n	8007ebe <_write+0x12>
  }
  return len;
 8007eda:	687b      	ldr	r3, [r7, #4]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3718      	adds	r7, #24
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <_close>:

int _close(int file)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007eec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007f0c:	605a      	str	r2, [r3, #4]
  return 0;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	370c      	adds	r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <_isatty>:

int _isatty(int file)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007f24:	2301      	movs	r3, #1
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b085      	sub	sp, #20
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	60f8      	str	r0, [r7, #12]
 8007f3a:	60b9      	str	r1, [r7, #8]
 8007f3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b086      	sub	sp, #24
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007f54:	4a14      	ldr	r2, [pc, #80]	@ (8007fa8 <_sbrk+0x5c>)
 8007f56:	4b15      	ldr	r3, [pc, #84]	@ (8007fac <_sbrk+0x60>)
 8007f58:	1ad3      	subs	r3, r2, r3
 8007f5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007f60:	4b13      	ldr	r3, [pc, #76]	@ (8007fb0 <_sbrk+0x64>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d102      	bne.n	8007f6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007f68:	4b11      	ldr	r3, [pc, #68]	@ (8007fb0 <_sbrk+0x64>)
 8007f6a:	4a12      	ldr	r2, [pc, #72]	@ (8007fb4 <_sbrk+0x68>)
 8007f6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007f6e:	4b10      	ldr	r3, [pc, #64]	@ (8007fb0 <_sbrk+0x64>)
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4413      	add	r3, r2
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d207      	bcs.n	8007f8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007f7c:	f009 fbe0 	bl	8011740 <__errno>
 8007f80:	4603      	mov	r3, r0
 8007f82:	220c      	movs	r2, #12
 8007f84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007f86:	f04f 33ff 	mov.w	r3, #4294967295
 8007f8a:	e009      	b.n	8007fa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007f8c:	4b08      	ldr	r3, [pc, #32]	@ (8007fb0 <_sbrk+0x64>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007f92:	4b07      	ldr	r3, [pc, #28]	@ (8007fb0 <_sbrk+0x64>)
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4413      	add	r3, r2
 8007f9a:	4a05      	ldr	r2, [pc, #20]	@ (8007fb0 <_sbrk+0x64>)
 8007f9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	20020000 	.word	0x20020000
 8007fac:	00000400 	.word	0x00000400
 8007fb0:	20001f8c 	.word	0x20001f8c
 8007fb4:	2000ccb8 	.word	0x2000ccb8

08007fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007fbc:	4b06      	ldr	r3, [pc, #24]	@ (8007fd8 <SystemInit+0x20>)
 8007fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fc2:	4a05      	ldr	r2, [pc, #20]	@ (8007fd8 <SystemInit+0x20>)
 8007fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007fcc:	bf00      	nop
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	e000ed00 	.word	0xe000ed00

08007fdc <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b086      	sub	sp, #24
 8007fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007fe2:	f107 0308 	add.w	r3, r7, #8
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	601a      	str	r2, [r3, #0]
 8007fea:	605a      	str	r2, [r3, #4]
 8007fec:	609a      	str	r2, [r3, #8]
 8007fee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007ff0:	463b      	mov	r3, r7
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	601a      	str	r2, [r3, #0]
 8007ff6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8007ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8008074 <MX_TIM8_Init+0x98>)
 8007ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8008078 <MX_TIM8_Init+0x9c>)
 8007ffc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8007ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008000:	22a7      	movs	r2, #167	@ 0xa7
 8008002:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008004:	4b1b      	ldr	r3, [pc, #108]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008006:	2200      	movs	r2, #0
 8008008:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2000-1;
 800800a:	4b1a      	ldr	r3, [pc, #104]	@ (8008074 <MX_TIM8_Init+0x98>)
 800800c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8008010:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008012:	4b18      	ldr	r3, [pc, #96]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008014:	2200      	movs	r2, #0
 8008016:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008018:	4b16      	ldr	r3, [pc, #88]	@ (8008074 <MX_TIM8_Init+0x98>)
 800801a:	2200      	movs	r2, #0
 800801c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800801e:	4b15      	ldr	r3, [pc, #84]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008020:	2200      	movs	r2, #0
 8008022:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008024:	4813      	ldr	r0, [pc, #76]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008026:	f004 f8f7 	bl	800c218 <HAL_TIM_Base_Init>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8008030:	f7ff fd2c 	bl	8007a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008038:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800803a:	f107 0308 	add.w	r3, r7, #8
 800803e:	4619      	mov	r1, r3
 8008040:	480c      	ldr	r0, [pc, #48]	@ (8008074 <MX_TIM8_Init+0x98>)
 8008042:	f004 fa99 	bl	800c578 <HAL_TIM_ConfigClockSource>
 8008046:	4603      	mov	r3, r0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d001      	beq.n	8008050 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800804c:	f7ff fd1e 	bl	8007a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008050:	2320      	movs	r3, #32
 8008052:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008054:	2300      	movs	r3, #0
 8008056:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008058:	463b      	mov	r3, r7
 800805a:	4619      	mov	r1, r3
 800805c:	4805      	ldr	r0, [pc, #20]	@ (8008074 <MX_TIM8_Init+0x98>)
 800805e:	f004 fcc1 	bl	800c9e4 <HAL_TIMEx_MasterConfigSynchronization>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8008068:	f7ff fd10 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800806c:	bf00      	nop
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	20001f90 	.word	0x20001f90
 8008078:	40010400 	.word	0x40010400

0800807c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a0b      	ldr	r2, [pc, #44]	@ (80080b8 <HAL_TIM_Base_MspInit+0x3c>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d10d      	bne.n	80080aa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800808e:	2300      	movs	r3, #0
 8008090:	60fb      	str	r3, [r7, #12]
 8008092:	4b0a      	ldr	r3, [pc, #40]	@ (80080bc <HAL_TIM_Base_MspInit+0x40>)
 8008094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008096:	4a09      	ldr	r2, [pc, #36]	@ (80080bc <HAL_TIM_Base_MspInit+0x40>)
 8008098:	f043 0302 	orr.w	r3, r3, #2
 800809c:	6453      	str	r3, [r2, #68]	@ 0x44
 800809e:	4b07      	ldr	r3, [pc, #28]	@ (80080bc <HAL_TIM_Base_MspInit+0x40>)
 80080a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	60fb      	str	r3, [r7, #12]
 80080a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80080aa:	bf00      	nop
 80080ac:	3714      	adds	r7, #20
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	40010400 	.word	0x40010400
 80080bc:	40023800 	.word	0x40023800

080080c0 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80080c4:	4b11      	ldr	r3, [pc, #68]	@ (800810c <MX_UART4_Init+0x4c>)
 80080c6:	4a12      	ldr	r2, [pc, #72]	@ (8008110 <MX_UART4_Init+0x50>)
 80080c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80080ca:	4b10      	ldr	r3, [pc, #64]	@ (800810c <MX_UART4_Init+0x4c>)
 80080cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80080d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80080d2:	4b0e      	ldr	r3, [pc, #56]	@ (800810c <MX_UART4_Init+0x4c>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80080d8:	4b0c      	ldr	r3, [pc, #48]	@ (800810c <MX_UART4_Init+0x4c>)
 80080da:	2200      	movs	r2, #0
 80080dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80080de:	4b0b      	ldr	r3, [pc, #44]	@ (800810c <MX_UART4_Init+0x4c>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80080e4:	4b09      	ldr	r3, [pc, #36]	@ (800810c <MX_UART4_Init+0x4c>)
 80080e6:	220c      	movs	r2, #12
 80080e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80080ea:	4b08      	ldr	r3, [pc, #32]	@ (800810c <MX_UART4_Init+0x4c>)
 80080ec:	2200      	movs	r2, #0
 80080ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80080f0:	4b06      	ldr	r3, [pc, #24]	@ (800810c <MX_UART4_Init+0x4c>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80080f6:	4805      	ldr	r0, [pc, #20]	@ (800810c <MX_UART4_Init+0x4c>)
 80080f8:	f004 fd04 	bl	800cb04 <HAL_UART_Init>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8008102:	f7ff fcc3 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8008106:	bf00      	nop
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	20001fd8 	.word	0x20001fd8
 8008110:	40004c00 	.word	0x40004c00

08008114 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008118:	4b11      	ldr	r3, [pc, #68]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 800811a:	4a12      	ldr	r2, [pc, #72]	@ (8008164 <MX_USART1_UART_Init+0x50>)
 800811c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800811e:	4b10      	ldr	r3, [pc, #64]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 8008120:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008124:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008126:	4b0e      	ldr	r3, [pc, #56]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 8008128:	2200      	movs	r2, #0
 800812a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800812c:	4b0c      	ldr	r3, [pc, #48]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 800812e:	2200      	movs	r2, #0
 8008130:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008132:	4b0b      	ldr	r3, [pc, #44]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 8008134:	2200      	movs	r2, #0
 8008136:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008138:	4b09      	ldr	r3, [pc, #36]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 800813a:	220c      	movs	r2, #12
 800813c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800813e:	4b08      	ldr	r3, [pc, #32]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 8008140:	2200      	movs	r2, #0
 8008142:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008144:	4b06      	ldr	r3, [pc, #24]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 8008146:	2200      	movs	r2, #0
 8008148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800814a:	4805      	ldr	r0, [pc, #20]	@ (8008160 <MX_USART1_UART_Init+0x4c>)
 800814c:	f004 fcda 	bl	800cb04 <HAL_UART_Init>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d001      	beq.n	800815a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008156:	f7ff fc99 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800815a:	bf00      	nop
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	20002020 	.word	0x20002020
 8008164:	40011000 	.word	0x40011000

08008168 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800816c:	4b11      	ldr	r3, [pc, #68]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 800816e:	4a12      	ldr	r2, [pc, #72]	@ (80081b8 <MX_USART2_UART_Init+0x50>)
 8008170:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008172:	4b10      	ldr	r3, [pc, #64]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 8008174:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008178:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800817a:	4b0e      	ldr	r3, [pc, #56]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 800817c:	2200      	movs	r2, #0
 800817e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008180:	4b0c      	ldr	r3, [pc, #48]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 8008182:	2200      	movs	r2, #0
 8008184:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008186:	4b0b      	ldr	r3, [pc, #44]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 8008188:	2200      	movs	r2, #0
 800818a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800818c:	4b09      	ldr	r3, [pc, #36]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 800818e:	220c      	movs	r2, #12
 8008190:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008192:	4b08      	ldr	r3, [pc, #32]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 8008194:	2200      	movs	r2, #0
 8008196:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008198:	4b06      	ldr	r3, [pc, #24]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 800819a:	2200      	movs	r2, #0
 800819c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800819e:	4805      	ldr	r0, [pc, #20]	@ (80081b4 <MX_USART2_UART_Init+0x4c>)
 80081a0:	f004 fcb0 	bl	800cb04 <HAL_UART_Init>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d001      	beq.n	80081ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80081aa:	f7ff fc6f 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80081ae:	bf00      	nop
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	20002068 	.word	0x20002068
 80081b8:	40004400 	.word	0x40004400

080081bc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80081c0:	4b11      	ldr	r3, [pc, #68]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081c2:	4a12      	ldr	r2, [pc, #72]	@ (800820c <MX_USART3_UART_Init+0x50>)
 80081c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2400;
 80081c6:	4b10      	ldr	r3, [pc, #64]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081c8:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80081cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80081ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081d0:	2200      	movs	r2, #0
 80081d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80081d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80081da:	4b0b      	ldr	r3, [pc, #44]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081dc:	2200      	movs	r2, #0
 80081de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80081e0:	4b09      	ldr	r3, [pc, #36]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081e2:	220c      	movs	r2, #12
 80081e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80081e6:	4b08      	ldr	r3, [pc, #32]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80081ec:	4b06      	ldr	r3, [pc, #24]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081ee:	2200      	movs	r2, #0
 80081f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80081f2:	4805      	ldr	r0, [pc, #20]	@ (8008208 <MX_USART3_UART_Init+0x4c>)
 80081f4:	f004 fc86 	bl	800cb04 <HAL_UART_Init>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d001      	beq.n	8008202 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80081fe:	f7ff fc45 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008202:	bf00      	nop
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	200020b0 	.word	0x200020b0
 800820c:	40004800 	.word	0x40004800

08008210 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8008214:	4b11      	ldr	r3, [pc, #68]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008216:	4a12      	ldr	r2, [pc, #72]	@ (8008260 <MX_USART6_UART_Init+0x50>)
 8008218:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800821a:	4b10      	ldr	r3, [pc, #64]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 800821c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8008220:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8008222:	4b0e      	ldr	r3, [pc, #56]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008224:	2200      	movs	r2, #0
 8008226:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8008228:	4b0c      	ldr	r3, [pc, #48]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 800822a:	2200      	movs	r2, #0
 800822c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800822e:	4b0b      	ldr	r3, [pc, #44]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008230:	2200      	movs	r2, #0
 8008232:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8008234:	4b09      	ldr	r3, [pc, #36]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008236:	220c      	movs	r2, #12
 8008238:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800823a:	4b08      	ldr	r3, [pc, #32]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 800823c:	2200      	movs	r2, #0
 800823e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8008240:	4b06      	ldr	r3, [pc, #24]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008242:	2200      	movs	r2, #0
 8008244:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8008246:	4805      	ldr	r0, [pc, #20]	@ (800825c <MX_USART6_UART_Init+0x4c>)
 8008248:	f004 fc5c 	bl	800cb04 <HAL_UART_Init>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8008252:	f7ff fc1b 	bl	8007a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8008256:	bf00      	nop
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	200020f8 	.word	0x200020f8
 8008260:	40011400 	.word	0x40011400

08008264 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b092      	sub	sp, #72	@ 0x48
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800826c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008270:	2200      	movs	r2, #0
 8008272:	601a      	str	r2, [r3, #0]
 8008274:	605a      	str	r2, [r3, #4]
 8008276:	609a      	str	r2, [r3, #8]
 8008278:	60da      	str	r2, [r3, #12]
 800827a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a86      	ldr	r2, [pc, #536]	@ (800849c <HAL_UART_MspInit+0x238>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d12d      	bne.n	80082e2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8008286:	2300      	movs	r3, #0
 8008288:	633b      	str	r3, [r7, #48]	@ 0x30
 800828a:	4b85      	ldr	r3, [pc, #532]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800828c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800828e:	4a84      	ldr	r2, [pc, #528]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008290:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008294:	6413      	str	r3, [r2, #64]	@ 0x40
 8008296:	4b82      	ldr	r3, [pc, #520]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800829a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800829e:	633b      	str	r3, [r7, #48]	@ 0x30
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80082a2:	2300      	movs	r3, #0
 80082a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082a6:	4b7e      	ldr	r3, [pc, #504]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082aa:	4a7d      	ldr	r2, [pc, #500]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082ac:	f043 0304 	orr.w	r3, r3, #4
 80082b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80082b2:	4b7b      	ldr	r3, [pc, #492]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b6:	f003 0304 	and.w	r3, r3, #4
 80082ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = PZEM3_UART4_TX_Pin|PZEM3_UART4_RX_Pin;
 80082be:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80082c2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082c4:	2302      	movs	r3, #2
 80082c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082c8:	2300      	movs	r3, #0
 80082ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082cc:	2303      	movs	r3, #3
 80082ce:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80082d0:	2308      	movs	r3, #8
 80082d2:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082d4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80082d8:	4619      	mov	r1, r3
 80082da:	4872      	ldr	r0, [pc, #456]	@ (80084a4 <HAL_UART_MspInit+0x240>)
 80082dc:	f001 faa6 	bl	800982c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80082e0:	e0d8      	b.n	8008494 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART1)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a70      	ldr	r2, [pc, #448]	@ (80084a8 <HAL_UART_MspInit+0x244>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d12d      	bne.n	8008348 <HAL_UART_MspInit+0xe4>
    __HAL_RCC_USART1_CLK_ENABLE();
 80082ec:	2300      	movs	r3, #0
 80082ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082f0:	4b6b      	ldr	r3, [pc, #428]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082f4:	4a6a      	ldr	r2, [pc, #424]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082f6:	f043 0310 	orr.w	r3, r3, #16
 80082fa:	6453      	str	r3, [r2, #68]	@ 0x44
 80082fc:	4b68      	ldr	r3, [pc, #416]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80082fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008300:	f003 0310 	and.w	r3, r3, #16
 8008304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008308:	2300      	movs	r3, #0
 800830a:	627b      	str	r3, [r7, #36]	@ 0x24
 800830c:	4b64      	ldr	r3, [pc, #400]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800830e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008310:	4a63      	ldr	r2, [pc, #396]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	6313      	str	r3, [r2, #48]	@ 0x30
 8008318:	4b61      	ldr	r3, [pc, #388]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800831a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	627b      	str	r3, [r7, #36]	@ 0x24
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = PZEM1_USART1_TX_Pin|PZEM1_USART1_RX_Pin;
 8008324:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8008328:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800832a:	2302      	movs	r3, #2
 800832c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800832e:	2300      	movs	r3, #0
 8008330:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008332:	2303      	movs	r3, #3
 8008334:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008336:	2307      	movs	r3, #7
 8008338:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800833a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800833e:	4619      	mov	r1, r3
 8008340:	485a      	ldr	r0, [pc, #360]	@ (80084ac <HAL_UART_MspInit+0x248>)
 8008342:	f001 fa73 	bl	800982c <HAL_GPIO_Init>
}
 8008346:	e0a5      	b.n	8008494 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART2)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a58      	ldr	r2, [pc, #352]	@ (80084b0 <HAL_UART_MspInit+0x24c>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d134      	bne.n	80083bc <HAL_UART_MspInit+0x158>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008352:	2300      	movs	r3, #0
 8008354:	623b      	str	r3, [r7, #32]
 8008356:	4b52      	ldr	r3, [pc, #328]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835a:	4a51      	ldr	r2, [pc, #324]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800835c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008360:	6413      	str	r3, [r2, #64]	@ 0x40
 8008362:	4b4f      	ldr	r3, [pc, #316]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800836a:	623b      	str	r3, [r7, #32]
 800836c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800836e:	2300      	movs	r3, #0
 8008370:	61fb      	str	r3, [r7, #28]
 8008372:	4b4b      	ldr	r3, [pc, #300]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008376:	4a4a      	ldr	r2, [pc, #296]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008378:	f043 0301 	orr.w	r3, r3, #1
 800837c:	6313      	str	r3, [r2, #48]	@ 0x30
 800837e:	4b48      	ldr	r3, [pc, #288]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008382:	f003 0301 	and.w	r3, r3, #1
 8008386:	61fb      	str	r3, [r7, #28]
 8008388:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GSM_USART2_TX_Pin|GSM_USART2_RX_Pin;
 800838a:	230c      	movs	r3, #12
 800838c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800838e:	2302      	movs	r3, #2
 8008390:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008392:	2300      	movs	r3, #0
 8008394:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008396:	2303      	movs	r3, #3
 8008398:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800839a:	2307      	movs	r3, #7
 800839c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800839e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80083a2:	4619      	mov	r1, r3
 80083a4:	4841      	ldr	r0, [pc, #260]	@ (80084ac <HAL_UART_MspInit+0x248>)
 80083a6:	f001 fa41 	bl	800982c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80083aa:	2200      	movs	r2, #0
 80083ac:	2105      	movs	r1, #5
 80083ae:	2026      	movs	r0, #38	@ 0x26
 80083b0:	f000 ff06 	bl	80091c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80083b4:	2026      	movs	r0, #38	@ 0x26
 80083b6:	f000 ff1f 	bl	80091f8 <HAL_NVIC_EnableIRQ>
}
 80083ba:	e06b      	b.n	8008494 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART3)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a3c      	ldr	r2, [pc, #240]	@ (80084b4 <HAL_UART_MspInit+0x250>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d135      	bne.n	8008432 <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_USART3_CLK_ENABLE();
 80083c6:	2300      	movs	r3, #0
 80083c8:	61bb      	str	r3, [r7, #24]
 80083ca:	4b35      	ldr	r3, [pc, #212]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ce:	4a34      	ldr	r2, [pc, #208]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80083d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80083d6:	4b32      	ldr	r3, [pc, #200]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083de:	61bb      	str	r3, [r7, #24]
 80083e0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80083e2:	2300      	movs	r3, #0
 80083e4:	617b      	str	r3, [r7, #20]
 80083e6:	4b2e      	ldr	r3, [pc, #184]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ea:	4a2d      	ldr	r2, [pc, #180]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083ec:	f043 0302 	orr.w	r3, r3, #2
 80083f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80083f2:	4b2b      	ldr	r3, [pc, #172]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 80083f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f6:	f003 0302 	and.w	r3, r3, #2
 80083fa:	617b      	str	r3, [r7, #20]
 80083fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = INVERTER_USART3_TX_Pin|INVERTER_USART3_RX_Pin;
 80083fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8008402:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008404:	2302      	movs	r3, #2
 8008406:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008408:	2300      	movs	r3, #0
 800840a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800840c:	2303      	movs	r3, #3
 800840e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008410:	2307      	movs	r3, #7
 8008412:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008414:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008418:	4619      	mov	r1, r3
 800841a:	4827      	ldr	r0, [pc, #156]	@ (80084b8 <HAL_UART_MspInit+0x254>)
 800841c:	f001 fa06 	bl	800982c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8008420:	2200      	movs	r2, #0
 8008422:	2105      	movs	r1, #5
 8008424:	2027      	movs	r0, #39	@ 0x27
 8008426:	f000 fecb 	bl	80091c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800842a:	2027      	movs	r0, #39	@ 0x27
 800842c:	f000 fee4 	bl	80091f8 <HAL_NVIC_EnableIRQ>
}
 8008430:	e030      	b.n	8008494 <HAL_UART_MspInit+0x230>
  else if(uartHandle->Instance==USART6)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a21      	ldr	r2, [pc, #132]	@ (80084bc <HAL_UART_MspInit+0x258>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d12b      	bne.n	8008494 <HAL_UART_MspInit+0x230>
    __HAL_RCC_USART6_CLK_ENABLE();
 800843c:	2300      	movs	r3, #0
 800843e:	613b      	str	r3, [r7, #16]
 8008440:	4b17      	ldr	r3, [pc, #92]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008444:	4a16      	ldr	r2, [pc, #88]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008446:	f043 0320 	orr.w	r3, r3, #32
 800844a:	6453      	str	r3, [r2, #68]	@ 0x44
 800844c:	4b14      	ldr	r3, [pc, #80]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800844e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008450:	f003 0320 	and.w	r3, r3, #32
 8008454:	613b      	str	r3, [r7, #16]
 8008456:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	4b10      	ldr	r3, [pc, #64]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800845e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008460:	4a0f      	ldr	r2, [pc, #60]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 8008462:	f043 0304 	orr.w	r3, r3, #4
 8008466:	6313      	str	r3, [r2, #48]	@ 0x30
 8008468:	4b0d      	ldr	r3, [pc, #52]	@ (80084a0 <HAL_UART_MspInit+0x23c>)
 800846a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846c:	f003 0304 	and.w	r3, r3, #4
 8008470:	60fb      	str	r3, [r7, #12]
 8008472:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PZEM2_USART6_TX_Pin|PZEM2_USART6_RX_Pin;
 8008474:	23c0      	movs	r3, #192	@ 0xc0
 8008476:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008478:	2302      	movs	r3, #2
 800847a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800847c:	2300      	movs	r3, #0
 800847e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008480:	2303      	movs	r3, #3
 8008482:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8008484:	2308      	movs	r3, #8
 8008486:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008488:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800848c:	4619      	mov	r1, r3
 800848e:	4805      	ldr	r0, [pc, #20]	@ (80084a4 <HAL_UART_MspInit+0x240>)
 8008490:	f001 f9cc 	bl	800982c <HAL_GPIO_Init>
}
 8008494:	bf00      	nop
 8008496:	3748      	adds	r7, #72	@ 0x48
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}
 800849c:	40004c00 	.word	0x40004c00
 80084a0:	40023800 	.word	0x40023800
 80084a4:	40020800 	.word	0x40020800
 80084a8:	40011000 	.word	0x40011000
 80084ac:	40020000 	.word	0x40020000
 80084b0:	40004400 	.word	0x40004400
 80084b4:	40004800 	.word	0x40004800
 80084b8:	40020400 	.word	0x40020400
 80084bc:	40011400 	.word	0x40011400

080084c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80084c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80084f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80084c4:	f7ff fd78 	bl	8007fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80084c8:	480c      	ldr	r0, [pc, #48]	@ (80084fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80084ca:	490d      	ldr	r1, [pc, #52]	@ (8008500 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80084cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008504 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80084ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80084d0:	e002      	b.n	80084d8 <LoopCopyDataInit>

080084d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80084d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80084d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80084d6:	3304      	adds	r3, #4

080084d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80084d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80084da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80084dc:	d3f9      	bcc.n	80084d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80084de:	4a0a      	ldr	r2, [pc, #40]	@ (8008508 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80084e0:	4c0a      	ldr	r4, [pc, #40]	@ (800850c <LoopFillZerobss+0x22>)
  movs r3, #0
 80084e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80084e4:	e001      	b.n	80084ea <LoopFillZerobss>

080084e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80084e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80084e8:	3204      	adds	r2, #4

080084ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80084ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80084ec:	d3fb      	bcc.n	80084e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80084ee:	f009 f92d 	bl	801174c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80084f2:	f7ff fa29 	bl	8007948 <main>
  bx  lr    
 80084f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80084f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80084fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008500:	20000374 	.word	0x20000374
  ldr r2, =_sidata
 8008504:	08015380 	.word	0x08015380
  ldr r2, =_sbss
 8008508:	20000374 	.word	0x20000374
  ldr r4, =_ebss
 800850c:	2000ccb4 	.word	0x2000ccb4

08008510 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008510:	e7fe      	b.n	8008510 <CAN1_RX0_IRQHandler>
	...

08008514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008518:	4b0e      	ldr	r3, [pc, #56]	@ (8008554 <HAL_Init+0x40>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a0d      	ldr	r2, [pc, #52]	@ (8008554 <HAL_Init+0x40>)
 800851e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008524:	4b0b      	ldr	r3, [pc, #44]	@ (8008554 <HAL_Init+0x40>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a0a      	ldr	r2, [pc, #40]	@ (8008554 <HAL_Init+0x40>)
 800852a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800852e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008530:	4b08      	ldr	r3, [pc, #32]	@ (8008554 <HAL_Init+0x40>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a07      	ldr	r2, [pc, #28]	@ (8008554 <HAL_Init+0x40>)
 8008536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800853a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800853c:	2003      	movs	r0, #3
 800853e:	f000 fe34 	bl	80091aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008542:	200f      	movs	r0, #15
 8008544:	f7ff fba2 	bl	8007c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008548:	f7ff fb74 	bl	8007c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	40023c00 	.word	0x40023c00

08008558 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008558:	b480      	push	{r7}
 800855a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800855c:	4b06      	ldr	r3, [pc, #24]	@ (8008578 <HAL_IncTick+0x20>)
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	461a      	mov	r2, r3
 8008562:	4b06      	ldr	r3, [pc, #24]	@ (800857c <HAL_IncTick+0x24>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4413      	add	r3, r2
 8008568:	4a04      	ldr	r2, [pc, #16]	@ (800857c <HAL_IncTick+0x24>)
 800856a:	6013      	str	r3, [r2, #0]
}
 800856c:	bf00      	nop
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	200001a4 	.word	0x200001a4
 800857c:	20002140 	.word	0x20002140

08008580 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008580:	b480      	push	{r7}
 8008582:	af00      	add	r7, sp, #0
  return uwTick;
 8008584:	4b03      	ldr	r3, [pc, #12]	@ (8008594 <HAL_GetTick+0x14>)
 8008586:	681b      	ldr	r3, [r3, #0]
}
 8008588:	4618      	mov	r0, r3
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	20002140 	.word	0x20002140

08008598 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8008598:	b480      	push	{r7}
 800859a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800859c:	4b03      	ldr	r3, [pc, #12]	@ (80085ac <HAL_GetUIDw0+0x14>)
 800859e:	681b      	ldr	r3, [r3, #0]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	1fff7a10 	.word	0x1fff7a10

080085b0 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80085b0:	b480      	push	{r7}
 80085b2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80085b4:	4b03      	ldr	r3, [pc, #12]	@ (80085c4 <HAL_GetUIDw1+0x14>)
 80085b6:	681b      	ldr	r3, [r3, #0]
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	1fff7a14 	.word	0x1fff7a14

080085c8 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80085c8:	b480      	push	{r7}
 80085ca:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80085cc:	4b03      	ldr	r3, [pc, #12]	@ (80085dc <HAL_GetUIDw2+0x14>)
 80085ce:	681b      	ldr	r3, [r3, #0]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	1fff7a18 	.word	0x1fff7a18

080085e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80085e8:	2300      	movs	r3, #0
 80085ea:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e033      	b.n	800865e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d109      	bne.n	8008612 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f7fe ff80 	bl	8007504 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008616:	f003 0310 	and.w	r3, r3, #16
 800861a:	2b00      	cmp	r3, #0
 800861c:	d118      	bne.n	8008650 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008622:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008626:	f023 0302 	bic.w	r3, r3, #2
 800862a:	f043 0202 	orr.w	r2, r3, #2
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 fc06 	bl	8008e44 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008642:	f023 0303 	bic.w	r3, r3, #3
 8008646:	f043 0201 	orr.w	r2, r3, #1
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	641a      	str	r2, [r3, #64]	@ 0x40
 800864e:	e001      	b.n	8008654 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800865c:	7bfb      	ldrb	r3, [r7, #15]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3710      	adds	r7, #16
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
	...

08008668 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800867a:	2b01      	cmp	r3, #1
 800867c:	d101      	bne.n	8008682 <HAL_ADC_Start+0x1a>
 800867e:	2302      	movs	r3, #2
 8008680:	e0b2      	b.n	80087e8 <HAL_ADC_Start+0x180>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f003 0301 	and.w	r3, r3, #1
 8008694:	2b01      	cmp	r3, #1
 8008696:	d018      	beq.n	80086ca <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689a      	ldr	r2, [r3, #8]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f042 0201 	orr.w	r2, r2, #1
 80086a6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80086a8:	4b52      	ldr	r3, [pc, #328]	@ (80087f4 <HAL_ADC_Start+0x18c>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a52      	ldr	r2, [pc, #328]	@ (80087f8 <HAL_ADC_Start+0x190>)
 80086ae:	fba2 2303 	umull	r2, r3, r2, r3
 80086b2:	0c9a      	lsrs	r2, r3, #18
 80086b4:	4613      	mov	r3, r2
 80086b6:	005b      	lsls	r3, r3, #1
 80086b8:	4413      	add	r3, r2
 80086ba:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80086bc:	e002      	b.n	80086c4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	3b01      	subs	r3, #1
 80086c2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1f9      	bne.n	80086be <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d17a      	bne.n	80087ce <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086dc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80086e0:	f023 0301 	bic.w	r3, r3, #1
 80086e4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d007      	beq.n	800870a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008702:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800870e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008716:	d106      	bne.n	8008726 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800871c:	f023 0206 	bic.w	r2, r3, #6
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	645a      	str	r2, [r3, #68]	@ 0x44
 8008724:	e002      	b.n	800872c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008734:	4b31      	ldr	r3, [pc, #196]	@ (80087fc <HAL_ADC_Start+0x194>)
 8008736:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8008740:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f003 031f 	and.w	r3, r3, #31
 800874a:	2b00      	cmp	r3, #0
 800874c:	d12a      	bne.n	80087a4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a2b      	ldr	r2, [pc, #172]	@ (8008800 <HAL_ADC_Start+0x198>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d015      	beq.n	8008784 <HAL_ADC_Start+0x11c>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a29      	ldr	r2, [pc, #164]	@ (8008804 <HAL_ADC_Start+0x19c>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d105      	bne.n	800876e <HAL_ADC_Start+0x106>
 8008762:	4b26      	ldr	r3, [pc, #152]	@ (80087fc <HAL_ADC_Start+0x194>)
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	f003 031f 	and.w	r3, r3, #31
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00a      	beq.n	8008784 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a25      	ldr	r2, [pc, #148]	@ (8008808 <HAL_ADC_Start+0x1a0>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d136      	bne.n	80087e6 <HAL_ADC_Start+0x17e>
 8008778:	4b20      	ldr	r3, [pc, #128]	@ (80087fc <HAL_ADC_Start+0x194>)
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	f003 0310 	and.w	r3, r3, #16
 8008780:	2b00      	cmp	r3, #0
 8008782:	d130      	bne.n	80087e6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d129      	bne.n	80087e6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689a      	ldr	r2, [r3, #8]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80087a0:	609a      	str	r2, [r3, #8]
 80087a2:	e020      	b.n	80087e6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a15      	ldr	r2, [pc, #84]	@ (8008800 <HAL_ADC_Start+0x198>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d11b      	bne.n	80087e6 <HAL_ADC_Start+0x17e>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d114      	bne.n	80087e6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	689a      	ldr	r2, [r3, #8]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80087ca:	609a      	str	r2, [r3, #8]
 80087cc:	e00b      	b.n	80087e6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087d2:	f043 0210 	orr.w	r2, r3, #16
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087de:	f043 0201 	orr.w	r2, r3, #1
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3714      	adds	r7, #20
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	2000019c 	.word	0x2000019c
 80087f8:	431bde83 	.word	0x431bde83
 80087fc:	40012300 	.word	0x40012300
 8008800:	40012000 	.word	0x40012000
 8008804:	40012100 	.word	0x40012100
 8008808:	40012200 	.word	0x40012200

0800880c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800881a:	2b01      	cmp	r3, #1
 800881c:	d101      	bne.n	8008822 <HAL_ADC_Stop+0x16>
 800881e:	2302      	movs	r3, #2
 8008820:	e021      	b.n	8008866 <HAL_ADC_Stop+0x5a>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2201      	movs	r2, #1
 8008826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	689a      	ldr	r2, [r3, #8]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f022 0201 	bic.w	r2, r2, #1
 8008838:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	2b00      	cmp	r3, #0
 8008846:	d109      	bne.n	800885c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008850:	f023 0301 	bic.w	r3, r3, #1
 8008854:	f043 0201 	orr.w	r2, r3, #1
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr

08008872 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008872:	b580      	push	{r7, lr}
 8008874:	b084      	sub	sp, #16
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
 800887a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800887c:	2300      	movs	r3, #0
 800887e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800888a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800888e:	d113      	bne.n	80088b8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800889a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800889e:	d10b      	bne.n	80088b8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a4:	f043 0220 	orr.w	r2, r3, #32
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	e063      	b.n	8008980 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80088b8:	f7ff fe62 	bl	8008580 <HAL_GetTick>
 80088bc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80088be:	e021      	b.n	8008904 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c6:	d01d      	beq.n	8008904 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d007      	beq.n	80088de <HAL_ADC_PollForConversion+0x6c>
 80088ce:	f7ff fe57 	bl	8008580 <HAL_GetTick>
 80088d2:	4602      	mov	r2, r0
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	683a      	ldr	r2, [r7, #0]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d212      	bcs.n	8008904 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 0302 	and.w	r3, r3, #2
 80088e8:	2b02      	cmp	r3, #2
 80088ea:	d00b      	beq.n	8008904 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088f0:	f043 0204 	orr.w	r2, r3, #4
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e03d      	b.n	8008980 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f003 0302 	and.w	r3, r3, #2
 800890e:	2b02      	cmp	r3, #2
 8008910:	d1d6      	bne.n	80088c0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f06f 0212 	mvn.w	r2, #18
 800891a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008920:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d123      	bne.n	800897e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800893a:	2b00      	cmp	r3, #0
 800893c:	d11f      	bne.n	800897e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008944:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008948:	2b00      	cmp	r3, #0
 800894a:	d006      	beq.n	800895a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008956:	2b00      	cmp	r3, #0
 8008958:	d111      	bne.n	800897e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800896a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d105      	bne.n	800897e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008976:	f043 0201 	orr.w	r2, r3, #1
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	3710      	adds	r7, #16
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b086      	sub	sp, #24
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8008990:	2300      	movs	r3, #0
 8008992:	617b      	str	r3, [r7, #20]
 8008994:	2300      	movs	r3, #0
 8008996:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	f003 0320 	and.w	r3, r3, #32
 80089b6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d049      	beq.n	8008a52 <HAL_ADC_IRQHandler+0xca>
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d046      	beq.n	8008a52 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c8:	f003 0310 	and.w	r3, r3, #16
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d105      	bne.n	80089dc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d12b      	bne.n	8008a42 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d127      	bne.n	8008a42 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d006      	beq.n	8008a0e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d119      	bne.n	8008a42 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f022 0220 	bic.w	r2, r2, #32
 8008a1c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a22:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d105      	bne.n	8008a42 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a3a:	f043 0201 	orr.w	r2, r3, #1
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 f8bd 	bl	8008bc2 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f06f 0212 	mvn.w	r2, #18
 8008a50:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f003 0304 	and.w	r3, r3, #4
 8008a58:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a60:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d057      	beq.n	8008b18 <HAL_ADC_IRQHandler+0x190>
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d054      	beq.n	8008b18 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a72:	f003 0310 	and.w	r3, r3, #16
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d105      	bne.n	8008a86 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d139      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a9a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d006      	beq.n	8008ab0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d12b      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d124      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d11d      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d119      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685a      	ldr	r2, [r3, #4]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ae2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d105      	bne.n	8008b08 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b00:	f043 0201 	orr.w	r2, r3, #1
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fa97 	bl	800903c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f06f 020c 	mvn.w	r2, #12
 8008b16:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b26:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d017      	beq.n	8008b5e <HAL_ADC_IRQHandler+0x1d6>
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d014      	beq.n	8008b5e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d10d      	bne.n	8008b5e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b46:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f841 	bl	8008bd6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f06f 0201 	mvn.w	r2, #1
 8008b5c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f003 0320 	and.w	r3, r3, #32
 8008b64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b6c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d015      	beq.n	8008ba0 <HAL_ADC_IRQHandler+0x218>
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d012      	beq.n	8008ba0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b7e:	f043 0202 	orr.w	r2, r3, #2
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f06f 0220 	mvn.w	r2, #32
 8008b8e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f82a 	bl	8008bea <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f06f 0220 	mvn.w	r2, #32
 8008b9e:	601a      	str	r2, [r3, #0]
  }
}
 8008ba0:	bf00      	nop
 8008ba2:	3718      	adds	r7, #24
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b083      	sub	sp, #12
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8008bca:	bf00      	nop
 8008bcc:	370c      	adds	r7, #12
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b083      	sub	sp, #12
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8008bde:	bf00      	nop
 8008be0:	370c      	adds	r7, #12
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr

08008bea <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008bea:	b480      	push	{r7}
 8008bec:	b083      	sub	sp, #12
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8008bf2:	bf00      	nop
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
	...

08008c00 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d101      	bne.n	8008c1c <HAL_ADC_ConfigChannel+0x1c>
 8008c18:	2302      	movs	r3, #2
 8008c1a:	e105      	b.n	8008e28 <HAL_ADC_ConfigChannel+0x228>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	2b09      	cmp	r3, #9
 8008c2a:	d925      	bls.n	8008c78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68d9      	ldr	r1, [r3, #12]
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	461a      	mov	r2, r3
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	005b      	lsls	r3, r3, #1
 8008c3e:	4413      	add	r3, r2
 8008c40:	3b1e      	subs	r3, #30
 8008c42:	2207      	movs	r2, #7
 8008c44:	fa02 f303 	lsl.w	r3, r2, r3
 8008c48:	43da      	mvns	r2, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	400a      	ands	r2, r1
 8008c50:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68d9      	ldr	r1, [r3, #12]
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	689a      	ldr	r2, [r3, #8]
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	4618      	mov	r0, r3
 8008c64:	4603      	mov	r3, r0
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	4403      	add	r3, r0
 8008c6a:	3b1e      	subs	r3, #30
 8008c6c:	409a      	lsls	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	430a      	orrs	r2, r1
 8008c74:	60da      	str	r2, [r3, #12]
 8008c76:	e022      	b.n	8008cbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	6919      	ldr	r1, [r3, #16]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	461a      	mov	r2, r3
 8008c86:	4613      	mov	r3, r2
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	4413      	add	r3, r2
 8008c8c:	2207      	movs	r2, #7
 8008c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c92:	43da      	mvns	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	400a      	ands	r2, r1
 8008c9a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	6919      	ldr	r1, [r3, #16]
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	689a      	ldr	r2, [r3, #8]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	4618      	mov	r0, r3
 8008cae:	4603      	mov	r3, r0
 8008cb0:	005b      	lsls	r3, r3, #1
 8008cb2:	4403      	add	r3, r0
 8008cb4:	409a      	lsls	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	430a      	orrs	r2, r1
 8008cbc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	2b06      	cmp	r3, #6
 8008cc4:	d824      	bhi.n	8008d10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	4613      	mov	r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	4413      	add	r3, r2
 8008cd6:	3b05      	subs	r3, #5
 8008cd8:	221f      	movs	r2, #31
 8008cda:	fa02 f303 	lsl.w	r3, r2, r3
 8008cde:	43da      	mvns	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	400a      	ands	r2, r1
 8008ce6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	3b05      	subs	r3, #5
 8008d02:	fa00 f203 	lsl.w	r2, r0, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	430a      	orrs	r2, r1
 8008d0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8008d0e:	e04c      	b.n	8008daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	2b0c      	cmp	r3, #12
 8008d16:	d824      	bhi.n	8008d62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	685a      	ldr	r2, [r3, #4]
 8008d22:	4613      	mov	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	4413      	add	r3, r2
 8008d28:	3b23      	subs	r3, #35	@ 0x23
 8008d2a:	221f      	movs	r2, #31
 8008d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d30:	43da      	mvns	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	400a      	ands	r2, r1
 8008d38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	4618      	mov	r0, r3
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	4613      	mov	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	3b23      	subs	r3, #35	@ 0x23
 8008d54:	fa00 f203 	lsl.w	r2, r0, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	430a      	orrs	r2, r1
 8008d5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d60:	e023      	b.n	8008daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685a      	ldr	r2, [r3, #4]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	009b      	lsls	r3, r3, #2
 8008d70:	4413      	add	r3, r2
 8008d72:	3b41      	subs	r3, #65	@ 0x41
 8008d74:	221f      	movs	r2, #31
 8008d76:	fa02 f303 	lsl.w	r3, r2, r3
 8008d7a:	43da      	mvns	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	400a      	ands	r2, r1
 8008d82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	4618      	mov	r0, r3
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	685a      	ldr	r2, [r3, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4413      	add	r3, r2
 8008d9c:	3b41      	subs	r3, #65	@ 0x41
 8008d9e:	fa00 f203 	lsl.w	r2, r0, r3
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	430a      	orrs	r2, r1
 8008da8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008daa:	4b22      	ldr	r3, [pc, #136]	@ (8008e34 <HAL_ADC_ConfigChannel+0x234>)
 8008dac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a21      	ldr	r2, [pc, #132]	@ (8008e38 <HAL_ADC_ConfigChannel+0x238>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d109      	bne.n	8008dcc <HAL_ADC_ConfigChannel+0x1cc>
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b12      	cmp	r3, #18
 8008dbe:	d105      	bne.n	8008dcc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a19      	ldr	r2, [pc, #100]	@ (8008e38 <HAL_ADC_ConfigChannel+0x238>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d123      	bne.n	8008e1e <HAL_ADC_ConfigChannel+0x21e>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2b10      	cmp	r3, #16
 8008ddc:	d003      	beq.n	8008de6 <HAL_ADC_ConfigChannel+0x1e6>
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2b11      	cmp	r3, #17
 8008de4:	d11b      	bne.n	8008e1e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2b10      	cmp	r3, #16
 8008df8:	d111      	bne.n	8008e1e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008dfa:	4b10      	ldr	r3, [pc, #64]	@ (8008e3c <HAL_ADC_ConfigChannel+0x23c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a10      	ldr	r2, [pc, #64]	@ (8008e40 <HAL_ADC_ConfigChannel+0x240>)
 8008e00:	fba2 2303 	umull	r2, r3, r2, r3
 8008e04:	0c9a      	lsrs	r2, r3, #18
 8008e06:	4613      	mov	r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4413      	add	r3, r2
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008e10:	e002      	b.n	8008e18 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1f9      	bne.n	8008e12 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr
 8008e34:	40012300 	.word	0x40012300
 8008e38:	40012000 	.word	0x40012000
 8008e3c:	2000019c 	.word	0x2000019c
 8008e40:	431bde83 	.word	0x431bde83

08008e44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b085      	sub	sp, #20
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008e4c:	4b79      	ldr	r3, [pc, #484]	@ (8009034 <ADC_Init+0x1f0>)
 8008e4e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	685a      	ldr	r2, [r3, #4]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	431a      	orrs	r2, r3
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	685a      	ldr	r2, [r3, #4]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	6859      	ldr	r1, [r3, #4]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	021a      	lsls	r2, r3, #8
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	430a      	orrs	r2, r1
 8008e8c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	685a      	ldr	r2, [r3, #4]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008e9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6859      	ldr	r1, [r3, #4]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	430a      	orrs	r2, r1
 8008eae:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	689a      	ldr	r2, [r3, #8]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ebe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	6899      	ldr	r1, [r3, #8]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68da      	ldr	r2, [r3, #12]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	430a      	orrs	r2, r1
 8008ed0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed6:	4a58      	ldr	r2, [pc, #352]	@ (8009038 <ADC_Init+0x1f4>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d022      	beq.n	8008f22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	689a      	ldr	r2, [r3, #8]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008eea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	6899      	ldr	r1, [r3, #8]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	430a      	orrs	r2, r1
 8008efc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689a      	ldr	r2, [r3, #8]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008f0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	6899      	ldr	r1, [r3, #8]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	430a      	orrs	r2, r1
 8008f1e:	609a      	str	r2, [r3, #8]
 8008f20:	e00f      	b.n	8008f42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	689a      	ldr	r2, [r3, #8]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008f30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	689a      	ldr	r2, [r3, #8]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008f40:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	689a      	ldr	r2, [r3, #8]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 0202 	bic.w	r2, r2, #2
 8008f50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6899      	ldr	r1, [r3, #8]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	7e1b      	ldrb	r3, [r3, #24]
 8008f5c:	005a      	lsls	r2, r3, #1
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	430a      	orrs	r2, r1
 8008f64:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d01b      	beq.n	8008fa8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685a      	ldr	r2, [r3, #4]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f7e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	685a      	ldr	r2, [r3, #4]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8008f8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6859      	ldr	r1, [r3, #4]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f9a:	3b01      	subs	r3, #1
 8008f9c:	035a      	lsls	r2, r3, #13
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	605a      	str	r2, [r3, #4]
 8008fa6:	e007      	b.n	8008fb8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008fb6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	69db      	ldr	r3, [r3, #28]
 8008fd2:	3b01      	subs	r3, #1
 8008fd4:	051a      	lsls	r2, r3, #20
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	430a      	orrs	r2, r1
 8008fdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	689a      	ldr	r2, [r3, #8]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008fec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	6899      	ldr	r1, [r3, #8]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008ffa:	025a      	lsls	r2, r3, #9
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	430a      	orrs	r2, r1
 8009002:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	689a      	ldr	r2, [r3, #8]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009012:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	6899      	ldr	r1, [r3, #8]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	029a      	lsls	r2, r3, #10
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	430a      	orrs	r2, r1
 8009026:	609a      	str	r2, [r3, #8]
}
 8009028:	bf00      	nop
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr
 8009034:	40012300 	.word	0x40012300
 8009038:	0f000001 	.word	0x0f000001

0800903c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8009044:	bf00      	nop
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f003 0307 	and.w	r3, r3, #7
 800905e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009060:	4b0c      	ldr	r3, [pc, #48]	@ (8009094 <__NVIC_SetPriorityGrouping+0x44>)
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009066:	68ba      	ldr	r2, [r7, #8]
 8009068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800906c:	4013      	ands	r3, r2
 800906e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800907c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009082:	4a04      	ldr	r2, [pc, #16]	@ (8009094 <__NVIC_SetPriorityGrouping+0x44>)
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	60d3      	str	r3, [r2, #12]
}
 8009088:	bf00      	nop
 800908a:	3714      	adds	r7, #20
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr
 8009094:	e000ed00 	.word	0xe000ed00

08009098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009098:	b480      	push	{r7}
 800909a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800909c:	4b04      	ldr	r3, [pc, #16]	@ (80090b0 <__NVIC_GetPriorityGrouping+0x18>)
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	0a1b      	lsrs	r3, r3, #8
 80090a2:	f003 0307 	and.w	r3, r3, #7
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	e000ed00 	.word	0xe000ed00

080090b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	4603      	mov	r3, r0
 80090bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	db0b      	blt.n	80090de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	f003 021f 	and.w	r2, r3, #31
 80090cc:	4907      	ldr	r1, [pc, #28]	@ (80090ec <__NVIC_EnableIRQ+0x38>)
 80090ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090d2:	095b      	lsrs	r3, r3, #5
 80090d4:	2001      	movs	r0, #1
 80090d6:	fa00 f202 	lsl.w	r2, r0, r2
 80090da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80090de:	bf00      	nop
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	e000e100 	.word	0xe000e100

080090f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	4603      	mov	r3, r0
 80090f8:	6039      	str	r1, [r7, #0]
 80090fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009100:	2b00      	cmp	r3, #0
 8009102:	db0a      	blt.n	800911a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	b2da      	uxtb	r2, r3
 8009108:	490c      	ldr	r1, [pc, #48]	@ (800913c <__NVIC_SetPriority+0x4c>)
 800910a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800910e:	0112      	lsls	r2, r2, #4
 8009110:	b2d2      	uxtb	r2, r2
 8009112:	440b      	add	r3, r1
 8009114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009118:	e00a      	b.n	8009130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	b2da      	uxtb	r2, r3
 800911e:	4908      	ldr	r1, [pc, #32]	@ (8009140 <__NVIC_SetPriority+0x50>)
 8009120:	79fb      	ldrb	r3, [r7, #7]
 8009122:	f003 030f 	and.w	r3, r3, #15
 8009126:	3b04      	subs	r3, #4
 8009128:	0112      	lsls	r2, r2, #4
 800912a:	b2d2      	uxtb	r2, r2
 800912c:	440b      	add	r3, r1
 800912e:	761a      	strb	r2, [r3, #24]
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr
 800913c:	e000e100 	.word	0xe000e100
 8009140:	e000ed00 	.word	0xe000ed00

08009144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009144:	b480      	push	{r7}
 8009146:	b089      	sub	sp, #36	@ 0x24
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f003 0307 	and.w	r3, r3, #7
 8009156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	f1c3 0307 	rsb	r3, r3, #7
 800915e:	2b04      	cmp	r3, #4
 8009160:	bf28      	it	cs
 8009162:	2304      	movcs	r3, #4
 8009164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	3304      	adds	r3, #4
 800916a:	2b06      	cmp	r3, #6
 800916c:	d902      	bls.n	8009174 <NVIC_EncodePriority+0x30>
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	3b03      	subs	r3, #3
 8009172:	e000      	b.n	8009176 <NVIC_EncodePriority+0x32>
 8009174:	2300      	movs	r3, #0
 8009176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009178:	f04f 32ff 	mov.w	r2, #4294967295
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	fa02 f303 	lsl.w	r3, r2, r3
 8009182:	43da      	mvns	r2, r3
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	401a      	ands	r2, r3
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800918c:	f04f 31ff 	mov.w	r1, #4294967295
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	fa01 f303 	lsl.w	r3, r1, r3
 8009196:	43d9      	mvns	r1, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800919c:	4313      	orrs	r3, r2
         );
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3724      	adds	r7, #36	@ 0x24
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr

080091aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b082      	sub	sp, #8
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f7ff ff4c 	bl	8009050 <__NVIC_SetPriorityGrouping>
}
 80091b8:	bf00      	nop
 80091ba:	3708      	adds	r7, #8
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b086      	sub	sp, #24
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	4603      	mov	r3, r0
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80091ce:	2300      	movs	r3, #0
 80091d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80091d2:	f7ff ff61 	bl	8009098 <__NVIC_GetPriorityGrouping>
 80091d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80091d8:	687a      	ldr	r2, [r7, #4]
 80091da:	68b9      	ldr	r1, [r7, #8]
 80091dc:	6978      	ldr	r0, [r7, #20]
 80091de:	f7ff ffb1 	bl	8009144 <NVIC_EncodePriority>
 80091e2:	4602      	mov	r2, r0
 80091e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091e8:	4611      	mov	r1, r2
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff ff80 	bl	80090f0 <__NVIC_SetPriority>
}
 80091f0:	bf00      	nop
 80091f2:	3718      	adds	r7, #24
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b082      	sub	sp, #8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	4603      	mov	r3, r0
 8009200:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009206:	4618      	mov	r0, r3
 8009208:	f7ff ff54 	bl	80090b4 <__NVIC_EnableIRQ>
}
 800920c:	bf00      	nop
 800920e:	3708      	adds	r7, #8
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b086      	sub	sp, #24
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800921c:	2300      	movs	r3, #0
 800921e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8009220:	f7ff f9ae 	bl	8008580 <HAL_GetTick>
 8009224:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d101      	bne.n	8009230 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e099      	b.n	8009364 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f022 0201 	bic.w	r2, r2, #1
 800924e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009250:	e00f      	b.n	8009272 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009252:	f7ff f995 	bl	8008580 <HAL_GetTick>
 8009256:	4602      	mov	r2, r0
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	1ad3      	subs	r3, r2, r3
 800925c:	2b05      	cmp	r3, #5
 800925e:	d908      	bls.n	8009272 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2203      	movs	r2, #3
 800926a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800926e:	2303      	movs	r3, #3
 8009270:	e078      	b.n	8009364 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0301 	and.w	r3, r3, #1
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1e8      	bne.n	8009252 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	4b38      	ldr	r3, [pc, #224]	@ (800936c <HAL_DMA_Init+0x158>)
 800928c:	4013      	ands	r3, r2
 800928e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	685a      	ldr	r2, [r3, #4]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800929e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80092aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	699b      	ldr	r3, [r3, #24]
 80092b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80092b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6a1b      	ldr	r3, [r3, #32]
 80092bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80092be:	697a      	ldr	r2, [r7, #20]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c8:	2b04      	cmp	r3, #4
 80092ca:	d107      	bne.n	80092dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092d4:	4313      	orrs	r3, r2
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	4313      	orrs	r3, r2
 80092da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	697a      	ldr	r2, [r7, #20]
 80092e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	695b      	ldr	r3, [r3, #20]
 80092ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	f023 0307 	bic.w	r3, r3, #7
 80092f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092f8:	697a      	ldr	r2, [r7, #20]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009302:	2b04      	cmp	r3, #4
 8009304:	d117      	bne.n	8009336 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930a:	697a      	ldr	r2, [r7, #20]
 800930c:	4313      	orrs	r3, r2
 800930e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00e      	beq.n	8009336 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fa0b 	bl	8009734 <DMA_CheckFifoParam>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d008      	beq.n	8009336 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2240      	movs	r2, #64	@ 0x40
 8009328:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2201      	movs	r2, #1
 800932e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8009332:	2301      	movs	r3, #1
 8009334:	e016      	b.n	8009364 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	697a      	ldr	r2, [r7, #20]
 800933c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f9c2 	bl	80096c8 <DMA_CalcBaseAndBitshift>
 8009344:	4603      	mov	r3, r0
 8009346:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800934c:	223f      	movs	r2, #63	@ 0x3f
 800934e:	409a      	lsls	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2201      	movs	r2, #1
 800935e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8009362:	2300      	movs	r3, #0
}
 8009364:	4618      	mov	r0, r3
 8009366:	3718      	adds	r7, #24
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}
 800936c:	f010803f 	.word	0xf010803f

08009370 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b02      	cmp	r3, #2
 8009382:	d004      	beq.n	800938e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2280      	movs	r2, #128	@ 0x80
 8009388:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e00c      	b.n	80093a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2205      	movs	r2, #5
 8009392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f022 0201 	bic.w	r2, r2, #1
 80093a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80093c0:	4b8e      	ldr	r3, [pc, #568]	@ (80095fc <HAL_DMA_IRQHandler+0x248>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a8e      	ldr	r2, [pc, #568]	@ (8009600 <HAL_DMA_IRQHandler+0x24c>)
 80093c6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ca:	0a9b      	lsrs	r3, r3, #10
 80093cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093de:	2208      	movs	r2, #8
 80093e0:	409a      	lsls	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	4013      	ands	r3, r2
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d01a      	beq.n	8009420 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f003 0304 	and.w	r3, r3, #4
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d013      	beq.n	8009420 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f022 0204 	bic.w	r2, r2, #4
 8009406:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800940c:	2208      	movs	r2, #8
 800940e:	409a      	lsls	r2, r3
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009418:	f043 0201 	orr.w	r2, r3, #1
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009424:	2201      	movs	r2, #1
 8009426:	409a      	lsls	r2, r3
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	4013      	ands	r3, r2
 800942c:	2b00      	cmp	r3, #0
 800942e:	d012      	beq.n	8009456 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00b      	beq.n	8009456 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009442:	2201      	movs	r2, #1
 8009444:	409a      	lsls	r2, r3
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800944e:	f043 0202 	orr.w	r2, r3, #2
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800945a:	2204      	movs	r2, #4
 800945c:	409a      	lsls	r2, r3
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	4013      	ands	r3, r2
 8009462:	2b00      	cmp	r3, #0
 8009464:	d012      	beq.n	800948c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 0302 	and.w	r3, r3, #2
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00b      	beq.n	800948c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009478:	2204      	movs	r2, #4
 800947a:	409a      	lsls	r2, r3
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009484:	f043 0204 	orr.w	r2, r3, #4
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009490:	2210      	movs	r2, #16
 8009492:	409a      	lsls	r2, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	4013      	ands	r3, r2
 8009498:	2b00      	cmp	r3, #0
 800949a:	d043      	beq.n	8009524 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0308 	and.w	r3, r3, #8
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d03c      	beq.n	8009524 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094ae:	2210      	movs	r2, #16
 80094b0:	409a      	lsls	r2, r3
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d018      	beq.n	80094f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d108      	bne.n	80094e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d024      	beq.n	8009524 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	4798      	blx	r3
 80094e2:	e01f      	b.n	8009524 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d01b      	beq.n	8009524 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	4798      	blx	r3
 80094f4:	e016      	b.n	8009524 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009500:	2b00      	cmp	r3, #0
 8009502:	d107      	bne.n	8009514 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f022 0208 	bic.w	r2, r2, #8
 8009512:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009518:	2b00      	cmp	r3, #0
 800951a:	d003      	beq.n	8009524 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009528:	2220      	movs	r2, #32
 800952a:	409a      	lsls	r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4013      	ands	r3, r2
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 808f 	beq.w	8009654 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 0310 	and.w	r3, r3, #16
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 8087 	beq.w	8009654 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800954a:	2220      	movs	r2, #32
 800954c:	409a      	lsls	r2, r3
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b05      	cmp	r3, #5
 800955c:	d136      	bne.n	80095cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 0216 	bic.w	r2, r2, #22
 800956c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	695a      	ldr	r2, [r3, #20]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800957c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009582:	2b00      	cmp	r3, #0
 8009584:	d103      	bne.n	800958e <HAL_DMA_IRQHandler+0x1da>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800958a:	2b00      	cmp	r3, #0
 800958c:	d007      	beq.n	800959e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f022 0208 	bic.w	r2, r2, #8
 800959c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095a2:	223f      	movs	r2, #63	@ 0x3f
 80095a4:	409a      	lsls	r2, r3
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2201      	movs	r2, #1
 80095ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d07e      	beq.n	80096c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	4798      	blx	r3
        }
        return;
 80095ca:	e079      	b.n	80096c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d01d      	beq.n	8009616 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d10d      	bne.n	8009604 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d031      	beq.n	8009654 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	4798      	blx	r3
 80095f8:	e02c      	b.n	8009654 <HAL_DMA_IRQHandler+0x2a0>
 80095fa:	bf00      	nop
 80095fc:	2000019c 	.word	0x2000019c
 8009600:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009608:	2b00      	cmp	r3, #0
 800960a:	d023      	beq.n	8009654 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	4798      	blx	r3
 8009614:	e01e      	b.n	8009654 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009620:	2b00      	cmp	r3, #0
 8009622:	d10f      	bne.n	8009644 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f022 0210 	bic.w	r2, r2, #16
 8009632:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009648:	2b00      	cmp	r3, #0
 800964a:	d003      	beq.n	8009654 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009658:	2b00      	cmp	r3, #0
 800965a:	d032      	beq.n	80096c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b00      	cmp	r3, #0
 8009666:	d022      	beq.n	80096ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2205      	movs	r2, #5
 800966c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f022 0201 	bic.w	r2, r2, #1
 800967e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	3301      	adds	r3, #1
 8009684:	60bb      	str	r3, [r7, #8]
 8009686:	697a      	ldr	r2, [r7, #20]
 8009688:	429a      	cmp	r2, r3
 800968a:	d307      	bcc.n	800969c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0301 	and.w	r3, r3, #1
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1f2      	bne.n	8009680 <HAL_DMA_IRQHandler+0x2cc>
 800969a:	e000      	b.n	800969e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800969c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2201      	movs	r2, #1
 80096a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d005      	beq.n	80096c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	4798      	blx	r3
 80096be:	e000      	b.n	80096c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80096c0:	bf00      	nop
    }
  }
}
 80096c2:	3718      	adds	r7, #24
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	3b10      	subs	r3, #16
 80096d8:	4a14      	ldr	r2, [pc, #80]	@ (800972c <DMA_CalcBaseAndBitshift+0x64>)
 80096da:	fba2 2303 	umull	r2, r3, r2, r3
 80096de:	091b      	lsrs	r3, r3, #4
 80096e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80096e2:	4a13      	ldr	r2, [pc, #76]	@ (8009730 <DMA_CalcBaseAndBitshift+0x68>)
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	4413      	add	r3, r2
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	461a      	mov	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2b03      	cmp	r3, #3
 80096f4:	d909      	bls.n	800970a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80096fe:	f023 0303 	bic.w	r3, r3, #3
 8009702:	1d1a      	adds	r2, r3, #4
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	659a      	str	r2, [r3, #88]	@ 0x58
 8009708:	e007      	b.n	800971a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009712:	f023 0303 	bic.w	r3, r3, #3
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800971e:	4618      	mov	r0, r3
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr
 800972a:	bf00      	nop
 800972c:	aaaaaaab 	.word	0xaaaaaaab
 8009730:	0801480c 	.word	0x0801480c

08009734 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009734:	b480      	push	{r7}
 8009736:	b085      	sub	sp, #20
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800973c:	2300      	movs	r3, #0
 800973e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009744:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d11f      	bne.n	800978e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	2b03      	cmp	r3, #3
 8009752:	d856      	bhi.n	8009802 <DMA_CheckFifoParam+0xce>
 8009754:	a201      	add	r2, pc, #4	@ (adr r2, 800975c <DMA_CheckFifoParam+0x28>)
 8009756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800975a:	bf00      	nop
 800975c:	0800976d 	.word	0x0800976d
 8009760:	0800977f 	.word	0x0800977f
 8009764:	0800976d 	.word	0x0800976d
 8009768:	08009803 	.word	0x08009803
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009770:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d046      	beq.n	8009806 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009778:	2301      	movs	r3, #1
 800977a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800977c:	e043      	b.n	8009806 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009782:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009786:	d140      	bne.n	800980a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800978c:	e03d      	b.n	800980a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009796:	d121      	bne.n	80097dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	2b03      	cmp	r3, #3
 800979c:	d837      	bhi.n	800980e <DMA_CheckFifoParam+0xda>
 800979e:	a201      	add	r2, pc, #4	@ (adr r2, 80097a4 <DMA_CheckFifoParam+0x70>)
 80097a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097a4:	080097b5 	.word	0x080097b5
 80097a8:	080097bb 	.word	0x080097bb
 80097ac:	080097b5 	.word	0x080097b5
 80097b0:	080097cd 	.word	0x080097cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	73fb      	strb	r3, [r7, #15]
      break;
 80097b8:	e030      	b.n	800981c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d025      	beq.n	8009812 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80097ca:	e022      	b.n	8009812 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80097d4:	d11f      	bne.n	8009816 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80097da:	e01c      	b.n	8009816 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d903      	bls.n	80097ea <DMA_CheckFifoParam+0xb6>
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	2b03      	cmp	r3, #3
 80097e6:	d003      	beq.n	80097f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80097e8:	e018      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	73fb      	strb	r3, [r7, #15]
      break;
 80097ee:	e015      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d00e      	beq.n	800981a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	73fb      	strb	r3, [r7, #15]
      break;
 8009800:	e00b      	b.n	800981a <DMA_CheckFifoParam+0xe6>
      break;
 8009802:	bf00      	nop
 8009804:	e00a      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;
 8009806:	bf00      	nop
 8009808:	e008      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;
 800980a:	bf00      	nop
 800980c:	e006      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;
 800980e:	bf00      	nop
 8009810:	e004      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;
 8009812:	bf00      	nop
 8009814:	e002      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;   
 8009816:	bf00      	nop
 8009818:	e000      	b.n	800981c <DMA_CheckFifoParam+0xe8>
      break;
 800981a:	bf00      	nop
    }
  } 
  
  return status; 
 800981c:	7bfb      	ldrb	r3, [r7, #15]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3714      	adds	r7, #20
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr
 800982a:	bf00      	nop

0800982c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800982c:	b480      	push	{r7}
 800982e:	b089      	sub	sp, #36	@ 0x24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009836:	2300      	movs	r3, #0
 8009838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800983a:	2300      	movs	r3, #0
 800983c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800983e:	2300      	movs	r3, #0
 8009840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009842:	2300      	movs	r3, #0
 8009844:	61fb      	str	r3, [r7, #28]
 8009846:	e16b      	b.n	8009b20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009848:	2201      	movs	r2, #1
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	fa02 f303 	lsl.w	r3, r2, r3
 8009850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	4013      	ands	r3, r2
 800985a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800985c:	693a      	ldr	r2, [r7, #16]
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	429a      	cmp	r2, r3
 8009862:	f040 815a 	bne.w	8009b1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	f003 0303 	and.w	r3, r3, #3
 800986e:	2b01      	cmp	r3, #1
 8009870:	d005      	beq.n	800987e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	685b      	ldr	r3, [r3, #4]
 8009876:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800987a:	2b02      	cmp	r3, #2
 800987c:	d130      	bne.n	80098e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	2203      	movs	r2, #3
 800988a:	fa02 f303 	lsl.w	r3, r2, r3
 800988e:	43db      	mvns	r3, r3
 8009890:	69ba      	ldr	r2, [r7, #24]
 8009892:	4013      	ands	r3, r2
 8009894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	68da      	ldr	r2, [r3, #12]
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	005b      	lsls	r3, r3, #1
 800989e:	fa02 f303 	lsl.w	r3, r2, r3
 80098a2:	69ba      	ldr	r2, [r7, #24]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	69ba      	ldr	r2, [r7, #24]
 80098ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80098b4:	2201      	movs	r2, #1
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	fa02 f303 	lsl.w	r3, r2, r3
 80098bc:	43db      	mvns	r3, r3
 80098be:	69ba      	ldr	r2, [r7, #24]
 80098c0:	4013      	ands	r3, r2
 80098c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	091b      	lsrs	r3, r3, #4
 80098ca:	f003 0201 	and.w	r2, r3, #1
 80098ce:	69fb      	ldr	r3, [r7, #28]
 80098d0:	fa02 f303 	lsl.w	r3, r2, r3
 80098d4:	69ba      	ldr	r2, [r7, #24]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	69ba      	ldr	r2, [r7, #24]
 80098de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	f003 0303 	and.w	r3, r3, #3
 80098e8:	2b03      	cmp	r3, #3
 80098ea:	d017      	beq.n	800991c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	005b      	lsls	r3, r3, #1
 80098f6:	2203      	movs	r2, #3
 80098f8:	fa02 f303 	lsl.w	r3, r2, r3
 80098fc:	43db      	mvns	r3, r3
 80098fe:	69ba      	ldr	r2, [r7, #24]
 8009900:	4013      	ands	r3, r2
 8009902:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	689a      	ldr	r2, [r3, #8]
 8009908:	69fb      	ldr	r3, [r7, #28]
 800990a:	005b      	lsls	r3, r3, #1
 800990c:	fa02 f303 	lsl.w	r3, r2, r3
 8009910:	69ba      	ldr	r2, [r7, #24]
 8009912:	4313      	orrs	r3, r2
 8009914:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	69ba      	ldr	r2, [r7, #24]
 800991a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	f003 0303 	and.w	r3, r3, #3
 8009924:	2b02      	cmp	r3, #2
 8009926:	d123      	bne.n	8009970 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	08da      	lsrs	r2, r3, #3
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3208      	adds	r2, #8
 8009930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009934:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	f003 0307 	and.w	r3, r3, #7
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	220f      	movs	r2, #15
 8009940:	fa02 f303 	lsl.w	r3, r2, r3
 8009944:	43db      	mvns	r3, r3
 8009946:	69ba      	ldr	r2, [r7, #24]
 8009948:	4013      	ands	r3, r2
 800994a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	691a      	ldr	r2, [r3, #16]
 8009950:	69fb      	ldr	r3, [r7, #28]
 8009952:	f003 0307 	and.w	r3, r3, #7
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	fa02 f303 	lsl.w	r3, r2, r3
 800995c:	69ba      	ldr	r2, [r7, #24]
 800995e:	4313      	orrs	r3, r2
 8009960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009962:	69fb      	ldr	r3, [r7, #28]
 8009964:	08da      	lsrs	r2, r3, #3
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	3208      	adds	r2, #8
 800996a:	69b9      	ldr	r1, [r7, #24]
 800996c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	005b      	lsls	r3, r3, #1
 800997a:	2203      	movs	r2, #3
 800997c:	fa02 f303 	lsl.w	r3, r2, r3
 8009980:	43db      	mvns	r3, r3
 8009982:	69ba      	ldr	r2, [r7, #24]
 8009984:	4013      	ands	r3, r2
 8009986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	f003 0203 	and.w	r2, r3, #3
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	005b      	lsls	r3, r3, #1
 8009994:	fa02 f303 	lsl.w	r3, r2, r3
 8009998:	69ba      	ldr	r2, [r7, #24]
 800999a:	4313      	orrs	r3, r2
 800999c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	69ba      	ldr	r2, [r7, #24]
 80099a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f000 80b4 	beq.w	8009b1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80099b2:	2300      	movs	r3, #0
 80099b4:	60fb      	str	r3, [r7, #12]
 80099b6:	4b60      	ldr	r3, [pc, #384]	@ (8009b38 <HAL_GPIO_Init+0x30c>)
 80099b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ba:	4a5f      	ldr	r2, [pc, #380]	@ (8009b38 <HAL_GPIO_Init+0x30c>)
 80099bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80099c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80099c2:	4b5d      	ldr	r3, [pc, #372]	@ (8009b38 <HAL_GPIO_Init+0x30c>)
 80099c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80099ce:	4a5b      	ldr	r2, [pc, #364]	@ (8009b3c <HAL_GPIO_Init+0x310>)
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	089b      	lsrs	r3, r3, #2
 80099d4:	3302      	adds	r3, #2
 80099d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80099dc:	69fb      	ldr	r3, [r7, #28]
 80099de:	f003 0303 	and.w	r3, r3, #3
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	220f      	movs	r2, #15
 80099e6:	fa02 f303 	lsl.w	r3, r2, r3
 80099ea:	43db      	mvns	r3, r3
 80099ec:	69ba      	ldr	r2, [r7, #24]
 80099ee:	4013      	ands	r3, r2
 80099f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a52      	ldr	r2, [pc, #328]	@ (8009b40 <HAL_GPIO_Init+0x314>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d02b      	beq.n	8009a52 <HAL_GPIO_Init+0x226>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a51      	ldr	r2, [pc, #324]	@ (8009b44 <HAL_GPIO_Init+0x318>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d025      	beq.n	8009a4e <HAL_GPIO_Init+0x222>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a50      	ldr	r2, [pc, #320]	@ (8009b48 <HAL_GPIO_Init+0x31c>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d01f      	beq.n	8009a4a <HAL_GPIO_Init+0x21e>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a4f      	ldr	r2, [pc, #316]	@ (8009b4c <HAL_GPIO_Init+0x320>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d019      	beq.n	8009a46 <HAL_GPIO_Init+0x21a>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a4e      	ldr	r2, [pc, #312]	@ (8009b50 <HAL_GPIO_Init+0x324>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d013      	beq.n	8009a42 <HAL_GPIO_Init+0x216>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a4d      	ldr	r2, [pc, #308]	@ (8009b54 <HAL_GPIO_Init+0x328>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d00d      	beq.n	8009a3e <HAL_GPIO_Init+0x212>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a4c      	ldr	r2, [pc, #304]	@ (8009b58 <HAL_GPIO_Init+0x32c>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d007      	beq.n	8009a3a <HAL_GPIO_Init+0x20e>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	4a4b      	ldr	r2, [pc, #300]	@ (8009b5c <HAL_GPIO_Init+0x330>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d101      	bne.n	8009a36 <HAL_GPIO_Init+0x20a>
 8009a32:	2307      	movs	r3, #7
 8009a34:	e00e      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a36:	2308      	movs	r3, #8
 8009a38:	e00c      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a3a:	2306      	movs	r3, #6
 8009a3c:	e00a      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a3e:	2305      	movs	r3, #5
 8009a40:	e008      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a42:	2304      	movs	r3, #4
 8009a44:	e006      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a46:	2303      	movs	r3, #3
 8009a48:	e004      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a4a:	2302      	movs	r3, #2
 8009a4c:	e002      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e000      	b.n	8009a54 <HAL_GPIO_Init+0x228>
 8009a52:	2300      	movs	r3, #0
 8009a54:	69fa      	ldr	r2, [r7, #28]
 8009a56:	f002 0203 	and.w	r2, r2, #3
 8009a5a:	0092      	lsls	r2, r2, #2
 8009a5c:	4093      	lsls	r3, r2
 8009a5e:	69ba      	ldr	r2, [r7, #24]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009a64:	4935      	ldr	r1, [pc, #212]	@ (8009b3c <HAL_GPIO_Init+0x310>)
 8009a66:	69fb      	ldr	r3, [r7, #28]
 8009a68:	089b      	lsrs	r3, r3, #2
 8009a6a:	3302      	adds	r3, #2
 8009a6c:	69ba      	ldr	r2, [r7, #24]
 8009a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009a72:	4b3b      	ldr	r3, [pc, #236]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009a74:	689b      	ldr	r3, [r3, #8]
 8009a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	43db      	mvns	r3, r3
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	4013      	ands	r3, r2
 8009a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d003      	beq.n	8009a96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8009a8e:	69ba      	ldr	r2, [r7, #24]
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009a96:	4a32      	ldr	r2, [pc, #200]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009a9c:	4b30      	ldr	r3, [pc, #192]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	43db      	mvns	r3, r3
 8009aa6:	69ba      	ldr	r2, [r7, #24]
 8009aa8:	4013      	ands	r3, r2
 8009aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d003      	beq.n	8009ac0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8009ab8:	69ba      	ldr	r2, [r7, #24]
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	4313      	orrs	r3, r2
 8009abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009ac0:	4a27      	ldr	r2, [pc, #156]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8009ac6:	4b26      	ldr	r3, [pc, #152]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	43db      	mvns	r3, r3
 8009ad0:	69ba      	ldr	r2, [r7, #24]
 8009ad2:	4013      	ands	r3, r2
 8009ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d003      	beq.n	8009aea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8009ae2:	69ba      	ldr	r2, [r7, #24]
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009aea:	4a1d      	ldr	r2, [pc, #116]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009af0:	4b1b      	ldr	r3, [pc, #108]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	43db      	mvns	r3, r3
 8009afa:	69ba      	ldr	r2, [r7, #24]
 8009afc:	4013      	ands	r3, r2
 8009afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d003      	beq.n	8009b14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8009b0c:	69ba      	ldr	r2, [r7, #24]
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009b14:	4a12      	ldr	r2, [pc, #72]	@ (8009b60 <HAL_GPIO_Init+0x334>)
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	61fb      	str	r3, [r7, #28]
 8009b20:	69fb      	ldr	r3, [r7, #28]
 8009b22:	2b0f      	cmp	r3, #15
 8009b24:	f67f ae90 	bls.w	8009848 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	3724      	adds	r7, #36	@ 0x24
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	40023800 	.word	0x40023800
 8009b3c:	40013800 	.word	0x40013800
 8009b40:	40020000 	.word	0x40020000
 8009b44:	40020400 	.word	0x40020400
 8009b48:	40020800 	.word	0x40020800
 8009b4c:	40020c00 	.word	0x40020c00
 8009b50:	40021000 	.word	0x40021000
 8009b54:	40021400 	.word	0x40021400
 8009b58:	40021800 	.word	0x40021800
 8009b5c:	40021c00 	.word	0x40021c00
 8009b60:	40013c00 	.word	0x40013c00

08009b64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	691a      	ldr	r2, [r3, #16]
 8009b74:	887b      	ldrh	r3, [r7, #2]
 8009b76:	4013      	ands	r3, r2
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	73fb      	strb	r3, [r7, #15]
 8009b80:	e001      	b.n	8009b86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009b82:	2300      	movs	r3, #0
 8009b84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	807b      	strh	r3, [r7, #2]
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009ba4:	787b      	ldrb	r3, [r7, #1]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d003      	beq.n	8009bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009baa:	887a      	ldrh	r2, [r7, #2]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009bb0:	e003      	b.n	8009bba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009bb2:	887b      	ldrh	r3, [r7, #2]
 8009bb4:	041a      	lsls	r2, r3, #16
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	619a      	str	r2, [r3, #24]
}
 8009bba:	bf00      	nop
 8009bbc:	370c      	adds	r7, #12
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009bc6:	b480      	push	{r7}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
 8009bce:	460b      	mov	r3, r1
 8009bd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	695b      	ldr	r3, [r3, #20]
 8009bd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009bd8:	887a      	ldrh	r2, [r7, #2]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	4013      	ands	r3, r2
 8009bde:	041a      	lsls	r2, r3, #16
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	43d9      	mvns	r1, r3
 8009be4:	887b      	ldrh	r3, [r7, #2]
 8009be6:	400b      	ands	r3, r1
 8009be8:	431a      	orrs	r2, r3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	619a      	str	r2, [r3, #24]
}
 8009bee:	bf00      	nop
 8009bf0:	3714      	adds	r7, #20
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf8:	4770      	bx	lr
	...

08009bfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d101      	bne.n	8009c0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e12b      	b.n	8009e66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d106      	bne.n	8009c28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f7fd fe48 	bl	80078b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2224      	movs	r2, #36	@ 0x24
 8009c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f022 0201 	bic.w	r2, r2, #1
 8009c3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009c5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009c60:	f001 fd24 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 8009c64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	4a81      	ldr	r2, [pc, #516]	@ (8009e70 <HAL_I2C_Init+0x274>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d807      	bhi.n	8009c80 <HAL_I2C_Init+0x84>
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	4a80      	ldr	r2, [pc, #512]	@ (8009e74 <HAL_I2C_Init+0x278>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	bf94      	ite	ls
 8009c78:	2301      	movls	r3, #1
 8009c7a:	2300      	movhi	r3, #0
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	e006      	b.n	8009c8e <HAL_I2C_Init+0x92>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	4a7d      	ldr	r2, [pc, #500]	@ (8009e78 <HAL_I2C_Init+0x27c>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	bf94      	ite	ls
 8009c88:	2301      	movls	r3, #1
 8009c8a:	2300      	movhi	r3, #0
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d001      	beq.n	8009c96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	e0e7      	b.n	8009e66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	4a78      	ldr	r2, [pc, #480]	@ (8009e7c <HAL_I2C_Init+0x280>)
 8009c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9e:	0c9b      	lsrs	r3, r3, #18
 8009ca0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	68ba      	ldr	r2, [r7, #8]
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6a1b      	ldr	r3, [r3, #32]
 8009cbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	4a6a      	ldr	r2, [pc, #424]	@ (8009e70 <HAL_I2C_Init+0x274>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d802      	bhi.n	8009cd0 <HAL_I2C_Init+0xd4>
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	e009      	b.n	8009ce4 <HAL_I2C_Init+0xe8>
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009cd6:	fb02 f303 	mul.w	r3, r2, r3
 8009cda:	4a69      	ldr	r2, [pc, #420]	@ (8009e80 <HAL_I2C_Init+0x284>)
 8009cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce0:	099b      	lsrs	r3, r3, #6
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	6812      	ldr	r2, [r2, #0]
 8009ce8:	430b      	orrs	r3, r1
 8009cea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	69db      	ldr	r3, [r3, #28]
 8009cf2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8009cf6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	495c      	ldr	r1, [pc, #368]	@ (8009e70 <HAL_I2C_Init+0x274>)
 8009d00:	428b      	cmp	r3, r1
 8009d02:	d819      	bhi.n	8009d38 <HAL_I2C_Init+0x13c>
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	1e59      	subs	r1, r3, #1
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	005b      	lsls	r3, r3, #1
 8009d0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d12:	1c59      	adds	r1, r3, #1
 8009d14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009d18:	400b      	ands	r3, r1
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <HAL_I2C_Init+0x138>
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	1e59      	subs	r1, r3, #1
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	005b      	lsls	r3, r3, #1
 8009d28:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d32:	e051      	b.n	8009dd8 <HAL_I2C_Init+0x1dc>
 8009d34:	2304      	movs	r3, #4
 8009d36:	e04f      	b.n	8009dd8 <HAL_I2C_Init+0x1dc>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d111      	bne.n	8009d64 <HAL_I2C_Init+0x168>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	1e58      	subs	r0, r3, #1
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6859      	ldr	r1, [r3, #4]
 8009d48:	460b      	mov	r3, r1
 8009d4a:	005b      	lsls	r3, r3, #1
 8009d4c:	440b      	add	r3, r1
 8009d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009d52:	3301      	adds	r3, #1
 8009d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	bf0c      	ite	eq
 8009d5c:	2301      	moveq	r3, #1
 8009d5e:	2300      	movne	r3, #0
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	e012      	b.n	8009d8a <HAL_I2C_Init+0x18e>
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	1e58      	subs	r0, r3, #1
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6859      	ldr	r1, [r3, #4]
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	009b      	lsls	r3, r3, #2
 8009d70:	440b      	add	r3, r1
 8009d72:	0099      	lsls	r1, r3, #2
 8009d74:	440b      	add	r3, r1
 8009d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8009d7a:	3301      	adds	r3, #1
 8009d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	bf0c      	ite	eq
 8009d84:	2301      	moveq	r3, #1
 8009d86:	2300      	movne	r3, #0
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <HAL_I2C_Init+0x196>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e022      	b.n	8009dd8 <HAL_I2C_Init+0x1dc>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10e      	bne.n	8009db8 <HAL_I2C_Init+0x1bc>
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	1e58      	subs	r0, r3, #1
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6859      	ldr	r1, [r3, #4]
 8009da2:	460b      	mov	r3, r1
 8009da4:	005b      	lsls	r3, r3, #1
 8009da6:	440b      	add	r3, r1
 8009da8:	fbb0 f3f3 	udiv	r3, r0, r3
 8009dac:	3301      	adds	r3, #1
 8009dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009db2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009db6:	e00f      	b.n	8009dd8 <HAL_I2C_Init+0x1dc>
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	1e58      	subs	r0, r3, #1
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6859      	ldr	r1, [r3, #4]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	440b      	add	r3, r1
 8009dc6:	0099      	lsls	r1, r3, #2
 8009dc8:	440b      	add	r3, r1
 8009dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8009dce:	3301      	adds	r3, #1
 8009dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dd4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009dd8:	6879      	ldr	r1, [r7, #4]
 8009dda:	6809      	ldr	r1, [r1, #0]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	69da      	ldr	r2, [r3, #28]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a1b      	ldr	r3, [r3, #32]
 8009df2:	431a      	orrs	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009e06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	6911      	ldr	r1, [r2, #16]
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	68d2      	ldr	r2, [r2, #12]
 8009e12:	4311      	orrs	r1, r2
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	6812      	ldr	r2, [r2, #0]
 8009e18:	430b      	orrs	r3, r1
 8009e1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	695a      	ldr	r2, [r3, #20]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	699b      	ldr	r3, [r3, #24]
 8009e2e:	431a      	orrs	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	430a      	orrs	r2, r1
 8009e36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f042 0201 	orr.w	r2, r2, #1
 8009e46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2220      	movs	r2, #32
 8009e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	000186a0 	.word	0x000186a0
 8009e74:	001e847f 	.word	0x001e847f
 8009e78:	003d08ff 	.word	0x003d08ff
 8009e7c:	431bde83 	.word	0x431bde83
 8009e80:	10624dd3 	.word	0x10624dd3

08009e84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b088      	sub	sp, #32
 8009e88:	af02      	add	r7, sp, #8
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	607a      	str	r2, [r7, #4]
 8009e8e:	461a      	mov	r2, r3
 8009e90:	460b      	mov	r3, r1
 8009e92:	817b      	strh	r3, [r7, #10]
 8009e94:	4613      	mov	r3, r2
 8009e96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009e98:	f7fe fb72 	bl	8008580 <HAL_GetTick>
 8009e9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	2b20      	cmp	r3, #32
 8009ea8:	f040 80e0 	bne.w	800a06c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	9300      	str	r3, [sp, #0]
 8009eb0:	2319      	movs	r3, #25
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	4970      	ldr	r1, [pc, #448]	@ (800a078 <HAL_I2C_Master_Transmit+0x1f4>)
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f000 fd92 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d001      	beq.n	8009ec6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8009ec2:	2302      	movs	r3, #2
 8009ec4:	e0d3      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d101      	bne.n	8009ed4 <HAL_I2C_Master_Transmit+0x50>
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	e0cc      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d007      	beq.n	8009efa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f042 0201 	orr.w	r2, r2, #1
 8009ef8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	681a      	ldr	r2, [r3, #0]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2221      	movs	r2, #33	@ 0x21
 8009f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2210      	movs	r2, #16
 8009f16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	893a      	ldrh	r2, [r7, #8]
 8009f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f30:	b29a      	uxth	r2, r3
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	4a50      	ldr	r2, [pc, #320]	@ (800a07c <HAL_I2C_Master_Transmit+0x1f8>)
 8009f3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009f3c:	8979      	ldrh	r1, [r7, #10]
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	6a3a      	ldr	r2, [r7, #32]
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f000 fbfc 	bl	800a740 <I2C_MasterRequestWrite>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d001      	beq.n	8009f52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e08d      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009f52:	2300      	movs	r3, #0
 8009f54:	613b      	str	r3, [r7, #16]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	695b      	ldr	r3, [r3, #20]
 8009f5c:	613b      	str	r3, [r7, #16]
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	699b      	ldr	r3, [r3, #24]
 8009f64:	613b      	str	r3, [r7, #16]
 8009f66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009f68:	e066      	b.n	800a038 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	6a39      	ldr	r1, [r7, #32]
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f000 fe50 	bl	800ac14 <I2C_WaitOnTXEFlagUntilTimeout>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d00d      	beq.n	8009f96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f7e:	2b04      	cmp	r3, #4
 8009f80:	d107      	bne.n	8009f92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	681a      	ldr	r2, [r3, #0]
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e06b      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9a:	781a      	ldrb	r2, [r3, #0]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fa6:	1c5a      	adds	r2, r3, #1
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	3b01      	subs	r3, #1
 8009fb4:	b29a      	uxth	r2, r3
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	695b      	ldr	r3, [r3, #20]
 8009fcc:	f003 0304 	and.w	r3, r3, #4
 8009fd0:	2b04      	cmp	r3, #4
 8009fd2:	d11b      	bne.n	800a00c <HAL_I2C_Master_Transmit+0x188>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d017      	beq.n	800a00c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fe0:	781a      	ldrb	r2, [r3, #0]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fec:	1c5a      	adds	r2, r3, #1
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	b29a      	uxth	r2, r3
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a004:	3b01      	subs	r3, #1
 800a006:	b29a      	uxth	r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a00c:	697a      	ldr	r2, [r7, #20]
 800a00e:	6a39      	ldr	r1, [r7, #32]
 800a010:	68f8      	ldr	r0, [r7, #12]
 800a012:	f000 fe47 	bl	800aca4 <I2C_WaitOnBTFFlagUntilTimeout>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d00d      	beq.n	800a038 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a020:	2b04      	cmp	r3, #4
 800a022:	d107      	bne.n	800a034 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	681a      	ldr	r2, [r3, #0]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a032:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a034:	2301      	movs	r3, #1
 800a036:	e01a      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d194      	bne.n	8009f6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a04e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2220      	movs	r2, #32
 800a054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2200      	movs	r2, #0
 800a064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a068:	2300      	movs	r3, #0
 800a06a:	e000      	b.n	800a06e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a06c:	2302      	movs	r3, #2
  }
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3718      	adds	r7, #24
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	00100002 	.word	0x00100002
 800a07c:	ffff0000 	.word	0xffff0000

0800a080 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b08c      	sub	sp, #48	@ 0x30
 800a084:	af02      	add	r7, sp, #8
 800a086:	60f8      	str	r0, [r7, #12]
 800a088:	607a      	str	r2, [r7, #4]
 800a08a:	461a      	mov	r2, r3
 800a08c:	460b      	mov	r3, r1
 800a08e:	817b      	strh	r3, [r7, #10]
 800a090:	4613      	mov	r3, r2
 800a092:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a094:	f7fe fa74 	bl	8008580 <HAL_GetTick>
 800a098:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	2b20      	cmp	r3, #32
 800a0a4:	f040 8217 	bne.w	800a4d6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	2319      	movs	r3, #25
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	497c      	ldr	r1, [pc, #496]	@ (800a2a4 <HAL_I2C_Master_Receive+0x224>)
 800a0b2:	68f8      	ldr	r0, [r7, #12]
 800a0b4:	f000 fc94 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d001      	beq.n	800a0c2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800a0be:	2302      	movs	r3, #2
 800a0c0:	e20a      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d101      	bne.n	800a0d0 <HAL_I2C_Master_Receive+0x50>
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	e203      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f003 0301 	and.w	r3, r3, #1
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d007      	beq.n	800a0f6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f042 0201 	orr.w	r2, r2, #1
 800a0f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681a      	ldr	r2, [r3, #0]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a104:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2222      	movs	r2, #34	@ 0x22
 800a10a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	2210      	movs	r2, #16
 800a112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2200      	movs	r2, #0
 800a11a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	893a      	ldrh	r2, [r7, #8]
 800a126:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a12c:	b29a      	uxth	r2, r3
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	4a5c      	ldr	r2, [pc, #368]	@ (800a2a8 <HAL_I2C_Master_Receive+0x228>)
 800a136:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a138:	8979      	ldrh	r1, [r7, #10]
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f000 fb80 	bl	800a844 <I2C_MasterRequestRead>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e1c4      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a152:	2b00      	cmp	r3, #0
 800a154:	d113      	bne.n	800a17e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a156:	2300      	movs	r3, #0
 800a158:	623b      	str	r3, [r7, #32]
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	695b      	ldr	r3, [r3, #20]
 800a160:	623b      	str	r3, [r7, #32]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	699b      	ldr	r3, [r3, #24]
 800a168:	623b      	str	r3, [r7, #32]
 800a16a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681a      	ldr	r2, [r3, #0]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a17a:	601a      	str	r2, [r3, #0]
 800a17c:	e198      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a182:	2b01      	cmp	r3, #1
 800a184:	d11b      	bne.n	800a1be <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a194:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a196:	2300      	movs	r3, #0
 800a198:	61fb      	str	r3, [r7, #28]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	695b      	ldr	r3, [r3, #20]
 800a1a0:	61fb      	str	r3, [r7, #28]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	699b      	ldr	r3, [r3, #24]
 800a1a8:	61fb      	str	r3, [r7, #28]
 800a1aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681a      	ldr	r2, [r3, #0]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1ba:	601a      	str	r2, [r3, #0]
 800a1bc:	e178      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1c2:	2b02      	cmp	r3, #2
 800a1c4:	d11b      	bne.n	800a1fe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	61bb      	str	r3, [r7, #24]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	695b      	ldr	r3, [r3, #20]
 800a1f0:	61bb      	str	r3, [r7, #24]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	61bb      	str	r3, [r7, #24]
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	e158      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a20c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a20e:	2300      	movs	r3, #0
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	695b      	ldr	r3, [r3, #20]
 800a218:	617b      	str	r3, [r7, #20]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	617b      	str	r3, [r7, #20]
 800a222:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800a224:	e144      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	f200 80f1 	bhi.w	800a412 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a234:	2b01      	cmp	r3, #1
 800a236:	d123      	bne.n	800a280 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a238:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a23a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f000 fd79 	bl	800ad34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d001      	beq.n	800a24c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	e145      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	691a      	ldr	r2, [r3, #16]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a256:	b2d2      	uxtb	r2, r2
 800a258:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25e:	1c5a      	adds	r2, r3, #1
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a268:	3b01      	subs	r3, #1
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a274:	b29b      	uxth	r3, r3
 800a276:	3b01      	subs	r3, #1
 800a278:	b29a      	uxth	r2, r3
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a27e:	e117      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a284:	2b02      	cmp	r3, #2
 800a286:	d14e      	bne.n	800a326 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28e:	2200      	movs	r2, #0
 800a290:	4906      	ldr	r1, [pc, #24]	@ (800a2ac <HAL_I2C_Master_Receive+0x22c>)
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f000 fba4 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a298:	4603      	mov	r3, r0
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d008      	beq.n	800a2b0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e11a      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
 800a2a2:	bf00      	nop
 800a2a4:	00100002 	.word	0x00100002
 800a2a8:	ffff0000 	.word	0xffff0000
 800a2ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a2be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	691a      	ldr	r2, [r3, #16]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ca:	b2d2      	uxtb	r2, r2
 800a2cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2d2:	1c5a      	adds	r2, r3, #1
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	b29a      	uxth	r2, r3
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	3b01      	subs	r3, #1
 800a2ec:	b29a      	uxth	r2, r3
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	691a      	ldr	r2, [r3, #16]
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fc:	b2d2      	uxtb	r2, r2
 800a2fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a304:	1c5a      	adds	r2, r3, #1
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a30e:	3b01      	subs	r3, #1
 800a310:	b29a      	uxth	r2, r3
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	3b01      	subs	r3, #1
 800a31e:	b29a      	uxth	r2, r3
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a324:	e0c4      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a328:	9300      	str	r3, [sp, #0]
 800a32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a32c:	2200      	movs	r2, #0
 800a32e:	496c      	ldr	r1, [pc, #432]	@ (800a4e0 <HAL_I2C_Master_Receive+0x460>)
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f000 fb55 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d001      	beq.n	800a340 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	e0cb      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a34e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	691a      	ldr	r2, [r3, #16]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a35a:	b2d2      	uxtb	r2, r2
 800a35c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a362:	1c5a      	adds	r2, r3, #1
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a36c:	3b01      	subs	r3, #1
 800a36e:	b29a      	uxth	r2, r3
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a378:	b29b      	uxth	r3, r3
 800a37a:	3b01      	subs	r3, #1
 800a37c:	b29a      	uxth	r2, r3
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a388:	2200      	movs	r2, #0
 800a38a:	4955      	ldr	r1, [pc, #340]	@ (800a4e0 <HAL_I2C_Master_Receive+0x460>)
 800a38c:	68f8      	ldr	r0, [r7, #12]
 800a38e:	f000 fb27 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a392:	4603      	mov	r3, r0
 800a394:	2b00      	cmp	r3, #0
 800a396:	d001      	beq.n	800a39c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800a398:	2301      	movs	r3, #1
 800a39a:	e09d      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	691a      	ldr	r2, [r3, #16]
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3b6:	b2d2      	uxtb	r2, r2
 800a3b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3be:	1c5a      	adds	r2, r3, #1
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	b29a      	uxth	r2, r3
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	691a      	ldr	r2, [r3, #16]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e8:	b2d2      	uxtb	r2, r2
 800a3ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f0:	1c5a      	adds	r2, r3, #1
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	b29a      	uxth	r2, r3
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a406:	b29b      	uxth	r3, r3
 800a408:	3b01      	subs	r3, #1
 800a40a:	b29a      	uxth	r2, r3
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a410:	e04e      	b.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a414:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f000 fc8c 	bl	800ad34 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d001      	beq.n	800a426 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	e058      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	691a      	ldr	r2, [r3, #16]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a430:	b2d2      	uxtb	r2, r2
 800a432:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a438:	1c5a      	adds	r2, r3, #1
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a442:	3b01      	subs	r3, #1
 800a444:	b29a      	uxth	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a44e:	b29b      	uxth	r3, r3
 800a450:	3b01      	subs	r3, #1
 800a452:	b29a      	uxth	r2, r3
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	695b      	ldr	r3, [r3, #20]
 800a45e:	f003 0304 	and.w	r3, r3, #4
 800a462:	2b04      	cmp	r3, #4
 800a464:	d124      	bne.n	800a4b0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a46a:	2b03      	cmp	r3, #3
 800a46c:	d107      	bne.n	800a47e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a47c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	691a      	ldr	r2, [r3, #16]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a488:	b2d2      	uxtb	r2, r2
 800a48a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a49a:	3b01      	subs	r3, #1
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	b29a      	uxth	r2, r3
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f47f aeb6 	bne.w	800a226 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2220      	movs	r2, #32
 800a4be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	e000      	b.n	800a4d8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800a4d6:	2302      	movs	r3, #2
  }
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3728      	adds	r7, #40	@ 0x28
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	00010004 	.word	0x00010004

0800a4e4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b08a      	sub	sp, #40	@ 0x28
 800a4e8:	af02      	add	r7, sp, #8
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	607a      	str	r2, [r7, #4]
 800a4ee:	603b      	str	r3, [r7, #0]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800a4f4:	f7fe f844 	bl	8008580 <HAL_GetTick>
 800a4f8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a504:	b2db      	uxtb	r3, r3
 800a506:	2b20      	cmp	r3, #32
 800a508:	f040 8111 	bne.w	800a72e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a50c:	69fb      	ldr	r3, [r7, #28]
 800a50e:	9300      	str	r3, [sp, #0]
 800a510:	2319      	movs	r3, #25
 800a512:	2201      	movs	r2, #1
 800a514:	4988      	ldr	r1, [pc, #544]	@ (800a738 <HAL_I2C_IsDeviceReady+0x254>)
 800a516:	68f8      	ldr	r0, [r7, #12]
 800a518:	f000 fa62 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a51c:	4603      	mov	r3, r0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d001      	beq.n	800a526 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800a522:	2302      	movs	r3, #2
 800a524:	e104      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d101      	bne.n	800a534 <HAL_I2C_IsDeviceReady+0x50>
 800a530:	2302      	movs	r3, #2
 800a532:	e0fd      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f003 0301 	and.w	r3, r3, #1
 800a546:	2b01      	cmp	r3, #1
 800a548:	d007      	beq.n	800a55a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f042 0201 	orr.w	r2, r2, #1
 800a558:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a568:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2224      	movs	r2, #36	@ 0x24
 800a56e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2200      	movs	r2, #0
 800a576:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	4a70      	ldr	r2, [pc, #448]	@ (800a73c <HAL_I2C_IsDeviceReady+0x258>)
 800a57c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	681a      	ldr	r2, [r3, #0]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a58c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800a58e:	69fb      	ldr	r3, [r7, #28]
 800a590:	9300      	str	r3, [sp, #0]
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	2200      	movs	r2, #0
 800a596:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f000 fa20 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00d      	beq.n	800a5c2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5b4:	d103      	bne.n	800a5be <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5bc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800a5be:	2303      	movs	r3, #3
 800a5c0:	e0b6      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a5c2:	897b      	ldrh	r3, [r7, #10]
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a5d0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800a5d2:	f7fd ffd5 	bl	8008580 <HAL_GetTick>
 800a5d6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	695b      	ldr	r3, [r3, #20]
 800a5de:	f003 0302 	and.w	r3, r3, #2
 800a5e2:	2b02      	cmp	r3, #2
 800a5e4:	bf0c      	ite	eq
 800a5e6:	2301      	moveq	r3, #1
 800a5e8:	2300      	movne	r3, #0
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	695b      	ldr	r3, [r3, #20]
 800a5f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a5f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a5fc:	bf0c      	ite	eq
 800a5fe:	2301      	moveq	r3, #1
 800a600:	2300      	movne	r3, #0
 800a602:	b2db      	uxtb	r3, r3
 800a604:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a606:	e025      	b.n	800a654 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a608:	f7fd ffba 	bl	8008580 <HAL_GetTick>
 800a60c:	4602      	mov	r2, r0
 800a60e:	69fb      	ldr	r3, [r7, #28]
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	683a      	ldr	r2, [r7, #0]
 800a614:	429a      	cmp	r2, r3
 800a616:	d302      	bcc.n	800a61e <HAL_I2C_IsDeviceReady+0x13a>
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d103      	bne.n	800a626 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	22a0      	movs	r2, #160	@ 0xa0
 800a622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	695b      	ldr	r3, [r3, #20]
 800a62c:	f003 0302 	and.w	r3, r3, #2
 800a630:	2b02      	cmp	r3, #2
 800a632:	bf0c      	ite	eq
 800a634:	2301      	moveq	r3, #1
 800a636:	2300      	movne	r3, #0
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	695b      	ldr	r3, [r3, #20]
 800a642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a64a:	bf0c      	ite	eq
 800a64c:	2301      	moveq	r3, #1
 800a64e:	2300      	movne	r3, #0
 800a650:	b2db      	uxtb	r3, r3
 800a652:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	2ba0      	cmp	r3, #160	@ 0xa0
 800a65e:	d005      	beq.n	800a66c <HAL_I2C_IsDeviceReady+0x188>
 800a660:	7dfb      	ldrb	r3, [r7, #23]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d102      	bne.n	800a66c <HAL_I2C_IsDeviceReady+0x188>
 800a666:	7dbb      	ldrb	r3, [r7, #22]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d0cd      	beq.n	800a608 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2220      	movs	r2, #32
 800a670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	695b      	ldr	r3, [r3, #20]
 800a67a:	f003 0302 	and.w	r3, r3, #2
 800a67e:	2b02      	cmp	r3, #2
 800a680:	d129      	bne.n	800a6d6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a690:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a692:	2300      	movs	r3, #0
 800a694:	613b      	str	r3, [r7, #16]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	695b      	ldr	r3, [r3, #20]
 800a69c:	613b      	str	r3, [r7, #16]
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	699b      	ldr	r3, [r3, #24]
 800a6a4:	613b      	str	r3, [r7, #16]
 800a6a6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	9300      	str	r3, [sp, #0]
 800a6ac:	2319      	movs	r3, #25
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	4921      	ldr	r1, [pc, #132]	@ (800a738 <HAL_I2C_IsDeviceReady+0x254>)
 800a6b2:	68f8      	ldr	r0, [r7, #12]
 800a6b4:	f000 f994 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d001      	beq.n	800a6c2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	e036      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2220      	movs	r2, #32
 800a6c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e02c      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6e4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a6ee:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	9300      	str	r3, [sp, #0]
 800a6f4:	2319      	movs	r3, #25
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	490f      	ldr	r1, [pc, #60]	@ (800a738 <HAL_I2C_IsDeviceReady+0x254>)
 800a6fa:	68f8      	ldr	r0, [r7, #12]
 800a6fc:	f000 f970 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a700:	4603      	mov	r3, r0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d001      	beq.n	800a70a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800a706:	2301      	movs	r3, #1
 800a708:	e012      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a70a:	69bb      	ldr	r3, [r7, #24]
 800a70c:	3301      	adds	r3, #1
 800a70e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800a710:	69ba      	ldr	r2, [r7, #24]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	429a      	cmp	r2, r3
 800a716:	f4ff af32 	bcc.w	800a57e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a72a:	2301      	movs	r3, #1
 800a72c:	e000      	b.n	800a730 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800a72e:	2302      	movs	r3, #2
  }
}
 800a730:	4618      	mov	r0, r3
 800a732:	3720      	adds	r7, #32
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	00100002 	.word	0x00100002
 800a73c:	ffff0000 	.word	0xffff0000

0800a740 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b088      	sub	sp, #32
 800a744:	af02      	add	r7, sp, #8
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	607a      	str	r2, [r7, #4]
 800a74a:	603b      	str	r3, [r7, #0]
 800a74c:	460b      	mov	r3, r1
 800a74e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a754:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	2b08      	cmp	r3, #8
 800a75a:	d006      	beq.n	800a76a <I2C_MasterRequestWrite+0x2a>
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d003      	beq.n	800a76a <I2C_MasterRequestWrite+0x2a>
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a768:	d108      	bne.n	800a77c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a778:	601a      	str	r2, [r3, #0]
 800a77a:	e00b      	b.n	800a794 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a780:	2b12      	cmp	r3, #18
 800a782:	d107      	bne.n	800a794 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a792:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a7a0:	68f8      	ldr	r0, [r7, #12]
 800a7a2:	f000 f91d 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d00d      	beq.n	800a7c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7ba:	d103      	bne.n	800a7c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e035      	b.n	800a834 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7d0:	d108      	bne.n	800a7e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a7d2:	897b      	ldrh	r3, [r7, #10]
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a7e0:	611a      	str	r2, [r3, #16]
 800a7e2:	e01b      	b.n	800a81c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a7e4:	897b      	ldrh	r3, [r7, #10]
 800a7e6:	11db      	asrs	r3, r3, #7
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	f003 0306 	and.w	r3, r3, #6
 800a7ee:	b2db      	uxtb	r3, r3
 800a7f0:	f063 030f 	orn	r3, r3, #15
 800a7f4:	b2da      	uxtb	r2, r3
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	490e      	ldr	r1, [pc, #56]	@ (800a83c <I2C_MasterRequestWrite+0xfc>)
 800a802:	68f8      	ldr	r0, [r7, #12]
 800a804:	f000 f966 	bl	800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d001      	beq.n	800a812 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	e010      	b.n	800a834 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a812:	897b      	ldrh	r3, [r7, #10]
 800a814:	b2da      	uxtb	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	4907      	ldr	r1, [pc, #28]	@ (800a840 <I2C_MasterRequestWrite+0x100>)
 800a822:	68f8      	ldr	r0, [r7, #12]
 800a824:	f000 f956 	bl	800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a828:	4603      	mov	r3, r0
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d001      	beq.n	800a832 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800a82e:	2301      	movs	r3, #1
 800a830:	e000      	b.n	800a834 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800a832:	2300      	movs	r3, #0
}
 800a834:	4618      	mov	r0, r3
 800a836:	3718      	adds	r7, #24
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	00010008 	.word	0x00010008
 800a840:	00010002 	.word	0x00010002

0800a844 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b088      	sub	sp, #32
 800a848:	af02      	add	r7, sp, #8
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	607a      	str	r2, [r7, #4]
 800a84e:	603b      	str	r3, [r7, #0]
 800a850:	460b      	mov	r3, r1
 800a852:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a858:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a868:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	2b08      	cmp	r3, #8
 800a86e:	d006      	beq.n	800a87e <I2C_MasterRequestRead+0x3a>
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	2b01      	cmp	r3, #1
 800a874:	d003      	beq.n	800a87e <I2C_MasterRequestRead+0x3a>
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a87c:	d108      	bne.n	800a890 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	681a      	ldr	r2, [r3, #0]
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a88c:	601a      	str	r2, [r3, #0]
 800a88e:	e00b      	b.n	800a8a8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a894:	2b11      	cmp	r3, #17
 800a896:	d107      	bne.n	800a8a8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a8a6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	9300      	str	r3, [sp, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a8b4:	68f8      	ldr	r0, [r7, #12]
 800a8b6:	f000 f893 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d00d      	beq.n	800a8dc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8ce:	d103      	bne.n	800a8d8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a8d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a8d8:	2303      	movs	r3, #3
 800a8da:	e079      	b.n	800a9d0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	691b      	ldr	r3, [r3, #16]
 800a8e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8e4:	d108      	bne.n	800a8f8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a8e6:	897b      	ldrh	r3, [r7, #10]
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	f043 0301 	orr.w	r3, r3, #1
 800a8ee:	b2da      	uxtb	r2, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	611a      	str	r2, [r3, #16]
 800a8f6:	e05f      	b.n	800a9b8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a8f8:	897b      	ldrh	r3, [r7, #10]
 800a8fa:	11db      	asrs	r3, r3, #7
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	f003 0306 	and.w	r3, r3, #6
 800a902:	b2db      	uxtb	r3, r3
 800a904:	f063 030f 	orn	r3, r3, #15
 800a908:	b2da      	uxtb	r2, r3
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	687a      	ldr	r2, [r7, #4]
 800a914:	4930      	ldr	r1, [pc, #192]	@ (800a9d8 <I2C_MasterRequestRead+0x194>)
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f000 f8dc 	bl	800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e054      	b.n	800a9d0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a926:	897b      	ldrh	r3, [r7, #10]
 800a928:	b2da      	uxtb	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	4929      	ldr	r1, [pc, #164]	@ (800a9dc <I2C_MasterRequestRead+0x198>)
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f000 f8cc 	bl	800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a93c:	4603      	mov	r3, r0
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d001      	beq.n	800a946 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	e044      	b.n	800a9d0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a946:	2300      	movs	r3, #0
 800a948:	613b      	str	r3, [r7, #16]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	695b      	ldr	r3, [r3, #20]
 800a950:	613b      	str	r3, [r7, #16]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	699b      	ldr	r3, [r3, #24]
 800a958:	613b      	str	r3, [r7, #16]
 800a95a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a96a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f000 f831 	bl	800a9e0 <I2C_WaitOnFlagUntilTimeout>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d00d      	beq.n	800a9a0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a98e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a992:	d103      	bne.n	800a99c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a99a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800a99c:	2303      	movs	r3, #3
 800a99e:	e017      	b.n	800a9d0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800a9a0:	897b      	ldrh	r3, [r7, #10]
 800a9a2:	11db      	asrs	r3, r3, #7
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	f003 0306 	and.w	r3, r3, #6
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	f063 030e 	orn	r3, r3, #14
 800a9b0:	b2da      	uxtb	r2, r3
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	687a      	ldr	r2, [r7, #4]
 800a9bc:	4907      	ldr	r1, [pc, #28]	@ (800a9dc <I2C_MasterRequestRead+0x198>)
 800a9be:	68f8      	ldr	r0, [r7, #12]
 800a9c0:	f000 f888 	bl	800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	e000      	b.n	800a9d0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3718      	adds	r7, #24
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	00010008 	.word	0x00010008
 800a9dc:	00010002 	.word	0x00010002

0800a9e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	60f8      	str	r0, [r7, #12]
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	603b      	str	r3, [r7, #0]
 800a9ec:	4613      	mov	r3, r2
 800a9ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a9f0:	e048      	b.n	800aa84 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9f8:	d044      	beq.n	800aa84 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9fa:	f7fd fdc1 	bl	8008580 <HAL_GetTick>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	1ad3      	subs	r3, r2, r3
 800aa04:	683a      	ldr	r2, [r7, #0]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d302      	bcc.n	800aa10 <I2C_WaitOnFlagUntilTimeout+0x30>
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d139      	bne.n	800aa84 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	0c1b      	lsrs	r3, r3, #16
 800aa14:	b2db      	uxtb	r3, r3
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d10d      	bne.n	800aa36 <I2C_WaitOnFlagUntilTimeout+0x56>
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	695b      	ldr	r3, [r3, #20]
 800aa20:	43da      	mvns	r2, r3
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	4013      	ands	r3, r2
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	bf0c      	ite	eq
 800aa2c:	2301      	moveq	r3, #1
 800aa2e:	2300      	movne	r3, #0
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	461a      	mov	r2, r3
 800aa34:	e00c      	b.n	800aa50 <I2C_WaitOnFlagUntilTimeout+0x70>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	43da      	mvns	r2, r3
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	4013      	ands	r3, r2
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bf0c      	ite	eq
 800aa48:	2301      	moveq	r3, #1
 800aa4a:	2300      	movne	r3, #0
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	461a      	mov	r2, r3
 800aa50:	79fb      	ldrb	r3, [r7, #7]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d116      	bne.n	800aa84 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	2220      	movs	r2, #32
 800aa60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2200      	movs	r2, #0
 800aa68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa70:	f043 0220 	orr.w	r2, r3, #32
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800aa80:	2301      	movs	r3, #1
 800aa82:	e023      	b.n	800aacc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	0c1b      	lsrs	r3, r3, #16
 800aa88:	b2db      	uxtb	r3, r3
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d10d      	bne.n	800aaaa <I2C_WaitOnFlagUntilTimeout+0xca>
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	695b      	ldr	r3, [r3, #20]
 800aa94:	43da      	mvns	r2, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	4013      	ands	r3, r2
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	bf0c      	ite	eq
 800aaa0:	2301      	moveq	r3, #1
 800aaa2:	2300      	movne	r3, #0
 800aaa4:	b2db      	uxtb	r3, r3
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	e00c      	b.n	800aac4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	699b      	ldr	r3, [r3, #24]
 800aab0:	43da      	mvns	r2, r3
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	4013      	ands	r3, r2
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	bf0c      	ite	eq
 800aabc:	2301      	moveq	r3, #1
 800aabe:	2300      	movne	r3, #0
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	461a      	mov	r2, r3
 800aac4:	79fb      	ldrb	r3, [r7, #7]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d093      	beq.n	800a9f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3710      	adds	r7, #16
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b084      	sub	sp, #16
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	607a      	str	r2, [r7, #4]
 800aae0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800aae2:	e071      	b.n	800abc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	695b      	ldr	r3, [r3, #20]
 800aaea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aaee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaf2:	d123      	bne.n	800ab3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ab0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2200      	movs	r2, #0
 800ab12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2220      	movs	r2, #32
 800ab18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab28:	f043 0204 	orr.w	r2, r3, #4
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2200      	movs	r2, #0
 800ab34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	e067      	b.n	800ac0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab42:	d041      	beq.n	800abc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab44:	f7fd fd1c 	bl	8008580 <HAL_GetTick>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	1ad3      	subs	r3, r2, r3
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d302      	bcc.n	800ab5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d136      	bne.n	800abc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	0c1b      	lsrs	r3, r3, #16
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d10c      	bne.n	800ab7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	43da      	mvns	r2, r3
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	4013      	ands	r3, r2
 800ab70:	b29b      	uxth	r3, r3
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	bf14      	ite	ne
 800ab76:	2301      	movne	r3, #1
 800ab78:	2300      	moveq	r3, #0
 800ab7a:	b2db      	uxtb	r3, r3
 800ab7c:	e00b      	b.n	800ab96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	43da      	mvns	r2, r3
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	4013      	ands	r3, r2
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	bf14      	ite	ne
 800ab90:	2301      	movne	r3, #1
 800ab92:	2300      	moveq	r3, #0
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d016      	beq.n	800abc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	2220      	movs	r2, #32
 800aba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2200      	movs	r2, #0
 800abac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abb4:	f043 0220 	orr.w	r2, r3, #32
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e021      	b.n	800ac0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	0c1b      	lsrs	r3, r3, #16
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d10c      	bne.n	800abec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	695b      	ldr	r3, [r3, #20]
 800abd8:	43da      	mvns	r2, r3
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	4013      	ands	r3, r2
 800abde:	b29b      	uxth	r3, r3
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	bf14      	ite	ne
 800abe4:	2301      	movne	r3, #1
 800abe6:	2300      	moveq	r3, #0
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	e00b      	b.n	800ac04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	699b      	ldr	r3, [r3, #24]
 800abf2:	43da      	mvns	r2, r3
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	4013      	ands	r3, r2
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	bf14      	ite	ne
 800abfe:	2301      	movne	r3, #1
 800ac00:	2300      	moveq	r3, #0
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	f47f af6d 	bne.w	800aae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ac20:	e034      	b.n	800ac8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f000 f8e3 	bl	800adee <I2C_IsAcknowledgeFailed>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d001      	beq.n	800ac32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e034      	b.n	800ac9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac38:	d028      	beq.n	800ac8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac3a:	f7fd fca1 	bl	8008580 <HAL_GetTick>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	1ad3      	subs	r3, r2, r3
 800ac44:	68ba      	ldr	r2, [r7, #8]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d302      	bcc.n	800ac50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d11d      	bne.n	800ac8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac5a:	2b80      	cmp	r3, #128	@ 0x80
 800ac5c:	d016      	beq.n	800ac8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2200      	movs	r2, #0
 800ac62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2220      	movs	r2, #32
 800ac68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac78:	f043 0220 	orr.w	r2, r3, #32
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2200      	movs	r2, #0
 800ac84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e007      	b.n	800ac9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	695b      	ldr	r3, [r3, #20]
 800ac92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac96:	2b80      	cmp	r3, #128	@ 0x80
 800ac98:	d1c3      	bne.n	800ac22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800acb0:	e034      	b.n	800ad1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	f000 f89b 	bl	800adee <I2C_IsAcknowledgeFailed>
 800acb8:	4603      	mov	r3, r0
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d001      	beq.n	800acc2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800acbe:	2301      	movs	r3, #1
 800acc0:	e034      	b.n	800ad2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acc8:	d028      	beq.n	800ad1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800acca:	f7fd fc59 	bl	8008580 <HAL_GetTick>
 800acce:	4602      	mov	r2, r0
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	1ad3      	subs	r3, r2, r3
 800acd4:	68ba      	ldr	r2, [r7, #8]
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d302      	bcc.n	800ace0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d11d      	bne.n	800ad1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	695b      	ldr	r3, [r3, #20]
 800ace6:	f003 0304 	and.w	r3, r3, #4
 800acea:	2b04      	cmp	r3, #4
 800acec:	d016      	beq.n	800ad1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	2220      	movs	r2, #32
 800acf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2200      	movs	r2, #0
 800ad00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad08:	f043 0220 	orr.w	r2, r3, #32
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e007      	b.n	800ad2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	695b      	ldr	r3, [r3, #20]
 800ad22:	f003 0304 	and.w	r3, r3, #4
 800ad26:	2b04      	cmp	r3, #4
 800ad28:	d1c3      	bne.n	800acb2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3710      	adds	r7, #16
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800ad40:	e049      	b.n	800add6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	695b      	ldr	r3, [r3, #20]
 800ad48:	f003 0310 	and.w	r3, r3, #16
 800ad4c:	2b10      	cmp	r3, #16
 800ad4e:	d119      	bne.n	800ad84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f06f 0210 	mvn.w	r2, #16
 800ad58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2220      	movs	r2, #32
 800ad64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800ad80:	2301      	movs	r3, #1
 800ad82:	e030      	b.n	800ade6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad84:	f7fd fbfc 	bl	8008580 <HAL_GetTick>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	68ba      	ldr	r2, [r7, #8]
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d302      	bcc.n	800ad9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d11d      	bne.n	800add6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	695b      	ldr	r3, [r3, #20]
 800ada0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada4:	2b40      	cmp	r3, #64	@ 0x40
 800ada6:	d016      	beq.n	800add6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2200      	movs	r2, #0
 800adac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2220      	movs	r2, #32
 800adb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2200      	movs	r2, #0
 800adba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adc2:	f043 0220 	orr.w	r2, r3, #32
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	e007      	b.n	800ade6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	695b      	ldr	r3, [r3, #20]
 800addc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ade0:	2b40      	cmp	r3, #64	@ 0x40
 800ade2:	d1ae      	bne.n	800ad42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ade4:	2300      	movs	r3, #0
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800adee:	b480      	push	{r7}
 800adf0:	b083      	sub	sp, #12
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	695b      	ldr	r3, [r3, #20]
 800adfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae04:	d11b      	bne.n	800ae3e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800ae0e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2220      	movs	r2, #32
 800ae1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2200      	movs	r2, #0
 800ae22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae2a:	f043 0204 	orr.w	r2, r3, #4
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	e000      	b.n	800ae40 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800ae3e:	2300      	movs	r3, #0
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d101      	bne.n	800ae5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	e267      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 0301 	and.w	r3, r3, #1
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d075      	beq.n	800af56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ae6a:	4b88      	ldr	r3, [pc, #544]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800ae6c:	689b      	ldr	r3, [r3, #8]
 800ae6e:	f003 030c 	and.w	r3, r3, #12
 800ae72:	2b04      	cmp	r3, #4
 800ae74:	d00c      	beq.n	800ae90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ae76:	4b85      	ldr	r3, [pc, #532]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ae7e:	2b08      	cmp	r3, #8
 800ae80:	d112      	bne.n	800aea8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ae82:	4b82      	ldr	r3, [pc, #520]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae8e:	d10b      	bne.n	800aea8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae90:	4b7e      	ldr	r3, [pc, #504]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d05b      	beq.n	800af54 <HAL_RCC_OscConfig+0x108>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d157      	bne.n	800af54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	e242      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeb0:	d106      	bne.n	800aec0 <HAL_RCC_OscConfig+0x74>
 800aeb2:	4b76      	ldr	r3, [pc, #472]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	4a75      	ldr	r2, [pc, #468]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aeb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	e01d      	b.n	800aefc <HAL_RCC_OscConfig+0xb0>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aec8:	d10c      	bne.n	800aee4 <HAL_RCC_OscConfig+0x98>
 800aeca:	4b70      	ldr	r3, [pc, #448]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a6f      	ldr	r2, [pc, #444]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aed0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aed4:	6013      	str	r3, [r2, #0]
 800aed6:	4b6d      	ldr	r3, [pc, #436]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a6c      	ldr	r2, [pc, #432]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aedc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aee0:	6013      	str	r3, [r2, #0]
 800aee2:	e00b      	b.n	800aefc <HAL_RCC_OscConfig+0xb0>
 800aee4:	4b69      	ldr	r3, [pc, #420]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a68      	ldr	r2, [pc, #416]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aeea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aeee:	6013      	str	r3, [r2, #0]
 800aef0:	4b66      	ldr	r3, [pc, #408]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a65      	ldr	r2, [pc, #404]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aef6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aefa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d013      	beq.n	800af2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800af04:	f7fd fb3c 	bl	8008580 <HAL_GetTick>
 800af08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800af0a:	e008      	b.n	800af1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af0c:	f7fd fb38 	bl	8008580 <HAL_GetTick>
 800af10:	4602      	mov	r2, r0
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	1ad3      	subs	r3, r2, r3
 800af16:	2b64      	cmp	r3, #100	@ 0x64
 800af18:	d901      	bls.n	800af1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e207      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800af1e:	4b5b      	ldr	r3, [pc, #364]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af26:	2b00      	cmp	r3, #0
 800af28:	d0f0      	beq.n	800af0c <HAL_RCC_OscConfig+0xc0>
 800af2a:	e014      	b.n	800af56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800af2c:	f7fd fb28 	bl	8008580 <HAL_GetTick>
 800af30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800af32:	e008      	b.n	800af46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af34:	f7fd fb24 	bl	8008580 <HAL_GetTick>
 800af38:	4602      	mov	r2, r0
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	1ad3      	subs	r3, r2, r3
 800af3e:	2b64      	cmp	r3, #100	@ 0x64
 800af40:	d901      	bls.n	800af46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800af42:	2303      	movs	r3, #3
 800af44:	e1f3      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800af46:	4b51      	ldr	r3, [pc, #324]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1f0      	bne.n	800af34 <HAL_RCC_OscConfig+0xe8>
 800af52:	e000      	b.n	800af56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f003 0302 	and.w	r3, r3, #2
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d063      	beq.n	800b02a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800af62:	4b4a      	ldr	r3, [pc, #296]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	f003 030c 	and.w	r3, r3, #12
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00b      	beq.n	800af86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800af6e:	4b47      	ldr	r3, [pc, #284]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800af76:	2b08      	cmp	r3, #8
 800af78:	d11c      	bne.n	800afb4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800af7a:	4b44      	ldr	r3, [pc, #272]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800af82:	2b00      	cmp	r3, #0
 800af84:	d116      	bne.n	800afb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800af86:	4b41      	ldr	r3, [pc, #260]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f003 0302 	and.w	r3, r3, #2
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d005      	beq.n	800af9e <HAL_RCC_OscConfig+0x152>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	68db      	ldr	r3, [r3, #12]
 800af96:	2b01      	cmp	r3, #1
 800af98:	d001      	beq.n	800af9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800af9a:	2301      	movs	r3, #1
 800af9c:	e1c7      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af9e:	4b3b      	ldr	r3, [pc, #236]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	00db      	lsls	r3, r3, #3
 800afac:	4937      	ldr	r1, [pc, #220]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800afae:	4313      	orrs	r3, r2
 800afb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800afb2:	e03a      	b.n	800b02a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	68db      	ldr	r3, [r3, #12]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d020      	beq.n	800affe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800afbc:	4b34      	ldr	r3, [pc, #208]	@ (800b090 <HAL_RCC_OscConfig+0x244>)
 800afbe:	2201      	movs	r2, #1
 800afc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc2:	f7fd fadd 	bl	8008580 <HAL_GetTick>
 800afc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800afc8:	e008      	b.n	800afdc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800afca:	f7fd fad9 	bl	8008580 <HAL_GetTick>
 800afce:	4602      	mov	r2, r0
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	1ad3      	subs	r3, r2, r3
 800afd4:	2b02      	cmp	r3, #2
 800afd6:	d901      	bls.n	800afdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800afd8:	2303      	movs	r3, #3
 800afda:	e1a8      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800afdc:	4b2b      	ldr	r3, [pc, #172]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f003 0302 	and.w	r3, r3, #2
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d0f0      	beq.n	800afca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800afe8:	4b28      	ldr	r3, [pc, #160]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	691b      	ldr	r3, [r3, #16]
 800aff4:	00db      	lsls	r3, r3, #3
 800aff6:	4925      	ldr	r1, [pc, #148]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800aff8:	4313      	orrs	r3, r2
 800affa:	600b      	str	r3, [r1, #0]
 800affc:	e015      	b.n	800b02a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800affe:	4b24      	ldr	r3, [pc, #144]	@ (800b090 <HAL_RCC_OscConfig+0x244>)
 800b000:	2200      	movs	r2, #0
 800b002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b004:	f7fd fabc 	bl	8008580 <HAL_GetTick>
 800b008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b00a:	e008      	b.n	800b01e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b00c:	f7fd fab8 	bl	8008580 <HAL_GetTick>
 800b010:	4602      	mov	r2, r0
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	1ad3      	subs	r3, r2, r3
 800b016:	2b02      	cmp	r3, #2
 800b018:	d901      	bls.n	800b01e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b01a:	2303      	movs	r3, #3
 800b01c:	e187      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b01e:	4b1b      	ldr	r3, [pc, #108]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d1f0      	bne.n	800b00c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f003 0308 	and.w	r3, r3, #8
 800b032:	2b00      	cmp	r3, #0
 800b034:	d036      	beq.n	800b0a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	695b      	ldr	r3, [r3, #20]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d016      	beq.n	800b06c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b03e:	4b15      	ldr	r3, [pc, #84]	@ (800b094 <HAL_RCC_OscConfig+0x248>)
 800b040:	2201      	movs	r2, #1
 800b042:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b044:	f7fd fa9c 	bl	8008580 <HAL_GetTick>
 800b048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b04a:	e008      	b.n	800b05e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b04c:	f7fd fa98 	bl	8008580 <HAL_GetTick>
 800b050:	4602      	mov	r2, r0
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	1ad3      	subs	r3, r2, r3
 800b056:	2b02      	cmp	r3, #2
 800b058:	d901      	bls.n	800b05e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b05a:	2303      	movs	r3, #3
 800b05c:	e167      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b05e:	4b0b      	ldr	r3, [pc, #44]	@ (800b08c <HAL_RCC_OscConfig+0x240>)
 800b060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b062:	f003 0302 	and.w	r3, r3, #2
 800b066:	2b00      	cmp	r3, #0
 800b068:	d0f0      	beq.n	800b04c <HAL_RCC_OscConfig+0x200>
 800b06a:	e01b      	b.n	800b0a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b06c:	4b09      	ldr	r3, [pc, #36]	@ (800b094 <HAL_RCC_OscConfig+0x248>)
 800b06e:	2200      	movs	r2, #0
 800b070:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b072:	f7fd fa85 	bl	8008580 <HAL_GetTick>
 800b076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b078:	e00e      	b.n	800b098 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b07a:	f7fd fa81 	bl	8008580 <HAL_GetTick>
 800b07e:	4602      	mov	r2, r0
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	1ad3      	subs	r3, r2, r3
 800b084:	2b02      	cmp	r3, #2
 800b086:	d907      	bls.n	800b098 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b088:	2303      	movs	r3, #3
 800b08a:	e150      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
 800b08c:	40023800 	.word	0x40023800
 800b090:	42470000 	.word	0x42470000
 800b094:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b098:	4b88      	ldr	r3, [pc, #544]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b09a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b09c:	f003 0302 	and.w	r3, r3, #2
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d1ea      	bne.n	800b07a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 0304 	and.w	r3, r3, #4
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f000 8097 	beq.w	800b1e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b0b6:	4b81      	ldr	r3, [pc, #516]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b0b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d10f      	bne.n	800b0e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	60bb      	str	r3, [r7, #8]
 800b0c6:	4b7d      	ldr	r3, [pc, #500]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b0c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ca:	4a7c      	ldr	r2, [pc, #496]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b0cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0d0:	6413      	str	r3, [r2, #64]	@ 0x40
 800b0d2:	4b7a      	ldr	r3, [pc, #488]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b0d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b0da:	60bb      	str	r3, [r7, #8]
 800b0dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b0e2:	4b77      	ldr	r3, [pc, #476]	@ (800b2c0 <HAL_RCC_OscConfig+0x474>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d118      	bne.n	800b120 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b0ee:	4b74      	ldr	r3, [pc, #464]	@ (800b2c0 <HAL_RCC_OscConfig+0x474>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a73      	ldr	r2, [pc, #460]	@ (800b2c0 <HAL_RCC_OscConfig+0x474>)
 800b0f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b0f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b0fa:	f7fd fa41 	bl	8008580 <HAL_GetTick>
 800b0fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b100:	e008      	b.n	800b114 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b102:	f7fd fa3d 	bl	8008580 <HAL_GetTick>
 800b106:	4602      	mov	r2, r0
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	1ad3      	subs	r3, r2, r3
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d901      	bls.n	800b114 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800b110:	2303      	movs	r3, #3
 800b112:	e10c      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b114:	4b6a      	ldr	r3, [pc, #424]	@ (800b2c0 <HAL_RCC_OscConfig+0x474>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d0f0      	beq.n	800b102 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	2b01      	cmp	r3, #1
 800b126:	d106      	bne.n	800b136 <HAL_RCC_OscConfig+0x2ea>
 800b128:	4b64      	ldr	r3, [pc, #400]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b12a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b12c:	4a63      	ldr	r2, [pc, #396]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b12e:	f043 0301 	orr.w	r3, r3, #1
 800b132:	6713      	str	r3, [r2, #112]	@ 0x70
 800b134:	e01c      	b.n	800b170 <HAL_RCC_OscConfig+0x324>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	2b05      	cmp	r3, #5
 800b13c:	d10c      	bne.n	800b158 <HAL_RCC_OscConfig+0x30c>
 800b13e:	4b5f      	ldr	r3, [pc, #380]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b142:	4a5e      	ldr	r2, [pc, #376]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b144:	f043 0304 	orr.w	r3, r3, #4
 800b148:	6713      	str	r3, [r2, #112]	@ 0x70
 800b14a:	4b5c      	ldr	r3, [pc, #368]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b14c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b14e:	4a5b      	ldr	r2, [pc, #364]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b150:	f043 0301 	orr.w	r3, r3, #1
 800b154:	6713      	str	r3, [r2, #112]	@ 0x70
 800b156:	e00b      	b.n	800b170 <HAL_RCC_OscConfig+0x324>
 800b158:	4b58      	ldr	r3, [pc, #352]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b15a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b15c:	4a57      	ldr	r2, [pc, #348]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b15e:	f023 0301 	bic.w	r3, r3, #1
 800b162:	6713      	str	r3, [r2, #112]	@ 0x70
 800b164:	4b55      	ldr	r3, [pc, #340]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b168:	4a54      	ldr	r2, [pc, #336]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b16a:	f023 0304 	bic.w	r3, r3, #4
 800b16e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	689b      	ldr	r3, [r3, #8]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d015      	beq.n	800b1a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b178:	f7fd fa02 	bl	8008580 <HAL_GetTick>
 800b17c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b17e:	e00a      	b.n	800b196 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b180:	f7fd f9fe 	bl	8008580 <HAL_GetTick>
 800b184:	4602      	mov	r2, r0
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	1ad3      	subs	r3, r2, r3
 800b18a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b18e:	4293      	cmp	r3, r2
 800b190:	d901      	bls.n	800b196 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b192:	2303      	movs	r3, #3
 800b194:	e0cb      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b196:	4b49      	ldr	r3, [pc, #292]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b19a:	f003 0302 	and.w	r3, r3, #2
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d0ee      	beq.n	800b180 <HAL_RCC_OscConfig+0x334>
 800b1a2:	e014      	b.n	800b1ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b1a4:	f7fd f9ec 	bl	8008580 <HAL_GetTick>
 800b1a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b1aa:	e00a      	b.n	800b1c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1ac:	f7fd f9e8 	bl	8008580 <HAL_GetTick>
 800b1b0:	4602      	mov	r2, r0
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	1ad3      	subs	r3, r2, r3
 800b1b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d901      	bls.n	800b1c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	e0b5      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b1c2:	4b3e      	ldr	r3, [pc, #248]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b1c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1c6:	f003 0302 	and.w	r3, r3, #2
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d1ee      	bne.n	800b1ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b1ce:	7dfb      	ldrb	r3, [r7, #23]
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d105      	bne.n	800b1e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b1d4:	4b39      	ldr	r3, [pc, #228]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b1d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1d8:	4a38      	ldr	r2, [pc, #224]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b1da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b1de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	699b      	ldr	r3, [r3, #24]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f000 80a1 	beq.w	800b32c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b1ea:	4b34      	ldr	r3, [pc, #208]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b1ec:	689b      	ldr	r3, [r3, #8]
 800b1ee:	f003 030c 	and.w	r3, r3, #12
 800b1f2:	2b08      	cmp	r3, #8
 800b1f4:	d05c      	beq.n	800b2b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	699b      	ldr	r3, [r3, #24]
 800b1fa:	2b02      	cmp	r3, #2
 800b1fc:	d141      	bne.n	800b282 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1fe:	4b31      	ldr	r3, [pc, #196]	@ (800b2c4 <HAL_RCC_OscConfig+0x478>)
 800b200:	2200      	movs	r2, #0
 800b202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b204:	f7fd f9bc 	bl	8008580 <HAL_GetTick>
 800b208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b20a:	e008      	b.n	800b21e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b20c:	f7fd f9b8 	bl	8008580 <HAL_GetTick>
 800b210:	4602      	mov	r2, r0
 800b212:	693b      	ldr	r3, [r7, #16]
 800b214:	1ad3      	subs	r3, r2, r3
 800b216:	2b02      	cmp	r3, #2
 800b218:	d901      	bls.n	800b21e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b21a:	2303      	movs	r3, #3
 800b21c:	e087      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b21e:	4b27      	ldr	r3, [pc, #156]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b226:	2b00      	cmp	r3, #0
 800b228:	d1f0      	bne.n	800b20c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	69da      	ldr	r2, [r3, #28]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	431a      	orrs	r2, r3
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	019b      	lsls	r3, r3, #6
 800b23a:	431a      	orrs	r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b240:	085b      	lsrs	r3, r3, #1
 800b242:	3b01      	subs	r3, #1
 800b244:	041b      	lsls	r3, r3, #16
 800b246:	431a      	orrs	r2, r3
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24c:	061b      	lsls	r3, r3, #24
 800b24e:	491b      	ldr	r1, [pc, #108]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b250:	4313      	orrs	r3, r2
 800b252:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b254:	4b1b      	ldr	r3, [pc, #108]	@ (800b2c4 <HAL_RCC_OscConfig+0x478>)
 800b256:	2201      	movs	r2, #1
 800b258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b25a:	f7fd f991 	bl	8008580 <HAL_GetTick>
 800b25e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b260:	e008      	b.n	800b274 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b262:	f7fd f98d 	bl	8008580 <HAL_GetTick>
 800b266:	4602      	mov	r2, r0
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	1ad3      	subs	r3, r2, r3
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d901      	bls.n	800b274 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b270:	2303      	movs	r3, #3
 800b272:	e05c      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b274:	4b11      	ldr	r3, [pc, #68]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d0f0      	beq.n	800b262 <HAL_RCC_OscConfig+0x416>
 800b280:	e054      	b.n	800b32c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b282:	4b10      	ldr	r3, [pc, #64]	@ (800b2c4 <HAL_RCC_OscConfig+0x478>)
 800b284:	2200      	movs	r2, #0
 800b286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b288:	f7fd f97a 	bl	8008580 <HAL_GetTick>
 800b28c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b28e:	e008      	b.n	800b2a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b290:	f7fd f976 	bl	8008580 <HAL_GetTick>
 800b294:	4602      	mov	r2, r0
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	1ad3      	subs	r3, r2, r3
 800b29a:	2b02      	cmp	r3, #2
 800b29c:	d901      	bls.n	800b2a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b29e:	2303      	movs	r3, #3
 800b2a0:	e045      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b2a2:	4b06      	ldr	r3, [pc, #24]	@ (800b2bc <HAL_RCC_OscConfig+0x470>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d1f0      	bne.n	800b290 <HAL_RCC_OscConfig+0x444>
 800b2ae:	e03d      	b.n	800b32c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	699b      	ldr	r3, [r3, #24]
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	d107      	bne.n	800b2c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	e038      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
 800b2bc:	40023800 	.word	0x40023800
 800b2c0:	40007000 	.word	0x40007000
 800b2c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b2c8:	4b1b      	ldr	r3, [pc, #108]	@ (800b338 <HAL_RCC_OscConfig+0x4ec>)
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	699b      	ldr	r3, [r3, #24]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d028      	beq.n	800b328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d121      	bne.n	800b328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d11a      	bne.n	800b328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b2f2:	68fa      	ldr	r2, [r7, #12]
 800b2f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b2f8:	4013      	ands	r3, r2
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b2fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b300:	4293      	cmp	r3, r2
 800b302:	d111      	bne.n	800b328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b30e:	085b      	lsrs	r3, r3, #1
 800b310:	3b01      	subs	r3, #1
 800b312:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b314:	429a      	cmp	r2, r3
 800b316:	d107      	bne.n	800b328 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b322:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b324:	429a      	cmp	r2, r3
 800b326:	d001      	beq.n	800b32c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800b328:	2301      	movs	r3, #1
 800b32a:	e000      	b.n	800b32e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b32c:	2300      	movs	r3, #0
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3718      	adds	r7, #24
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	40023800 	.word	0x40023800

0800b33c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	e0cc      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b350:	4b68      	ldr	r3, [pc, #416]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f003 0307 	and.w	r3, r3, #7
 800b358:	683a      	ldr	r2, [r7, #0]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d90c      	bls.n	800b378 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b35e:	4b65      	ldr	r3, [pc, #404]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b360:	683a      	ldr	r2, [r7, #0]
 800b362:	b2d2      	uxtb	r2, r2
 800b364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b366:	4b63      	ldr	r3, [pc, #396]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f003 0307 	and.w	r3, r3, #7
 800b36e:	683a      	ldr	r2, [r7, #0]
 800b370:	429a      	cmp	r2, r3
 800b372:	d001      	beq.n	800b378 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	e0b8      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f003 0302 	and.w	r3, r3, #2
 800b380:	2b00      	cmp	r3, #0
 800b382:	d020      	beq.n	800b3c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f003 0304 	and.w	r3, r3, #4
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d005      	beq.n	800b39c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b390:	4b59      	ldr	r3, [pc, #356]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	4a58      	ldr	r2, [pc, #352]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b396:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b39a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f003 0308 	and.w	r3, r3, #8
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d005      	beq.n	800b3b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b3a8:	4b53      	ldr	r3, [pc, #332]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	4a52      	ldr	r2, [pc, #328]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b3b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b3b4:	4b50      	ldr	r3, [pc, #320]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	689b      	ldr	r3, [r3, #8]
 800b3c0:	494d      	ldr	r1, [pc, #308]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f003 0301 	and.w	r3, r3, #1
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d044      	beq.n	800b45c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	2b01      	cmp	r3, #1
 800b3d8:	d107      	bne.n	800b3ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b3da:	4b47      	ldr	r3, [pc, #284]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d119      	bne.n	800b41a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e07f      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	d003      	beq.n	800b3fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b3f6:	2b03      	cmp	r3, #3
 800b3f8:	d107      	bne.n	800b40a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b3fa:	4b3f      	ldr	r3, [pc, #252]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b402:	2b00      	cmp	r3, #0
 800b404:	d109      	bne.n	800b41a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e06f      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b40a:	4b3b      	ldr	r3, [pc, #236]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f003 0302 	and.w	r3, r3, #2
 800b412:	2b00      	cmp	r3, #0
 800b414:	d101      	bne.n	800b41a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b416:	2301      	movs	r3, #1
 800b418:	e067      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b41a:	4b37      	ldr	r3, [pc, #220]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b41c:	689b      	ldr	r3, [r3, #8]
 800b41e:	f023 0203 	bic.w	r2, r3, #3
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	685b      	ldr	r3, [r3, #4]
 800b426:	4934      	ldr	r1, [pc, #208]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b428:	4313      	orrs	r3, r2
 800b42a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b42c:	f7fd f8a8 	bl	8008580 <HAL_GetTick>
 800b430:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b432:	e00a      	b.n	800b44a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b434:	f7fd f8a4 	bl	8008580 <HAL_GetTick>
 800b438:	4602      	mov	r2, r0
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	1ad3      	subs	r3, r2, r3
 800b43e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b442:	4293      	cmp	r3, r2
 800b444:	d901      	bls.n	800b44a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b446:	2303      	movs	r3, #3
 800b448:	e04f      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b44a:	4b2b      	ldr	r3, [pc, #172]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	f003 020c 	and.w	r2, r3, #12
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	009b      	lsls	r3, r3, #2
 800b458:	429a      	cmp	r2, r3
 800b45a:	d1eb      	bne.n	800b434 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b45c:	4b25      	ldr	r3, [pc, #148]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 0307 	and.w	r3, r3, #7
 800b464:	683a      	ldr	r2, [r7, #0]
 800b466:	429a      	cmp	r2, r3
 800b468:	d20c      	bcs.n	800b484 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b46a:	4b22      	ldr	r3, [pc, #136]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b46c:	683a      	ldr	r2, [r7, #0]
 800b46e:	b2d2      	uxtb	r2, r2
 800b470:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b472:	4b20      	ldr	r3, [pc, #128]	@ (800b4f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 0307 	and.w	r3, r3, #7
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d001      	beq.n	800b484 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b480:	2301      	movs	r3, #1
 800b482:	e032      	b.n	800b4ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f003 0304 	and.w	r3, r3, #4
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d008      	beq.n	800b4a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b490:	4b19      	ldr	r3, [pc, #100]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	4916      	ldr	r1, [pc, #88]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f003 0308 	and.w	r3, r3, #8
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d009      	beq.n	800b4c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b4ae:	4b12      	ldr	r3, [pc, #72]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	691b      	ldr	r3, [r3, #16]
 800b4ba:	00db      	lsls	r3, r3, #3
 800b4bc:	490e      	ldr	r1, [pc, #56]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b4c2:	f000 f821 	bl	800b508 <HAL_RCC_GetSysClockFreq>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b4f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	091b      	lsrs	r3, r3, #4
 800b4ce:	f003 030f 	and.w	r3, r3, #15
 800b4d2:	490a      	ldr	r1, [pc, #40]	@ (800b4fc <HAL_RCC_ClockConfig+0x1c0>)
 800b4d4:	5ccb      	ldrb	r3, [r1, r3]
 800b4d6:	fa22 f303 	lsr.w	r3, r2, r3
 800b4da:	4a09      	ldr	r2, [pc, #36]	@ (800b500 <HAL_RCC_ClockConfig+0x1c4>)
 800b4dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800b4de:	4b09      	ldr	r3, [pc, #36]	@ (800b504 <HAL_RCC_ClockConfig+0x1c8>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f7fc fbd2 	bl	8007c8c <HAL_InitTick>

  return HAL_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3710      	adds	r7, #16
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	40023c00 	.word	0x40023c00
 800b4f8:	40023800 	.word	0x40023800
 800b4fc:	080147f4 	.word	0x080147f4
 800b500:	2000019c 	.word	0x2000019c
 800b504:	200001a0 	.word	0x200001a0

0800b508 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b50c:	b090      	sub	sp, #64	@ 0x40
 800b50e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b510:	2300      	movs	r3, #0
 800b512:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800b514:	2300      	movs	r3, #0
 800b516:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800b518:	2300      	movs	r3, #0
 800b51a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800b51c:	2300      	movs	r3, #0
 800b51e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b520:	4b59      	ldr	r3, [pc, #356]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	f003 030c 	and.w	r3, r3, #12
 800b528:	2b08      	cmp	r3, #8
 800b52a:	d00d      	beq.n	800b548 <HAL_RCC_GetSysClockFreq+0x40>
 800b52c:	2b08      	cmp	r3, #8
 800b52e:	f200 80a1 	bhi.w	800b674 <HAL_RCC_GetSysClockFreq+0x16c>
 800b532:	2b00      	cmp	r3, #0
 800b534:	d002      	beq.n	800b53c <HAL_RCC_GetSysClockFreq+0x34>
 800b536:	2b04      	cmp	r3, #4
 800b538:	d003      	beq.n	800b542 <HAL_RCC_GetSysClockFreq+0x3a>
 800b53a:	e09b      	b.n	800b674 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b53c:	4b53      	ldr	r3, [pc, #332]	@ (800b68c <HAL_RCC_GetSysClockFreq+0x184>)
 800b53e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b540:	e09b      	b.n	800b67a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b542:	4b53      	ldr	r3, [pc, #332]	@ (800b690 <HAL_RCC_GetSysClockFreq+0x188>)
 800b544:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b546:	e098      	b.n	800b67a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b548:	4b4f      	ldr	r3, [pc, #316]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b550:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b552:	4b4d      	ldr	r3, [pc, #308]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d028      	beq.n	800b5b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b55e:	4b4a      	ldr	r3, [pc, #296]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	099b      	lsrs	r3, r3, #6
 800b564:	2200      	movs	r2, #0
 800b566:	623b      	str	r3, [r7, #32]
 800b568:	627a      	str	r2, [r7, #36]	@ 0x24
 800b56a:	6a3b      	ldr	r3, [r7, #32]
 800b56c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b570:	2100      	movs	r1, #0
 800b572:	4b47      	ldr	r3, [pc, #284]	@ (800b690 <HAL_RCC_GetSysClockFreq+0x188>)
 800b574:	fb03 f201 	mul.w	r2, r3, r1
 800b578:	2300      	movs	r3, #0
 800b57a:	fb00 f303 	mul.w	r3, r0, r3
 800b57e:	4413      	add	r3, r2
 800b580:	4a43      	ldr	r2, [pc, #268]	@ (800b690 <HAL_RCC_GetSysClockFreq+0x188>)
 800b582:	fba0 1202 	umull	r1, r2, r0, r2
 800b586:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b588:	460a      	mov	r2, r1
 800b58a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b58c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b58e:	4413      	add	r3, r2
 800b590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b594:	2200      	movs	r2, #0
 800b596:	61bb      	str	r3, [r7, #24]
 800b598:	61fa      	str	r2, [r7, #28]
 800b59a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b59e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b5a2:	f7f5 fb21 	bl	8000be8 <__aeabi_uldivmod>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b5ae:	e053      	b.n	800b658 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5b0:	4b35      	ldr	r3, [pc, #212]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	099b      	lsrs	r3, r3, #6
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	613b      	str	r3, [r7, #16]
 800b5ba:	617a      	str	r2, [r7, #20]
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b5c2:	f04f 0b00 	mov.w	fp, #0
 800b5c6:	4652      	mov	r2, sl
 800b5c8:	465b      	mov	r3, fp
 800b5ca:	f04f 0000 	mov.w	r0, #0
 800b5ce:	f04f 0100 	mov.w	r1, #0
 800b5d2:	0159      	lsls	r1, r3, #5
 800b5d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b5d8:	0150      	lsls	r0, r2, #5
 800b5da:	4602      	mov	r2, r0
 800b5dc:	460b      	mov	r3, r1
 800b5de:	ebb2 080a 	subs.w	r8, r2, sl
 800b5e2:	eb63 090b 	sbc.w	r9, r3, fp
 800b5e6:	f04f 0200 	mov.w	r2, #0
 800b5ea:	f04f 0300 	mov.w	r3, #0
 800b5ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b5f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b5f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b5fa:	ebb2 0408 	subs.w	r4, r2, r8
 800b5fe:	eb63 0509 	sbc.w	r5, r3, r9
 800b602:	f04f 0200 	mov.w	r2, #0
 800b606:	f04f 0300 	mov.w	r3, #0
 800b60a:	00eb      	lsls	r3, r5, #3
 800b60c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b610:	00e2      	lsls	r2, r4, #3
 800b612:	4614      	mov	r4, r2
 800b614:	461d      	mov	r5, r3
 800b616:	eb14 030a 	adds.w	r3, r4, sl
 800b61a:	603b      	str	r3, [r7, #0]
 800b61c:	eb45 030b 	adc.w	r3, r5, fp
 800b620:	607b      	str	r3, [r7, #4]
 800b622:	f04f 0200 	mov.w	r2, #0
 800b626:	f04f 0300 	mov.w	r3, #0
 800b62a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b62e:	4629      	mov	r1, r5
 800b630:	028b      	lsls	r3, r1, #10
 800b632:	4621      	mov	r1, r4
 800b634:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b638:	4621      	mov	r1, r4
 800b63a:	028a      	lsls	r2, r1, #10
 800b63c:	4610      	mov	r0, r2
 800b63e:	4619      	mov	r1, r3
 800b640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b642:	2200      	movs	r2, #0
 800b644:	60bb      	str	r3, [r7, #8]
 800b646:	60fa      	str	r2, [r7, #12]
 800b648:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b64c:	f7f5 facc 	bl	8000be8 <__aeabi_uldivmod>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4613      	mov	r3, r2
 800b656:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800b658:	4b0b      	ldr	r3, [pc, #44]	@ (800b688 <HAL_RCC_GetSysClockFreq+0x180>)
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	0c1b      	lsrs	r3, r3, #16
 800b65e:	f003 0303 	and.w	r3, r3, #3
 800b662:	3301      	adds	r3, #1
 800b664:	005b      	lsls	r3, r3, #1
 800b666:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b668:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b670:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b672:	e002      	b.n	800b67a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b674:	4b05      	ldr	r3, [pc, #20]	@ (800b68c <HAL_RCC_GetSysClockFreq+0x184>)
 800b676:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3740      	adds	r7, #64	@ 0x40
 800b680:	46bd      	mov	sp, r7
 800b682:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b686:	bf00      	nop
 800b688:	40023800 	.word	0x40023800
 800b68c:	00f42400 	.word	0x00f42400
 800b690:	017d7840 	.word	0x017d7840

0800b694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b694:	b480      	push	{r7}
 800b696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b698:	4b03      	ldr	r3, [pc, #12]	@ (800b6a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b69a:	681b      	ldr	r3, [r3, #0]
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a4:	4770      	bx	lr
 800b6a6:	bf00      	nop
 800b6a8:	2000019c 	.word	0x2000019c

0800b6ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b6b0:	f7ff fff0 	bl	800b694 <HAL_RCC_GetHCLKFreq>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	4b05      	ldr	r3, [pc, #20]	@ (800b6cc <HAL_RCC_GetPCLK1Freq+0x20>)
 800b6b8:	689b      	ldr	r3, [r3, #8]
 800b6ba:	0a9b      	lsrs	r3, r3, #10
 800b6bc:	f003 0307 	and.w	r3, r3, #7
 800b6c0:	4903      	ldr	r1, [pc, #12]	@ (800b6d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b6c2:	5ccb      	ldrb	r3, [r1, r3]
 800b6c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	bd80      	pop	{r7, pc}
 800b6cc:	40023800 	.word	0x40023800
 800b6d0:	08014804 	.word	0x08014804

0800b6d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b6d8:	f7ff ffdc 	bl	800b694 <HAL_RCC_GetHCLKFreq>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	4b05      	ldr	r3, [pc, #20]	@ (800b6f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	0b5b      	lsrs	r3, r3, #13
 800b6e4:	f003 0307 	and.w	r3, r3, #7
 800b6e8:	4903      	ldr	r1, [pc, #12]	@ (800b6f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b6ea:	5ccb      	ldrb	r3, [r1, r3]
 800b6ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	bd80      	pop	{r7, pc}
 800b6f4:	40023800 	.word	0x40023800
 800b6f8:	08014804 	.word	0x08014804

0800b6fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	220f      	movs	r2, #15
 800b70a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b70c:	4b12      	ldr	r3, [pc, #72]	@ (800b758 <HAL_RCC_GetClockConfig+0x5c>)
 800b70e:	689b      	ldr	r3, [r3, #8]
 800b710:	f003 0203 	and.w	r2, r3, #3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b718:	4b0f      	ldr	r3, [pc, #60]	@ (800b758 <HAL_RCC_GetClockConfig+0x5c>)
 800b71a:	689b      	ldr	r3, [r3, #8]
 800b71c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b724:	4b0c      	ldr	r3, [pc, #48]	@ (800b758 <HAL_RCC_GetClockConfig+0x5c>)
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b730:	4b09      	ldr	r3, [pc, #36]	@ (800b758 <HAL_RCC_GetClockConfig+0x5c>)
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	08db      	lsrs	r3, r3, #3
 800b736:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b73e:	4b07      	ldr	r3, [pc, #28]	@ (800b75c <HAL_RCC_GetClockConfig+0x60>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f003 0207 	and.w	r2, r3, #7
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	601a      	str	r2, [r3, #0]
}
 800b74a:	bf00      	nop
 800b74c:	370c      	adds	r7, #12
 800b74e:	46bd      	mov	sp, r7
 800b750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	40023800 	.word	0x40023800
 800b75c:	40023c00 	.word	0x40023c00

0800b760 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b086      	sub	sp, #24
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b768:	2300      	movs	r3, #0
 800b76a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b76c:	2300      	movs	r3, #0
 800b76e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f003 0301 	and.w	r3, r3, #1
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d105      	bne.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b784:	2b00      	cmp	r3, #0
 800b786:	d035      	beq.n	800b7f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b788:	4b62      	ldr	r3, [pc, #392]	@ (800b914 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b78e:	f7fc fef7 	bl	8008580 <HAL_GetTick>
 800b792:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b794:	e008      	b.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b796:	f7fc fef3 	bl	8008580 <HAL_GetTick>
 800b79a:	4602      	mov	r2, r0
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	1ad3      	subs	r3, r2, r3
 800b7a0:	2b02      	cmp	r3, #2
 800b7a2:	d901      	bls.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b7a4:	2303      	movs	r3, #3
 800b7a6:	e0b0      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b7a8:	4b5b      	ldr	r3, [pc, #364]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1f0      	bne.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	019a      	lsls	r2, r3, #6
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	071b      	lsls	r3, r3, #28
 800b7c0:	4955      	ldr	r1, [pc, #340]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b7c8:	4b52      	ldr	r3, [pc, #328]	@ (800b914 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b7ce:	f7fc fed7 	bl	8008580 <HAL_GetTick>
 800b7d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b7d4:	e008      	b.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b7d6:	f7fc fed3 	bl	8008580 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d901      	bls.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e090      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b7e8:	4b4b      	ldr	r3, [pc, #300]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d0f0      	beq.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f003 0302 	and.w	r3, r3, #2
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	f000 8083 	beq.w	800b908 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b802:	2300      	movs	r3, #0
 800b804:	60fb      	str	r3, [r7, #12]
 800b806:	4b44      	ldr	r3, [pc, #272]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b80a:	4a43      	ldr	r2, [pc, #268]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b80c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b810:	6413      	str	r3, [r2, #64]	@ 0x40
 800b812:	4b41      	ldr	r3, [pc, #260]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b81a:	60fb      	str	r3, [r7, #12]
 800b81c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b81e:	4b3f      	ldr	r3, [pc, #252]	@ (800b91c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a3e      	ldr	r2, [pc, #248]	@ (800b91c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b828:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b82a:	f7fc fea9 	bl	8008580 <HAL_GetTick>
 800b82e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b830:	e008      	b.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b832:	f7fc fea5 	bl	8008580 <HAL_GetTick>
 800b836:	4602      	mov	r2, r0
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	1ad3      	subs	r3, r2, r3
 800b83c:	2b02      	cmp	r3, #2
 800b83e:	d901      	bls.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b840:	2303      	movs	r3, #3
 800b842:	e062      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b844:	4b35      	ldr	r3, [pc, #212]	@ (800b91c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d0f0      	beq.n	800b832 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b850:	4b31      	ldr	r3, [pc, #196]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b854:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b858:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d02f      	beq.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b868:	693a      	ldr	r2, [r7, #16]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d028      	beq.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b86e:	4b2a      	ldr	r3, [pc, #168]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b876:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b878:	4b29      	ldr	r3, [pc, #164]	@ (800b920 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b87a:	2201      	movs	r2, #1
 800b87c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b87e:	4b28      	ldr	r3, [pc, #160]	@ (800b920 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b880:	2200      	movs	r2, #0
 800b882:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b884:	4a24      	ldr	r2, [pc, #144]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b88a:	4b23      	ldr	r3, [pc, #140]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b88c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b88e:	f003 0301 	and.w	r3, r3, #1
 800b892:	2b01      	cmp	r3, #1
 800b894:	d114      	bne.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b896:	f7fc fe73 	bl	8008580 <HAL_GetTick>
 800b89a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b89c:	e00a      	b.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b89e:	f7fc fe6f 	bl	8008580 <HAL_GetTick>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	1ad3      	subs	r3, r2, r3
 800b8a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	d901      	bls.n	800b8b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b8b0:	2303      	movs	r3, #3
 800b8b2:	e02a      	b.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b8b4:	4b18      	ldr	r3, [pc, #96]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b8:	f003 0302 	and.w	r3, r3, #2
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d0ee      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b8cc:	d10d      	bne.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b8ce:	4b12      	ldr	r3, [pc, #72]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8d0:	689b      	ldr	r3, [r3, #8]
 800b8d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	68db      	ldr	r3, [r3, #12]
 800b8da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b8de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b8e2:	490d      	ldr	r1, [pc, #52]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8e4:	4313      	orrs	r3, r2
 800b8e6:	608b      	str	r3, [r1, #8]
 800b8e8:	e005      	b.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8ec:	689b      	ldr	r3, [r3, #8]
 800b8ee:	4a0a      	ldr	r2, [pc, #40]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8f0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b8f4:	6093      	str	r3, [r2, #8]
 800b8f6:	4b08      	ldr	r3, [pc, #32]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b902:	4905      	ldr	r1, [pc, #20]	@ (800b918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b904:	4313      	orrs	r3, r2
 800b906:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3718      	adds	r7, #24
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
 800b912:	bf00      	nop
 800b914:	42470068 	.word	0x42470068
 800b918:	40023800 	.word	0x40023800
 800b91c:	40007000 	.word	0x40007000
 800b920:	42470e40 	.word	0x42470e40

0800b924 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d101      	bne.n	800b93a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e073      	b.n	800ba22 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	7f5b      	ldrb	r3, [r3, #29]
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	2b00      	cmp	r3, #0
 800b942:	d105      	bne.n	800b950 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2200      	movs	r2, #0
 800b948:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f7fc f8ca 	bl	8007ae4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2202      	movs	r2, #2
 800b954:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	68db      	ldr	r3, [r3, #12]
 800b95c:	f003 0310 	and.w	r3, r3, #16
 800b960:	2b10      	cmp	r3, #16
 800b962:	d055      	beq.n	800ba10 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	22ca      	movs	r2, #202	@ 0xca
 800b96a:	625a      	str	r2, [r3, #36]	@ 0x24
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2253      	movs	r2, #83	@ 0x53
 800b972:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 f92b 	bl	800bbd0 <RTC_EnterInitMode>
 800b97a:	4603      	mov	r3, r0
 800b97c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b97e:	7bfb      	ldrb	r3, [r7, #15]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d12c      	bne.n	800b9de <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	687a      	ldr	r2, [r7, #4]
 800b98c:	6812      	ldr	r2, [r2, #0]
 800b98e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b996:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	6899      	ldr	r1, [r3, #8]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	685a      	ldr	r2, [r3, #4]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	691b      	ldr	r3, [r3, #16]
 800b9a6:	431a      	orrs	r2, r3
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	695b      	ldr	r3, [r3, #20]
 800b9ac:	431a      	orrs	r2, r3
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	430a      	orrs	r2, r1
 800b9b4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	68d2      	ldr	r2, [r2, #12]
 800b9be:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	6919      	ldr	r1, [r3, #16]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	689b      	ldr	r3, [r3, #8]
 800b9ca:	041a      	lsls	r2, r3, #16
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	430a      	orrs	r2, r1
 800b9d2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b9d4:	6878      	ldr	r0, [r7, #4]
 800b9d6:	f000 f932 	bl	800bc3e <RTC_ExitInitMode>
 800b9da:	4603      	mov	r3, r0
 800b9dc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b9de:	7bfb      	ldrb	r3, [r7, #15]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d110      	bne.n	800ba06 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b9f2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	699a      	ldr	r2, [r3, #24]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	430a      	orrs	r2, r1
 800ba04:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	22ff      	movs	r2, #255	@ 0xff
 800ba0c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ba0e:	e001      	b.n	800ba14 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800ba10:	2300      	movs	r3, #0
 800ba12:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800ba14:	7bfb      	ldrb	r3, [r7, #15]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d102      	bne.n	800ba20 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800ba20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}

0800ba2a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ba2a:	b580      	push	{r7, lr}
 800ba2c:	b086      	sub	sp, #24
 800ba2e:	af00      	add	r7, sp, #0
 800ba30:	60f8      	str	r0, [r7, #12]
 800ba32:	60b9      	str	r1, [r7, #8]
 800ba34:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ba36:	2300      	movs	r3, #0
 800ba38:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	691b      	ldr	r3, [r3, #16]
 800ba4a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800ba5c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800ba60:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	0c1b      	lsrs	r3, r3, #16
 800ba66:	b2db      	uxtb	r3, r3
 800ba68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ba6c:	b2da      	uxtb	r2, r3
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	0a1b      	lsrs	r3, r3, #8
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	b2db      	uxtb	r3, r3
 800ba86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba8a:	b2da      	uxtb	r2, r3
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	0d9b      	lsrs	r3, r3, #22
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	f003 0301 	and.w	r3, r3, #1
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d11a      	bne.n	800badc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	4618      	mov	r0, r3
 800baac:	f000 f8ec 	bl	800bc88 <RTC_Bcd2ToByte>
 800bab0:	4603      	mov	r3, r0
 800bab2:	461a      	mov	r2, r3
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	785b      	ldrb	r3, [r3, #1]
 800babc:	4618      	mov	r0, r3
 800babe:	f000 f8e3 	bl	800bc88 <RTC_Bcd2ToByte>
 800bac2:	4603      	mov	r3, r0
 800bac4:	461a      	mov	r2, r3
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	789b      	ldrb	r3, [r3, #2]
 800bace:	4618      	mov	r0, r3
 800bad0:	f000 f8da 	bl	800bc88 <RTC_Bcd2ToByte>
 800bad4:	4603      	mov	r3, r0
 800bad6:	461a      	mov	r2, r3
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800badc:	2300      	movs	r3, #0
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3718      	adds	r7, #24
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}

0800bae6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bae6:	b580      	push	{r7, lr}
 800bae8:	b086      	sub	sp, #24
 800baea:	af00      	add	r7, sp, #0
 800baec:	60f8      	str	r0, [r7, #12]
 800baee:	60b9      	str	r1, [r7, #8]
 800baf0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800baf2:	2300      	movs	r3, #0
 800baf4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bb00:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800bb04:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	0c1b      	lsrs	r3, r3, #16
 800bb0a:	b2da      	uxtb	r2, r3
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	0a1b      	lsrs	r3, r3, #8
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	f003 031f 	and.w	r3, r3, #31
 800bb1a:	b2da      	uxtb	r2, r3
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	0b5b      	lsrs	r3, r3, #13
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	f003 0307 	and.w	r3, r3, #7
 800bb38:	b2da      	uxtb	r2, r3
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d11a      	bne.n	800bb7a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	78db      	ldrb	r3, [r3, #3]
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f000 f89d 	bl	800bc88 <RTC_Bcd2ToByte>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	461a      	mov	r2, r3
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	785b      	ldrb	r3, [r3, #1]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f000 f894 	bl	800bc88 <RTC_Bcd2ToByte>
 800bb60:	4603      	mov	r3, r0
 800bb62:	461a      	mov	r2, r3
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	789b      	ldrb	r3, [r3, #2]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f000 f88b 	bl	800bc88 <RTC_Bcd2ToByte>
 800bb72:	4603      	mov	r3, r0
 800bb74:	461a      	mov	r2, r3
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800bb7a:	2300      	movs	r3, #0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3718      	adds	r7, #24
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	4a0d      	ldr	r2, [pc, #52]	@ (800bbcc <HAL_RTC_WaitForSynchro+0x48>)
 800bb96:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bb98:	f7fc fcf2 	bl	8008580 <HAL_GetTick>
 800bb9c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bb9e:	e009      	b.n	800bbb4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bba0:	f7fc fcee 	bl	8008580 <HAL_GetTick>
 800bba4:	4602      	mov	r2, r0
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	1ad3      	subs	r3, r2, r3
 800bbaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bbae:	d901      	bls.n	800bbb4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	e007      	b.n	800bbc4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	68db      	ldr	r3, [r3, #12]
 800bbba:	f003 0320 	and.w	r3, r3, #32
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d0ee      	beq.n	800bba0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800bbc2:	2300      	movs	r3, #0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3710      	adds	r7, #16
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}
 800bbcc:	00017f5f 	.word	0x00017f5f

0800bbd0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b084      	sub	sp, #16
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d122      	bne.n	800bc34 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	68da      	ldr	r2, [r3, #12]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bbfc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bbfe:	f7fc fcbf 	bl	8008580 <HAL_GetTick>
 800bc02:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bc04:	e00c      	b.n	800bc20 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bc06:	f7fc fcbb 	bl	8008580 <HAL_GetTick>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	1ad3      	subs	r3, r2, r3
 800bc10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc14:	d904      	bls.n	800bc20 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2204      	movs	r2, #4
 800bc1a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d102      	bne.n	800bc34 <RTC_EnterInitMode+0x64>
 800bc2e:	7bfb      	ldrb	r3, [r7, #15]
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	d1e8      	bne.n	800bc06 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800bc34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3710      	adds	r7, #16
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}

0800bc3e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bc3e:	b580      	push	{r7, lr}
 800bc40:	b084      	sub	sp, #16
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc46:	2300      	movs	r3, #0
 800bc48:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	68da      	ldr	r2, [r3, #12]
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bc58:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	f003 0320 	and.w	r3, r3, #32
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d10a      	bne.n	800bc7e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f7ff ff8b 	bl	800bb84 <HAL_RTC_WaitForSynchro>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d004      	beq.n	800bc7e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2204      	movs	r2, #4
 800bc78:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800bc7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3710      	adds	r7, #16
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	4603      	mov	r3, r0
 800bc90:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800bc92:	2300      	movs	r3, #0
 800bc94:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800bc96:	79fb      	ldrb	r3, [r7, #7]
 800bc98:	091b      	lsrs	r3, r3, #4
 800bc9a:	b2db      	uxtb	r3, r3
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	4613      	mov	r3, r2
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	4413      	add	r3, r2
 800bca4:	005b      	lsls	r3, r3, #1
 800bca6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	b2da      	uxtb	r2, r3
 800bcac:	79fb      	ldrb	r3, [r7, #7]
 800bcae:	f003 030f 	and.w	r3, r3, #15
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	4413      	add	r3, r2
 800bcb6:	b2db      	uxtb	r3, r3
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3714      	adds	r7, #20
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc2:	4770      	bx	lr

0800bcc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d101      	bne.n	800bcd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	e07b      	b.n	800bdce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d108      	bne.n	800bcf0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bce6:	d009      	beq.n	800bcfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	61da      	str	r2, [r3, #28]
 800bcee:	e005      	b.n	800bcfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bd08:	b2db      	uxtb	r3, r3
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d106      	bne.n	800bd1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f7fb ff44 	bl	8007ba4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2202      	movs	r2, #2
 800bd20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	681a      	ldr	r2, [r3, #0]
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bd32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	689b      	ldr	r3, [r3, #8]
 800bd40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bd44:	431a      	orrs	r2, r3
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	68db      	ldr	r3, [r3, #12]
 800bd4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd4e:	431a      	orrs	r2, r3
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	691b      	ldr	r3, [r3, #16]
 800bd54:	f003 0302 	and.w	r3, r3, #2
 800bd58:	431a      	orrs	r2, r3
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	695b      	ldr	r3, [r3, #20]
 800bd5e:	f003 0301 	and.w	r3, r3, #1
 800bd62:	431a      	orrs	r2, r3
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	699b      	ldr	r3, [r3, #24]
 800bd68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd6c:	431a      	orrs	r2, r3
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	69db      	ldr	r3, [r3, #28]
 800bd72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd76:	431a      	orrs	r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	6a1b      	ldr	r3, [r3, #32]
 800bd7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd80:	ea42 0103 	orr.w	r1, r2, r3
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd88:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	430a      	orrs	r2, r1
 800bd92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	0c1b      	lsrs	r3, r3, #16
 800bd9a:	f003 0104 	and.w	r1, r3, #4
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bda2:	f003 0210 	and.w	r2, r3, #16
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	430a      	orrs	r2, r1
 800bdac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	69da      	ldr	r2, [r3, #28]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bdbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800bdcc:	2300      	movs	r3, #0
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3708      	adds	r7, #8
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}

0800bdd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bdd6:	b580      	push	{r7, lr}
 800bdd8:	b088      	sub	sp, #32
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	60f8      	str	r0, [r7, #12]
 800bdde:	60b9      	str	r1, [r7, #8]
 800bde0:	603b      	str	r3, [r7, #0]
 800bde2:	4613      	mov	r3, r2
 800bde4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bde6:	f7fc fbcb 	bl	8008580 <HAL_GetTick>
 800bdea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bdec:	88fb      	ldrh	r3, [r7, #6]
 800bdee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	2b01      	cmp	r3, #1
 800bdfa:	d001      	beq.n	800be00 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bdfc:	2302      	movs	r3, #2
 800bdfe:	e12a      	b.n	800c056 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d002      	beq.n	800be0c <HAL_SPI_Transmit+0x36>
 800be06:	88fb      	ldrh	r3, [r7, #6]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800be0c:	2301      	movs	r3, #1
 800be0e:	e122      	b.n	800c056 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800be16:	2b01      	cmp	r3, #1
 800be18:	d101      	bne.n	800be1e <HAL_SPI_Transmit+0x48>
 800be1a:	2302      	movs	r3, #2
 800be1c:	e11b      	b.n	800c056 <HAL_SPI_Transmit+0x280>
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	2201      	movs	r2, #1
 800be22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2203      	movs	r2, #3
 800be2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2200      	movs	r2, #0
 800be32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	68ba      	ldr	r2, [r7, #8]
 800be38:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	88fa      	ldrh	r2, [r7, #6]
 800be3e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	88fa      	ldrh	r2, [r7, #6]
 800be44:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2200      	movs	r2, #0
 800be4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2200      	movs	r2, #0
 800be50:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	2200      	movs	r2, #0
 800be56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2200      	movs	r2, #0
 800be5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2200      	movs	r2, #0
 800be62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be6c:	d10f      	bne.n	800be8e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800be8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be98:	2b40      	cmp	r3, #64	@ 0x40
 800be9a:	d007      	beq.n	800beac <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800beaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800beb4:	d152      	bne.n	800bf5c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	685b      	ldr	r3, [r3, #4]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d002      	beq.n	800bec4 <HAL_SPI_Transmit+0xee>
 800bebe:	8b7b      	ldrh	r3, [r7, #26]
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	d145      	bne.n	800bf50 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bec8:	881a      	ldrh	r2, [r3, #0]
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bed4:	1c9a      	adds	r2, r3, #2
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bede:	b29b      	uxth	r3, r3
 800bee0:	3b01      	subs	r3, #1
 800bee2:	b29a      	uxth	r2, r3
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bee8:	e032      	b.n	800bf50 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	689b      	ldr	r3, [r3, #8]
 800bef0:	f003 0302 	and.w	r3, r3, #2
 800bef4:	2b02      	cmp	r3, #2
 800bef6:	d112      	bne.n	800bf1e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800befc:	881a      	ldrh	r2, [r3, #0]
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf08:	1c9a      	adds	r2, r3, #2
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bf12:	b29b      	uxth	r3, r3
 800bf14:	3b01      	subs	r3, #1
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800bf1c:	e018      	b.n	800bf50 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf1e:	f7fc fb2f 	bl	8008580 <HAL_GetTick>
 800bf22:	4602      	mov	r2, r0
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	1ad3      	subs	r3, r2, r3
 800bf28:	683a      	ldr	r2, [r7, #0]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d803      	bhi.n	800bf36 <HAL_SPI_Transmit+0x160>
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf34:	d102      	bne.n	800bf3c <HAL_SPI_Transmit+0x166>
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d109      	bne.n	800bf50 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bf4c:	2303      	movs	r3, #3
 800bf4e:	e082      	b.n	800c056 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d1c7      	bne.n	800beea <HAL_SPI_Transmit+0x114>
 800bf5a:	e053      	b.n	800c004 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d002      	beq.n	800bf6a <HAL_SPI_Transmit+0x194>
 800bf64:	8b7b      	ldrh	r3, [r7, #26]
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d147      	bne.n	800bffa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	330c      	adds	r3, #12
 800bf74:	7812      	ldrb	r2, [r2, #0]
 800bf76:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf7c:	1c5a      	adds	r2, r3, #1
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	3b01      	subs	r3, #1
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800bf90:	e033      	b.n	800bffa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	f003 0302 	and.w	r3, r3, #2
 800bf9c:	2b02      	cmp	r3, #2
 800bf9e:	d113      	bne.n	800bfc8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	330c      	adds	r3, #12
 800bfaa:	7812      	ldrb	r2, [r2, #0]
 800bfac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfb2:	1c5a      	adds	r2, r3, #1
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	3b01      	subs	r3, #1
 800bfc0:	b29a      	uxth	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	86da      	strh	r2, [r3, #54]	@ 0x36
 800bfc6:	e018      	b.n	800bffa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bfc8:	f7fc fada 	bl	8008580 <HAL_GetTick>
 800bfcc:	4602      	mov	r2, r0
 800bfce:	69fb      	ldr	r3, [r7, #28]
 800bfd0:	1ad3      	subs	r3, r2, r3
 800bfd2:	683a      	ldr	r2, [r7, #0]
 800bfd4:	429a      	cmp	r2, r3
 800bfd6:	d803      	bhi.n	800bfe0 <HAL_SPI_Transmit+0x20a>
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfde:	d102      	bne.n	800bfe6 <HAL_SPI_Transmit+0x210>
 800bfe0:	683b      	ldr	r3, [r7, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d109      	bne.n	800bffa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800bff6:	2303      	movs	r3, #3
 800bff8:	e02d      	b.n	800c056 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bffe:	b29b      	uxth	r3, r3
 800c000:	2b00      	cmp	r3, #0
 800c002:	d1c6      	bne.n	800bf92 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c004:	69fa      	ldr	r2, [r7, #28]
 800c006:	6839      	ldr	r1, [r7, #0]
 800c008:	68f8      	ldr	r0, [r7, #12]
 800c00a:	f000 f8b1 	bl	800c170 <SPI_EndRxTxTransaction>
 800c00e:	4603      	mov	r3, r0
 800c010:	2b00      	cmp	r3, #0
 800c012:	d002      	beq.n	800c01a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	2220      	movs	r2, #32
 800c018:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	689b      	ldr	r3, [r3, #8]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d10a      	bne.n	800c038 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c022:	2300      	movs	r3, #0
 800c024:	617b      	str	r3, [r7, #20]
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	617b      	str	r3, [r7, #20]
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	689b      	ldr	r3, [r3, #8]
 800c034:	617b      	str	r3, [r7, #20]
 800c036:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	2200      	movs	r2, #0
 800c044:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d001      	beq.n	800c054 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	e000      	b.n	800c056 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800c054:	2300      	movs	r3, #0
  }
}
 800c056:	4618      	mov	r0, r3
 800c058:	3720      	adds	r7, #32
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}
	...

0800c060 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b088      	sub	sp, #32
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	603b      	str	r3, [r7, #0]
 800c06c:	4613      	mov	r3, r2
 800c06e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c070:	f7fc fa86 	bl	8008580 <HAL_GetTick>
 800c074:	4602      	mov	r2, r0
 800c076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c078:	1a9b      	subs	r3, r3, r2
 800c07a:	683a      	ldr	r2, [r7, #0]
 800c07c:	4413      	add	r3, r2
 800c07e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c080:	f7fc fa7e 	bl	8008580 <HAL_GetTick>
 800c084:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c086:	4b39      	ldr	r3, [pc, #228]	@ (800c16c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	015b      	lsls	r3, r3, #5
 800c08c:	0d1b      	lsrs	r3, r3, #20
 800c08e:	69fa      	ldr	r2, [r7, #28]
 800c090:	fb02 f303 	mul.w	r3, r2, r3
 800c094:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c096:	e054      	b.n	800c142 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c09e:	d050      	beq.n	800c142 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c0a0:	f7fc fa6e 	bl	8008580 <HAL_GetTick>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	69bb      	ldr	r3, [r7, #24]
 800c0a8:	1ad3      	subs	r3, r2, r3
 800c0aa:	69fa      	ldr	r2, [r7, #28]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d902      	bls.n	800c0b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d13d      	bne.n	800c132 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	685a      	ldr	r2, [r3, #4]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c0c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c0ce:	d111      	bne.n	800c0f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c0d8:	d004      	beq.n	800c0e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c0e2:	d107      	bne.n	800c0f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	681a      	ldr	r2, [r3, #0]
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c0f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c0fc:	d10f      	bne.n	800c11e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c10c:	601a      	str	r2, [r3, #0]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c11c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2201      	movs	r2, #1
 800c122:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2200      	movs	r2, #0
 800c12a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800c12e:	2303      	movs	r3, #3
 800c130:	e017      	b.n	800c162 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d101      	bne.n	800c13c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c138:	2300      	movs	r3, #0
 800c13a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	3b01      	subs	r3, #1
 800c140:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	689a      	ldr	r2, [r3, #8]
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	4013      	ands	r3, r2
 800c14c:	68ba      	ldr	r2, [r7, #8]
 800c14e:	429a      	cmp	r2, r3
 800c150:	bf0c      	ite	eq
 800c152:	2301      	moveq	r3, #1
 800c154:	2300      	movne	r3, #0
 800c156:	b2db      	uxtb	r3, r3
 800c158:	461a      	mov	r2, r3
 800c15a:	79fb      	ldrb	r3, [r7, #7]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d19b      	bne.n	800c098 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	4618      	mov	r0, r3
 800c164:	3720      	adds	r7, #32
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}
 800c16a:	bf00      	nop
 800c16c:	2000019c 	.word	0x2000019c

0800c170 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b088      	sub	sp, #32
 800c174:	af02      	add	r7, sp, #8
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	9300      	str	r3, [sp, #0]
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	2201      	movs	r2, #1
 800c184:	2102      	movs	r1, #2
 800c186:	68f8      	ldr	r0, [r7, #12]
 800c188:	f7ff ff6a 	bl	800c060 <SPI_WaitFlagStateUntilTimeout>
 800c18c:	4603      	mov	r3, r0
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d007      	beq.n	800c1a2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c196:	f043 0220 	orr.w	r2, r3, #32
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c19e:	2303      	movs	r3, #3
 800c1a0:	e032      	b.n	800c208 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800c210 <SPI_EndRxTxTransaction+0xa0>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	4a1b      	ldr	r2, [pc, #108]	@ (800c214 <SPI_EndRxTxTransaction+0xa4>)
 800c1a8:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ac:	0d5b      	lsrs	r3, r3, #21
 800c1ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c1b2:	fb02 f303 	mul.w	r3, r2, r3
 800c1b6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c1c0:	d112      	bne.n	800c1e8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	9300      	str	r3, [sp, #0]
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	2180      	movs	r1, #128	@ 0x80
 800c1cc:	68f8      	ldr	r0, [r7, #12]
 800c1ce:	f7ff ff47 	bl	800c060 <SPI_WaitFlagStateUntilTimeout>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d016      	beq.n	800c206 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1dc:	f043 0220 	orr.w	r2, r3, #32
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c1e4:	2303      	movs	r3, #3
 800c1e6:	e00f      	b.n	800c208 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00a      	beq.n	800c204 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	3b01      	subs	r3, #1
 800c1f2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	689b      	ldr	r3, [r3, #8]
 800c1fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1fe:	2b80      	cmp	r3, #128	@ 0x80
 800c200:	d0f2      	beq.n	800c1e8 <SPI_EndRxTxTransaction+0x78>
 800c202:	e000      	b.n	800c206 <SPI_EndRxTxTransaction+0x96>
        break;
 800c204:	bf00      	nop
  }

  return HAL_OK;
 800c206:	2300      	movs	r3, #0
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3718      	adds	r7, #24
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}
 800c210:	2000019c 	.word	0x2000019c
 800c214:	165e9f81 	.word	0x165e9f81

0800c218 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b082      	sub	sp, #8
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d101      	bne.n	800c22a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c226:	2301      	movs	r3, #1
 800c228:	e041      	b.n	800c2ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c230:	b2db      	uxtb	r3, r3
 800c232:	2b00      	cmp	r3, #0
 800c234:	d106      	bne.n	800c244 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f7fb ff1c 	bl	800807c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2202      	movs	r2, #2
 800c248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	3304      	adds	r3, #4
 800c254:	4619      	mov	r1, r3
 800c256:	4610      	mov	r0, r2
 800c258:	f000 fa7e 	bl	800c758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2201      	movs	r2, #1
 800c260:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2201      	movs	r2, #1
 800c268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2201      	movs	r2, #1
 800c270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2201      	movs	r2, #1
 800c278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2201      	movs	r2, #1
 800c288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2201      	movs	r2, #1
 800c290:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2201      	movs	r2, #1
 800c298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2201      	movs	r2, #1
 800c2a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2201      	movs	r2, #1
 800c2a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c2ac:	2300      	movs	r3, #0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3708      	adds	r7, #8
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
	...

0800c2b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b085      	sub	sp, #20
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d001      	beq.n	800c2d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	e04e      	b.n	800c36e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2202      	movs	r2, #2
 800c2d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	68da      	ldr	r2, [r3, #12]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f042 0201 	orr.w	r2, r2, #1
 800c2e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a23      	ldr	r2, [pc, #140]	@ (800c37c <HAL_TIM_Base_Start_IT+0xc4>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d022      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2fa:	d01d      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4a1f      	ldr	r2, [pc, #124]	@ (800c380 <HAL_TIM_Base_Start_IT+0xc8>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d018      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	4a1e      	ldr	r2, [pc, #120]	@ (800c384 <HAL_TIM_Base_Start_IT+0xcc>)
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d013      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a1c      	ldr	r2, [pc, #112]	@ (800c388 <HAL_TIM_Base_Start_IT+0xd0>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d00e      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4a1b      	ldr	r2, [pc, #108]	@ (800c38c <HAL_TIM_Base_Start_IT+0xd4>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d009      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4a19      	ldr	r2, [pc, #100]	@ (800c390 <HAL_TIM_Base_Start_IT+0xd8>)
 800c32a:	4293      	cmp	r3, r2
 800c32c:	d004      	beq.n	800c338 <HAL_TIM_Base_Start_IT+0x80>
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4a18      	ldr	r2, [pc, #96]	@ (800c394 <HAL_TIM_Base_Start_IT+0xdc>)
 800c334:	4293      	cmp	r3, r2
 800c336:	d111      	bne.n	800c35c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	689b      	ldr	r3, [r3, #8]
 800c33e:	f003 0307 	and.w	r3, r3, #7
 800c342:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	2b06      	cmp	r3, #6
 800c348:	d010      	beq.n	800c36c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f042 0201 	orr.w	r2, r2, #1
 800c358:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c35a:	e007      	b.n	800c36c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681a      	ldr	r2, [r3, #0]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f042 0201 	orr.w	r2, r2, #1
 800c36a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c36c:	2300      	movs	r3, #0
}
 800c36e:	4618      	mov	r0, r3
 800c370:	3714      	adds	r7, #20
 800c372:	46bd      	mov	sp, r7
 800c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	40010000 	.word	0x40010000
 800c380:	40000400 	.word	0x40000400
 800c384:	40000800 	.word	0x40000800
 800c388:	40000c00 	.word	0x40000c00
 800c38c:	40010400 	.word	0x40010400
 800c390:	40014000 	.word	0x40014000
 800c394:	40001800 	.word	0x40001800

0800c398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b084      	sub	sp, #16
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	68db      	ldr	r3, [r3, #12]
 800c3a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	691b      	ldr	r3, [r3, #16]
 800c3ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	f003 0302 	and.w	r3, r3, #2
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d020      	beq.n	800c3fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f003 0302 	and.w	r3, r3, #2
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d01b      	beq.n	800c3fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f06f 0202 	mvn.w	r2, #2
 800c3cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2201      	movs	r2, #1
 800c3d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	699b      	ldr	r3, [r3, #24]
 800c3da:	f003 0303 	and.w	r3, r3, #3
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d003      	beq.n	800c3ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 f999 	bl	800c71a <HAL_TIM_IC_CaptureCallback>
 800c3e8:	e005      	b.n	800c3f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f000 f98b 	bl	800c706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f000 f99c 	bl	800c72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	f003 0304 	and.w	r3, r3, #4
 800c402:	2b00      	cmp	r3, #0
 800c404:	d020      	beq.n	800c448 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f003 0304 	and.w	r3, r3, #4
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d01b      	beq.n	800c448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f06f 0204 	mvn.w	r2, #4
 800c418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2202      	movs	r2, #2
 800c41e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	699b      	ldr	r3, [r3, #24]
 800c426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d003      	beq.n	800c436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c42e:	6878      	ldr	r0, [r7, #4]
 800c430:	f000 f973 	bl	800c71a <HAL_TIM_IC_CaptureCallback>
 800c434:	e005      	b.n	800c442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 f965 	bl	800c706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 f976 	bl	800c72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2200      	movs	r2, #0
 800c446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	f003 0308 	and.w	r3, r3, #8
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d020      	beq.n	800c494 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f003 0308 	and.w	r3, r3, #8
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d01b      	beq.n	800c494 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f06f 0208 	mvn.w	r2, #8
 800c464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2204      	movs	r2, #4
 800c46a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	69db      	ldr	r3, [r3, #28]
 800c472:	f003 0303 	and.w	r3, r3, #3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d003      	beq.n	800c482 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 f94d 	bl	800c71a <HAL_TIM_IC_CaptureCallback>
 800c480:	e005      	b.n	800c48e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f000 f93f 	bl	800c706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 f950 	bl	800c72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	f003 0310 	and.w	r3, r3, #16
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d020      	beq.n	800c4e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f003 0310 	and.w	r3, r3, #16
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d01b      	beq.n	800c4e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f06f 0210 	mvn.w	r2, #16
 800c4b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2208      	movs	r2, #8
 800c4b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	69db      	ldr	r3, [r3, #28]
 800c4be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d003      	beq.n	800c4ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f000 f927 	bl	800c71a <HAL_TIM_IC_CaptureCallback>
 800c4cc:	e005      	b.n	800c4da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f000 f919 	bl	800c706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f000 f92a 	bl	800c72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	2200      	movs	r2, #0
 800c4de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	f003 0301 	and.w	r3, r3, #1
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d00c      	beq.n	800c504 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f003 0301 	and.w	r3, r3, #1
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d007      	beq.n	800c504 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f06f 0201 	mvn.w	r2, #1
 800c4fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7fb fab2 	bl	8007a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00c      	beq.n	800c528 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c514:	2b00      	cmp	r3, #0
 800c516:	d007      	beq.n	800c528 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800c520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 fae4 	bl	800caf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d00c      	beq.n	800c54c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d007      	beq.n	800c54c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f000 f8fb 	bl	800c742 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	f003 0320 	and.w	r3, r3, #32
 800c552:	2b00      	cmp	r3, #0
 800c554:	d00c      	beq.n	800c570 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f003 0320 	and.w	r3, r3, #32
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d007      	beq.n	800c570 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f06f 0220 	mvn.w	r2, #32
 800c568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f000 fab6 	bl	800cadc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c570:	bf00      	nop
 800c572:	3710      	adds	r7, #16
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c582:	2300      	movs	r3, #0
 800c584:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d101      	bne.n	800c594 <HAL_TIM_ConfigClockSource+0x1c>
 800c590:	2302      	movs	r3, #2
 800c592:	e0b4      	b.n	800c6fe <HAL_TIM_ConfigClockSource+0x186>
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2201      	movs	r2, #1
 800c598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2202      	movs	r2, #2
 800c5a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	689b      	ldr	r3, [r3, #8]
 800c5aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c5b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c5ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	68ba      	ldr	r2, [r7, #8]
 800c5c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5cc:	d03e      	beq.n	800c64c <HAL_TIM_ConfigClockSource+0xd4>
 800c5ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5d2:	f200 8087 	bhi.w	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c5d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5da:	f000 8086 	beq.w	800c6ea <HAL_TIM_ConfigClockSource+0x172>
 800c5de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5e2:	d87f      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c5e4:	2b70      	cmp	r3, #112	@ 0x70
 800c5e6:	d01a      	beq.n	800c61e <HAL_TIM_ConfigClockSource+0xa6>
 800c5e8:	2b70      	cmp	r3, #112	@ 0x70
 800c5ea:	d87b      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c5ec:	2b60      	cmp	r3, #96	@ 0x60
 800c5ee:	d050      	beq.n	800c692 <HAL_TIM_ConfigClockSource+0x11a>
 800c5f0:	2b60      	cmp	r3, #96	@ 0x60
 800c5f2:	d877      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c5f4:	2b50      	cmp	r3, #80	@ 0x50
 800c5f6:	d03c      	beq.n	800c672 <HAL_TIM_ConfigClockSource+0xfa>
 800c5f8:	2b50      	cmp	r3, #80	@ 0x50
 800c5fa:	d873      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c5fc:	2b40      	cmp	r3, #64	@ 0x40
 800c5fe:	d058      	beq.n	800c6b2 <HAL_TIM_ConfigClockSource+0x13a>
 800c600:	2b40      	cmp	r3, #64	@ 0x40
 800c602:	d86f      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c604:	2b30      	cmp	r3, #48	@ 0x30
 800c606:	d064      	beq.n	800c6d2 <HAL_TIM_ConfigClockSource+0x15a>
 800c608:	2b30      	cmp	r3, #48	@ 0x30
 800c60a:	d86b      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c60c:	2b20      	cmp	r3, #32
 800c60e:	d060      	beq.n	800c6d2 <HAL_TIM_ConfigClockSource+0x15a>
 800c610:	2b20      	cmp	r3, #32
 800c612:	d867      	bhi.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
 800c614:	2b00      	cmp	r3, #0
 800c616:	d05c      	beq.n	800c6d2 <HAL_TIM_ConfigClockSource+0x15a>
 800c618:	2b10      	cmp	r3, #16
 800c61a:	d05a      	beq.n	800c6d2 <HAL_TIM_ConfigClockSource+0x15a>
 800c61c:	e062      	b.n	800c6e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c62e:	f000 f9b9 	bl	800c9a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	689b      	ldr	r3, [r3, #8]
 800c638:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c640:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	68ba      	ldr	r2, [r7, #8]
 800c648:	609a      	str	r2, [r3, #8]
      break;
 800c64a:	e04f      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c65c:	f000 f9a2 	bl	800c9a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	689a      	ldr	r2, [r3, #8]
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c66e:	609a      	str	r2, [r3, #8]
      break;
 800c670:	e03c      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c67e:	461a      	mov	r2, r3
 800c680:	f000 f916 	bl	800c8b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	2150      	movs	r1, #80	@ 0x50
 800c68a:	4618      	mov	r0, r3
 800c68c:	f000 f96f 	bl	800c96e <TIM_ITRx_SetConfig>
      break;
 800c690:	e02c      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c69e:	461a      	mov	r2, r3
 800c6a0:	f000 f935 	bl	800c90e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	2160      	movs	r1, #96	@ 0x60
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f000 f95f 	bl	800c96e <TIM_ITRx_SetConfig>
      break;
 800c6b0:	e01c      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6be:	461a      	mov	r2, r3
 800c6c0:	f000 f8f6 	bl	800c8b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2140      	movs	r1, #64	@ 0x40
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f000 f94f 	bl	800c96e <TIM_ITRx_SetConfig>
      break;
 800c6d0:	e00c      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	4619      	mov	r1, r3
 800c6dc:	4610      	mov	r0, r2
 800c6de:	f000 f946 	bl	800c96e <TIM_ITRx_SetConfig>
      break;
 800c6e2:	e003      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	73fb      	strb	r3, [r7, #15]
      break;
 800c6e8:	e000      	b.n	800c6ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c6ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3710      	adds	r7, #16
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}

0800c706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c706:	b480      	push	{r7}
 800c708:	b083      	sub	sp, #12
 800c70a:	af00      	add	r7, sp, #0
 800c70c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c70e:	bf00      	nop
 800c710:	370c      	adds	r7, #12
 800c712:	46bd      	mov	sp, r7
 800c714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c718:	4770      	bx	lr

0800c71a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c71a:	b480      	push	{r7}
 800c71c:	b083      	sub	sp, #12
 800c71e:	af00      	add	r7, sp, #0
 800c720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c722:	bf00      	nop
 800c724:	370c      	adds	r7, #12
 800c726:	46bd      	mov	sp, r7
 800c728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72c:	4770      	bx	lr

0800c72e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c72e:	b480      	push	{r7}
 800c730:	b083      	sub	sp, #12
 800c732:	af00      	add	r7, sp, #0
 800c734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c736:	bf00      	nop
 800c738:	370c      	adds	r7, #12
 800c73a:	46bd      	mov	sp, r7
 800c73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c740:	4770      	bx	lr

0800c742 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c742:	b480      	push	{r7}
 800c744:	b083      	sub	sp, #12
 800c746:	af00      	add	r7, sp, #0
 800c748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c74a:	bf00      	nop
 800c74c:	370c      	adds	r7, #12
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr
	...

0800c758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c758:	b480      	push	{r7}
 800c75a:	b085      	sub	sp, #20
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a46      	ldr	r2, [pc, #280]	@ (800c884 <TIM_Base_SetConfig+0x12c>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d013      	beq.n	800c798 <TIM_Base_SetConfig+0x40>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c776:	d00f      	beq.n	800c798 <TIM_Base_SetConfig+0x40>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	4a43      	ldr	r2, [pc, #268]	@ (800c888 <TIM_Base_SetConfig+0x130>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d00b      	beq.n	800c798 <TIM_Base_SetConfig+0x40>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	4a42      	ldr	r2, [pc, #264]	@ (800c88c <TIM_Base_SetConfig+0x134>)
 800c784:	4293      	cmp	r3, r2
 800c786:	d007      	beq.n	800c798 <TIM_Base_SetConfig+0x40>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a41      	ldr	r2, [pc, #260]	@ (800c890 <TIM_Base_SetConfig+0x138>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d003      	beq.n	800c798 <TIM_Base_SetConfig+0x40>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	4a40      	ldr	r2, [pc, #256]	@ (800c894 <TIM_Base_SetConfig+0x13c>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d108      	bne.n	800c7aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c79e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	685b      	ldr	r3, [r3, #4]
 800c7a4:	68fa      	ldr	r2, [r7, #12]
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	4a35      	ldr	r2, [pc, #212]	@ (800c884 <TIM_Base_SetConfig+0x12c>)
 800c7ae:	4293      	cmp	r3, r2
 800c7b0:	d02b      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7b8:	d027      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a32      	ldr	r2, [pc, #200]	@ (800c888 <TIM_Base_SetConfig+0x130>)
 800c7be:	4293      	cmp	r3, r2
 800c7c0:	d023      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	4a31      	ldr	r2, [pc, #196]	@ (800c88c <TIM_Base_SetConfig+0x134>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d01f      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	4a30      	ldr	r2, [pc, #192]	@ (800c890 <TIM_Base_SetConfig+0x138>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d01b      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	4a2f      	ldr	r2, [pc, #188]	@ (800c894 <TIM_Base_SetConfig+0x13c>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d017      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	4a2e      	ldr	r2, [pc, #184]	@ (800c898 <TIM_Base_SetConfig+0x140>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d013      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	4a2d      	ldr	r2, [pc, #180]	@ (800c89c <TIM_Base_SetConfig+0x144>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d00f      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a2c      	ldr	r2, [pc, #176]	@ (800c8a0 <TIM_Base_SetConfig+0x148>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d00b      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a2b      	ldr	r2, [pc, #172]	@ (800c8a4 <TIM_Base_SetConfig+0x14c>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d007      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a2a      	ldr	r2, [pc, #168]	@ (800c8a8 <TIM_Base_SetConfig+0x150>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d003      	beq.n	800c80a <TIM_Base_SetConfig+0xb2>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	4a29      	ldr	r2, [pc, #164]	@ (800c8ac <TIM_Base_SetConfig+0x154>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d108      	bne.n	800c81c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	68fa      	ldr	r2, [r7, #12]
 800c818:	4313      	orrs	r3, r2
 800c81a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	695b      	ldr	r3, [r3, #20]
 800c826:	4313      	orrs	r3, r2
 800c828:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	689a      	ldr	r2, [r3, #8]
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	681a      	ldr	r2, [r3, #0]
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	4a10      	ldr	r2, [pc, #64]	@ (800c884 <TIM_Base_SetConfig+0x12c>)
 800c844:	4293      	cmp	r3, r2
 800c846:	d003      	beq.n	800c850 <TIM_Base_SetConfig+0xf8>
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	4a12      	ldr	r2, [pc, #72]	@ (800c894 <TIM_Base_SetConfig+0x13c>)
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d103      	bne.n	800c858 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c850:	683b      	ldr	r3, [r7, #0]
 800c852:	691a      	ldr	r2, [r3, #16]
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2201      	movs	r2, #1
 800c85c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	691b      	ldr	r3, [r3, #16]
 800c862:	f003 0301 	and.w	r3, r3, #1
 800c866:	2b01      	cmp	r3, #1
 800c868:	d105      	bne.n	800c876 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	691b      	ldr	r3, [r3, #16]
 800c86e:	f023 0201 	bic.w	r2, r3, #1
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	611a      	str	r2, [r3, #16]
  }
}
 800c876:	bf00      	nop
 800c878:	3714      	adds	r7, #20
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop
 800c884:	40010000 	.word	0x40010000
 800c888:	40000400 	.word	0x40000400
 800c88c:	40000800 	.word	0x40000800
 800c890:	40000c00 	.word	0x40000c00
 800c894:	40010400 	.word	0x40010400
 800c898:	40014000 	.word	0x40014000
 800c89c:	40014400 	.word	0x40014400
 800c8a0:	40014800 	.word	0x40014800
 800c8a4:	40001800 	.word	0x40001800
 800c8a8:	40001c00 	.word	0x40001c00
 800c8ac:	40002000 	.word	0x40002000

0800c8b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b087      	sub	sp, #28
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	6a1b      	ldr	r3, [r3, #32]
 800c8c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	6a1b      	ldr	r3, [r3, #32]
 800c8c6:	f023 0201 	bic.w	r2, r3, #1
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	699b      	ldr	r3, [r3, #24]
 800c8d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c8da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	011b      	lsls	r3, r3, #4
 800c8e0:	693a      	ldr	r2, [r7, #16]
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	f023 030a 	bic.w	r3, r3, #10
 800c8ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c8ee:	697a      	ldr	r2, [r7, #20]
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	4313      	orrs	r3, r2
 800c8f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	693a      	ldr	r2, [r7, #16]
 800c8fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	697a      	ldr	r2, [r7, #20]
 800c900:	621a      	str	r2, [r3, #32]
}
 800c902:	bf00      	nop
 800c904:	371c      	adds	r7, #28
 800c906:	46bd      	mov	sp, r7
 800c908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90c:	4770      	bx	lr

0800c90e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c90e:	b480      	push	{r7}
 800c910:	b087      	sub	sp, #28
 800c912:	af00      	add	r7, sp, #0
 800c914:	60f8      	str	r0, [r7, #12]
 800c916:	60b9      	str	r1, [r7, #8]
 800c918:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	6a1b      	ldr	r3, [r3, #32]
 800c91e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	6a1b      	ldr	r3, [r3, #32]
 800c924:	f023 0210 	bic.w	r2, r3, #16
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	699b      	ldr	r3, [r3, #24]
 800c930:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c938:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	031b      	lsls	r3, r3, #12
 800c93e:	693a      	ldr	r2, [r7, #16]
 800c940:	4313      	orrs	r3, r2
 800c942:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c94a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	011b      	lsls	r3, r3, #4
 800c950:	697a      	ldr	r2, [r7, #20]
 800c952:	4313      	orrs	r3, r2
 800c954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	693a      	ldr	r2, [r7, #16]
 800c95a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	697a      	ldr	r2, [r7, #20]
 800c960:	621a      	str	r2, [r3, #32]
}
 800c962:	bf00      	nop
 800c964:	371c      	adds	r7, #28
 800c966:	46bd      	mov	sp, r7
 800c968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96c:	4770      	bx	lr

0800c96e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c96e:	b480      	push	{r7}
 800c970:	b085      	sub	sp, #20
 800c972:	af00      	add	r7, sp, #0
 800c974:	6078      	str	r0, [r7, #4]
 800c976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	689b      	ldr	r3, [r3, #8]
 800c97c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c986:	683a      	ldr	r2, [r7, #0]
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	4313      	orrs	r3, r2
 800c98c:	f043 0307 	orr.w	r3, r3, #7
 800c990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	609a      	str	r2, [r3, #8]
}
 800c998:	bf00      	nop
 800c99a:	3714      	adds	r7, #20
 800c99c:	46bd      	mov	sp, r7
 800c99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a2:	4770      	bx	lr

0800c9a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b087      	sub	sp, #28
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60f8      	str	r0, [r7, #12]
 800c9ac:	60b9      	str	r1, [r7, #8]
 800c9ae:	607a      	str	r2, [r7, #4]
 800c9b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	689b      	ldr	r3, [r3, #8]
 800c9b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c9be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	021a      	lsls	r2, r3, #8
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	431a      	orrs	r2, r3
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	697a      	ldr	r2, [r7, #20]
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	697a      	ldr	r2, [r7, #20]
 800c9d6:	609a      	str	r2, [r3, #8]
}
 800c9d8:	bf00      	nop
 800c9da:	371c      	adds	r7, #28
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e2:	4770      	bx	lr

0800c9e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d101      	bne.n	800c9fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c9f8:	2302      	movs	r3, #2
 800c9fa:	e05a      	b.n	800cab2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2202      	movs	r2, #2
 800ca08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	68fa      	ldr	r2, [r7, #12]
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4a21      	ldr	r2, [pc, #132]	@ (800cac0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d022      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca48:	d01d      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a1d      	ldr	r2, [pc, #116]	@ (800cac4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d018      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	4a1b      	ldr	r2, [pc, #108]	@ (800cac8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ca5a:	4293      	cmp	r3, r2
 800ca5c:	d013      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	4a1a      	ldr	r2, [pc, #104]	@ (800cacc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d00e      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a18      	ldr	r2, [pc, #96]	@ (800cad0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d009      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4a17      	ldr	r2, [pc, #92]	@ (800cad4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d004      	beq.n	800ca86 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	4a15      	ldr	r2, [pc, #84]	@ (800cad8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ca82:	4293      	cmp	r3, r2
 800ca84:	d10c      	bne.n	800caa0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	685b      	ldr	r3, [r3, #4]
 800ca92:	68ba      	ldr	r2, [r7, #8]
 800ca94:	4313      	orrs	r3, r2
 800ca96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	68ba      	ldr	r2, [r7, #8]
 800ca9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cab0:	2300      	movs	r3, #0
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3714      	adds	r7, #20
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr
 800cabe:	bf00      	nop
 800cac0:	40010000 	.word	0x40010000
 800cac4:	40000400 	.word	0x40000400
 800cac8:	40000800 	.word	0x40000800
 800cacc:	40000c00 	.word	0x40000c00
 800cad0:	40010400 	.word	0x40010400
 800cad4:	40014000 	.word	0x40014000
 800cad8:	40001800 	.word	0x40001800

0800cadc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cadc:	b480      	push	{r7}
 800cade:	b083      	sub	sp, #12
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800caf8:	bf00      	nop
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b082      	sub	sp, #8
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d101      	bne.n	800cb16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cb12:	2301      	movs	r3, #1
 800cb14:	e042      	b.n	800cb9c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d106      	bne.n	800cb30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	2200      	movs	r2, #0
 800cb26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f7fb fb9a 	bl	8008264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2224      	movs	r2, #36	@ 0x24
 800cb34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	68da      	ldr	r2, [r3, #12]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f000 faaf 	bl	800d0ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	691a      	ldr	r2, [r3, #16]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cb5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	695a      	ldr	r2, [r3, #20]
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cb6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	68da      	ldr	r2, [r3, #12]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cb7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2200      	movs	r2, #0
 800cb82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2220      	movs	r2, #32
 800cb88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2220      	movs	r2, #32
 800cb90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2200      	movs	r2, #0
 800cb98:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cb9a:	2300      	movs	r3, #0
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	3708      	adds	r7, #8
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b08a      	sub	sp, #40	@ 0x28
 800cba8:	af02      	add	r7, sp, #8
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	603b      	str	r3, [r7, #0]
 800cbb0:	4613      	mov	r3, r2
 800cbb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbbe:	b2db      	uxtb	r3, r3
 800cbc0:	2b20      	cmp	r3, #32
 800cbc2:	d175      	bne.n	800ccb0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d002      	beq.n	800cbd0 <HAL_UART_Transmit+0x2c>
 800cbca:	88fb      	ldrh	r3, [r7, #6]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d101      	bne.n	800cbd4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	e06e      	b.n	800ccb2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2221      	movs	r2, #33	@ 0x21
 800cbde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cbe2:	f7fb fccd 	bl	8008580 <HAL_GetTick>
 800cbe6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	88fa      	ldrh	r2, [r7, #6]
 800cbec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	88fa      	ldrh	r2, [r7, #6]
 800cbf2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	689b      	ldr	r3, [r3, #8]
 800cbf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbfc:	d108      	bne.n	800cc10 <HAL_UART_Transmit+0x6c>
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d104      	bne.n	800cc10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800cc06:	2300      	movs	r3, #0
 800cc08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	61bb      	str	r3, [r7, #24]
 800cc0e:	e003      	b.n	800cc18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc14:	2300      	movs	r3, #0
 800cc16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cc18:	e02e      	b.n	800cc78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	9300      	str	r3, [sp, #0]
 800cc1e:	697b      	ldr	r3, [r7, #20]
 800cc20:	2200      	movs	r2, #0
 800cc22:	2180      	movs	r1, #128	@ 0x80
 800cc24:	68f8      	ldr	r0, [r7, #12]
 800cc26:	f000 f933 	bl	800ce90 <UART_WaitOnFlagUntilTimeout>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d005      	beq.n	800cc3c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	2220      	movs	r2, #32
 800cc34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800cc38:	2303      	movs	r3, #3
 800cc3a:	e03a      	b.n	800ccb2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800cc3c:	69fb      	ldr	r3, [r7, #28]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d10b      	bne.n	800cc5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cc42:	69bb      	ldr	r3, [r7, #24]
 800cc44:	881b      	ldrh	r3, [r3, #0]
 800cc46:	461a      	mov	r2, r3
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cc50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cc52:	69bb      	ldr	r3, [r7, #24]
 800cc54:	3302      	adds	r3, #2
 800cc56:	61bb      	str	r3, [r7, #24]
 800cc58:	e007      	b.n	800cc6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	781a      	ldrb	r2, [r3, #0]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cc64:	69fb      	ldr	r3, [r7, #28]
 800cc66:	3301      	adds	r3, #1
 800cc68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cc6e:	b29b      	uxth	r3, r3
 800cc70:	3b01      	subs	r3, #1
 800cc72:	b29a      	uxth	r2, r3
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1cb      	bne.n	800cc1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	9300      	str	r3, [sp, #0]
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	2140      	movs	r1, #64	@ 0x40
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f000 f8ff 	bl	800ce90 <UART_WaitOnFlagUntilTimeout>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d005      	beq.n	800cca4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2220      	movs	r2, #32
 800cc9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800cca0:	2303      	movs	r3, #3
 800cca2:	e006      	b.n	800ccb2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	2220      	movs	r2, #32
 800cca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800ccac:	2300      	movs	r3, #0
 800ccae:	e000      	b.n	800ccb2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800ccb0:	2302      	movs	r3, #2
  }
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3720      	adds	r7, #32
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}

0800ccba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ccba:	b580      	push	{r7, lr}
 800ccbc:	b084      	sub	sp, #16
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	60f8      	str	r0, [r7, #12]
 800ccc2:	60b9      	str	r1, [r7, #8]
 800ccc4:	4613      	mov	r3, r2
 800ccc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ccce:	b2db      	uxtb	r3, r3
 800ccd0:	2b20      	cmp	r3, #32
 800ccd2:	d112      	bne.n	800ccfa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d002      	beq.n	800cce0 <HAL_UART_Receive_IT+0x26>
 800ccda:	88fb      	ldrh	r3, [r7, #6]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d101      	bne.n	800cce4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800cce0:	2301      	movs	r3, #1
 800cce2:	e00b      	b.n	800ccfc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	2200      	movs	r2, #0
 800cce8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ccea:	88fb      	ldrh	r3, [r7, #6]
 800ccec:	461a      	mov	r2, r3
 800ccee:	68b9      	ldr	r1, [r7, #8]
 800ccf0:	68f8      	ldr	r0, [r7, #12]
 800ccf2:	f000 f926 	bl	800cf42 <UART_Start_Receive_IT>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	e000      	b.n	800ccfc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800ccfa:	2302      	movs	r3, #2
  }
}
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	3710      	adds	r7, #16
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b09a      	sub	sp, #104	@ 0x68
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	330c      	adds	r3, #12
 800cd12:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd16:	e853 3f00 	ldrex	r3, [r3]
 800cd1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cd1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd22:	667b      	str	r3, [r7, #100]	@ 0x64
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	330c      	adds	r3, #12
 800cd2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cd2c:	657a      	str	r2, [r7, #84]	@ 0x54
 800cd2e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cd34:	e841 2300 	strex	r3, r2, [r1]
 800cd38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cd3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d1e5      	bne.n	800cd0c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	3314      	adds	r3, #20
 800cd46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd4a:	e853 3f00 	ldrex	r3, [r3]
 800cd4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cd50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd52:	f023 0301 	bic.w	r3, r3, #1
 800cd56:	663b      	str	r3, [r7, #96]	@ 0x60
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3314      	adds	r3, #20
 800cd5e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cd60:	643a      	str	r2, [r7, #64]	@ 0x40
 800cd62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd68:	e841 2300 	strex	r3, r2, [r1]
 800cd6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d1e5      	bne.n	800cd40 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	d119      	bne.n	800cdb0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	330c      	adds	r3, #12
 800cd82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd84:	6a3b      	ldr	r3, [r7, #32]
 800cd86:	e853 3f00 	ldrex	r3, [r3]
 800cd8a:	61fb      	str	r3, [r7, #28]
   return(result);
 800cd8c:	69fb      	ldr	r3, [r7, #28]
 800cd8e:	f023 0310 	bic.w	r3, r3, #16
 800cd92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	330c      	adds	r3, #12
 800cd9a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cd9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cd9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cda0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cda2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cda4:	e841 2300 	strex	r3, r2, [r1]
 800cda8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d1e5      	bne.n	800cd7c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	695b      	ldr	r3, [r3, #20]
 800cdb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdba:	2b40      	cmp	r3, #64	@ 0x40
 800cdbc:	d13f      	bne.n	800ce3e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3314      	adds	r3, #20
 800cdc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	e853 3f00 	ldrex	r3, [r3]
 800cdcc:	60bb      	str	r3, [r7, #8]
   return(result);
 800cdce:	68bb      	ldr	r3, [r7, #8]
 800cdd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	3314      	adds	r3, #20
 800cddc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdde:	61ba      	str	r2, [r7, #24]
 800cde0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cde2:	6979      	ldr	r1, [r7, #20]
 800cde4:	69ba      	ldr	r2, [r7, #24]
 800cde6:	e841 2300 	strex	r3, r2, [r1]
 800cdea:	613b      	str	r3, [r7, #16]
   return(result);
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d1e5      	bne.n	800cdbe <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d013      	beq.n	800ce22 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdfe:	4a19      	ldr	r2, [pc, #100]	@ (800ce64 <HAL_UART_AbortReceive_IT+0x160>)
 800ce00:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce06:	4618      	mov	r0, r3
 800ce08:	f7fc fab2 	bl	8009370 <HAL_DMA_Abort_IT>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d022      	beq.n	800ce58 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce1c:	4610      	mov	r0, r2
 800ce1e:	4798      	blx	r3
 800ce20:	e01a      	b.n	800ce58 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2200      	movs	r2, #0
 800ce26:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2220      	movs	r2, #32
 800ce2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2200      	movs	r2, #0
 800ce34:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f000 f820 	bl	800ce7c <HAL_UART_AbortReceiveCpltCallback>
 800ce3c:	e00c      	b.n	800ce58 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2200      	movs	r2, #0
 800ce42:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2220      	movs	r2, #32
 800ce48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 f812 	bl	800ce7c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800ce58:	2300      	movs	r3, #0
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3768      	adds	r7, #104	@ 0x68
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	0800d07d 	.word	0x0800d07d

0800ce68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ce70:	bf00      	nop
 800ce72:	370c      	adds	r7, #12
 800ce74:	46bd      	mov	sp, r7
 800ce76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7a:	4770      	bx	lr

0800ce7c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800ce84:	bf00      	nop
 800ce86:	370c      	adds	r7, #12
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8e:	4770      	bx	lr

0800ce90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b086      	sub	sp, #24
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	60f8      	str	r0, [r7, #12]
 800ce98:	60b9      	str	r1, [r7, #8]
 800ce9a:	603b      	str	r3, [r7, #0]
 800ce9c:	4613      	mov	r3, r2
 800ce9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cea0:	e03b      	b.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cea2:	6a3b      	ldr	r3, [r7, #32]
 800cea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cea8:	d037      	beq.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ceaa:	f7fb fb69 	bl	8008580 <HAL_GetTick>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	1ad3      	subs	r3, r2, r3
 800ceb4:	6a3a      	ldr	r2, [r7, #32]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d302      	bcc.n	800cec0 <UART_WaitOnFlagUntilTimeout+0x30>
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d101      	bne.n	800cec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cec0:	2303      	movs	r3, #3
 800cec2:	e03a      	b.n	800cf3a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	68db      	ldr	r3, [r3, #12]
 800ceca:	f003 0304 	and.w	r3, r3, #4
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d023      	beq.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	2b80      	cmp	r3, #128	@ 0x80
 800ced6:	d020      	beq.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	2b40      	cmp	r3, #64	@ 0x40
 800cedc:	d01d      	beq.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f003 0308 	and.w	r3, r3, #8
 800cee8:	2b08      	cmp	r3, #8
 800ceea:	d116      	bne.n	800cf1a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800ceec:	2300      	movs	r3, #0
 800ceee:	617b      	str	r3, [r7, #20]
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	617b      	str	r3, [r7, #20]
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	685b      	ldr	r3, [r3, #4]
 800cefe:	617b      	str	r3, [r7, #20]
 800cf00:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cf02:	68f8      	ldr	r0, [r7, #12]
 800cf04:	f000 f857 	bl	800cfb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2208      	movs	r2, #8
 800cf0c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	2200      	movs	r2, #0
 800cf12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cf16:	2301      	movs	r3, #1
 800cf18:	e00f      	b.n	800cf3a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	4013      	ands	r3, r2
 800cf24:	68ba      	ldr	r2, [r7, #8]
 800cf26:	429a      	cmp	r2, r3
 800cf28:	bf0c      	ite	eq
 800cf2a:	2301      	moveq	r3, #1
 800cf2c:	2300      	movne	r3, #0
 800cf2e:	b2db      	uxtb	r3, r3
 800cf30:	461a      	mov	r2, r3
 800cf32:	79fb      	ldrb	r3, [r7, #7]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d0b4      	beq.n	800cea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cf38:	2300      	movs	r3, #0
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3718      	adds	r7, #24
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}

0800cf42 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf42:	b480      	push	{r7}
 800cf44:	b085      	sub	sp, #20
 800cf46:	af00      	add	r7, sp, #0
 800cf48:	60f8      	str	r0, [r7, #12]
 800cf4a:	60b9      	str	r1, [r7, #8]
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	68ba      	ldr	r2, [r7, #8]
 800cf54:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	88fa      	ldrh	r2, [r7, #6]
 800cf5a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	88fa      	ldrh	r2, [r7, #6]
 800cf60:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	2200      	movs	r2, #0
 800cf66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2222      	movs	r2, #34	@ 0x22
 800cf6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	691b      	ldr	r3, [r3, #16]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d007      	beq.n	800cf88 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	68da      	ldr	r2, [r3, #12]
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cf86:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	695a      	ldr	r2, [r3, #20]
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	f042 0201 	orr.w	r2, r2, #1
 800cf96:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	68da      	ldr	r2, [r3, #12]
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f042 0220 	orr.w	r2, r2, #32
 800cfa6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cfa8:	2300      	movs	r3, #0
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3714      	adds	r7, #20
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb4:	4770      	bx	lr

0800cfb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cfb6:	b480      	push	{r7}
 800cfb8:	b095      	sub	sp, #84	@ 0x54
 800cfba:	af00      	add	r7, sp, #0
 800cfbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	330c      	adds	r3, #12
 800cfc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfc8:	e853 3f00 	ldrex	r3, [r3]
 800cfcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cfce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cfd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	330c      	adds	r3, #12
 800cfdc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cfde:	643a      	str	r2, [r7, #64]	@ 0x40
 800cfe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cfe4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cfe6:	e841 2300 	strex	r3, r2, [r1]
 800cfea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d1e5      	bne.n	800cfbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	3314      	adds	r3, #20
 800cff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cffa:	6a3b      	ldr	r3, [r7, #32]
 800cffc:	e853 3f00 	ldrex	r3, [r3]
 800d000:	61fb      	str	r3, [r7, #28]
   return(result);
 800d002:	69fb      	ldr	r3, [r7, #28]
 800d004:	f023 0301 	bic.w	r3, r3, #1
 800d008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	3314      	adds	r3, #20
 800d010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d014:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d016:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d018:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d01a:	e841 2300 	strex	r3, r2, [r1]
 800d01e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d022:	2b00      	cmp	r3, #0
 800d024:	d1e5      	bne.n	800cff2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d02a:	2b01      	cmp	r3, #1
 800d02c:	d119      	bne.n	800d062 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	330c      	adds	r3, #12
 800d034:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	e853 3f00 	ldrex	r3, [r3]
 800d03c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	f023 0310 	bic.w	r3, r3, #16
 800d044:	647b      	str	r3, [r7, #68]	@ 0x44
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	330c      	adds	r3, #12
 800d04c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d04e:	61ba      	str	r2, [r7, #24]
 800d050:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d052:	6979      	ldr	r1, [r7, #20]
 800d054:	69ba      	ldr	r2, [r7, #24]
 800d056:	e841 2300 	strex	r3, r2, [r1]
 800d05a:	613b      	str	r3, [r7, #16]
   return(result);
 800d05c:	693b      	ldr	r3, [r7, #16]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d1e5      	bne.n	800d02e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2220      	movs	r2, #32
 800d066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2200      	movs	r2, #0
 800d06e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d070:	bf00      	nop
 800d072:	3754      	adds	r7, #84	@ 0x54
 800d074:	46bd      	mov	sp, r7
 800d076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07a:	4770      	bx	lr

0800d07c <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b084      	sub	sp, #16
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d088:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2200      	movs	r2, #0
 800d08e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2220      	movs	r2, #32
 800d094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	2200      	movs	r2, #0
 800d09c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800d09e:	68f8      	ldr	r0, [r7, #12]
 800d0a0:	f7ff feec 	bl	800ce7c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d0a4:	bf00      	nop
 800d0a6:	3710      	adds	r7, #16
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}

0800d0ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d0ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d0b0:	b0c0      	sub	sp, #256	@ 0x100
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d0b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	691b      	ldr	r3, [r3, #16]
 800d0c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d0c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0c8:	68d9      	ldr	r1, [r3, #12]
 800d0ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0ce:	681a      	ldr	r2, [r3, #0]
 800d0d0:	ea40 0301 	orr.w	r3, r0, r1
 800d0d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d0d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0da:	689a      	ldr	r2, [r3, #8]
 800d0dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0e0:	691b      	ldr	r3, [r3, #16]
 800d0e2:	431a      	orrs	r2, r3
 800d0e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0e8:	695b      	ldr	r3, [r3, #20]
 800d0ea:	431a      	orrs	r2, r3
 800d0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0f0:	69db      	ldr	r3, [r3, #28]
 800d0f2:	4313      	orrs	r3, r2
 800d0f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d0f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d104:	f021 010c 	bic.w	r1, r1, #12
 800d108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d10c:	681a      	ldr	r2, [r3, #0]
 800d10e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d112:	430b      	orrs	r3, r1
 800d114:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	695b      	ldr	r3, [r3, #20]
 800d11e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d126:	6999      	ldr	r1, [r3, #24]
 800d128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d12c:	681a      	ldr	r2, [r3, #0]
 800d12e:	ea40 0301 	orr.w	r3, r0, r1
 800d132:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	4b8f      	ldr	r3, [pc, #572]	@ (800d378 <UART_SetConfig+0x2cc>)
 800d13c:	429a      	cmp	r2, r3
 800d13e:	d005      	beq.n	800d14c <UART_SetConfig+0xa0>
 800d140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d144:	681a      	ldr	r2, [r3, #0]
 800d146:	4b8d      	ldr	r3, [pc, #564]	@ (800d37c <UART_SetConfig+0x2d0>)
 800d148:	429a      	cmp	r2, r3
 800d14a:	d104      	bne.n	800d156 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d14c:	f7fe fac2 	bl	800b6d4 <HAL_RCC_GetPCLK2Freq>
 800d150:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d154:	e003      	b.n	800d15e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d156:	f7fe faa9 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 800d15a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d15e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d162:	69db      	ldr	r3, [r3, #28]
 800d164:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d168:	f040 810c 	bne.w	800d384 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d16c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d170:	2200      	movs	r2, #0
 800d172:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d176:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d17a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d17e:	4622      	mov	r2, r4
 800d180:	462b      	mov	r3, r5
 800d182:	1891      	adds	r1, r2, r2
 800d184:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d186:	415b      	adcs	r3, r3
 800d188:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d18a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d18e:	4621      	mov	r1, r4
 800d190:	eb12 0801 	adds.w	r8, r2, r1
 800d194:	4629      	mov	r1, r5
 800d196:	eb43 0901 	adc.w	r9, r3, r1
 800d19a:	f04f 0200 	mov.w	r2, #0
 800d19e:	f04f 0300 	mov.w	r3, #0
 800d1a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d1a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d1aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d1ae:	4690      	mov	r8, r2
 800d1b0:	4699      	mov	r9, r3
 800d1b2:	4623      	mov	r3, r4
 800d1b4:	eb18 0303 	adds.w	r3, r8, r3
 800d1b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d1bc:	462b      	mov	r3, r5
 800d1be:	eb49 0303 	adc.w	r3, r9, r3
 800d1c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d1c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d1d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d1d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d1da:	460b      	mov	r3, r1
 800d1dc:	18db      	adds	r3, r3, r3
 800d1de:	653b      	str	r3, [r7, #80]	@ 0x50
 800d1e0:	4613      	mov	r3, r2
 800d1e2:	eb42 0303 	adc.w	r3, r2, r3
 800d1e6:	657b      	str	r3, [r7, #84]	@ 0x54
 800d1e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d1ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d1f0:	f7f3 fcfa 	bl	8000be8 <__aeabi_uldivmod>
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	460b      	mov	r3, r1
 800d1f8:	4b61      	ldr	r3, [pc, #388]	@ (800d380 <UART_SetConfig+0x2d4>)
 800d1fa:	fba3 2302 	umull	r2, r3, r3, r2
 800d1fe:	095b      	lsrs	r3, r3, #5
 800d200:	011c      	lsls	r4, r3, #4
 800d202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d206:	2200      	movs	r2, #0
 800d208:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d20c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d210:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d214:	4642      	mov	r2, r8
 800d216:	464b      	mov	r3, r9
 800d218:	1891      	adds	r1, r2, r2
 800d21a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d21c:	415b      	adcs	r3, r3
 800d21e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d220:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d224:	4641      	mov	r1, r8
 800d226:	eb12 0a01 	adds.w	sl, r2, r1
 800d22a:	4649      	mov	r1, r9
 800d22c:	eb43 0b01 	adc.w	fp, r3, r1
 800d230:	f04f 0200 	mov.w	r2, #0
 800d234:	f04f 0300 	mov.w	r3, #0
 800d238:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d23c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d240:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d244:	4692      	mov	sl, r2
 800d246:	469b      	mov	fp, r3
 800d248:	4643      	mov	r3, r8
 800d24a:	eb1a 0303 	adds.w	r3, sl, r3
 800d24e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d252:	464b      	mov	r3, r9
 800d254:	eb4b 0303 	adc.w	r3, fp, r3
 800d258:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d25c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d260:	685b      	ldr	r3, [r3, #4]
 800d262:	2200      	movs	r2, #0
 800d264:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d268:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d26c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d270:	460b      	mov	r3, r1
 800d272:	18db      	adds	r3, r3, r3
 800d274:	643b      	str	r3, [r7, #64]	@ 0x40
 800d276:	4613      	mov	r3, r2
 800d278:	eb42 0303 	adc.w	r3, r2, r3
 800d27c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d27e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d282:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d286:	f7f3 fcaf 	bl	8000be8 <__aeabi_uldivmod>
 800d28a:	4602      	mov	r2, r0
 800d28c:	460b      	mov	r3, r1
 800d28e:	4611      	mov	r1, r2
 800d290:	4b3b      	ldr	r3, [pc, #236]	@ (800d380 <UART_SetConfig+0x2d4>)
 800d292:	fba3 2301 	umull	r2, r3, r3, r1
 800d296:	095b      	lsrs	r3, r3, #5
 800d298:	2264      	movs	r2, #100	@ 0x64
 800d29a:	fb02 f303 	mul.w	r3, r2, r3
 800d29e:	1acb      	subs	r3, r1, r3
 800d2a0:	00db      	lsls	r3, r3, #3
 800d2a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d2a6:	4b36      	ldr	r3, [pc, #216]	@ (800d380 <UART_SetConfig+0x2d4>)
 800d2a8:	fba3 2302 	umull	r2, r3, r3, r2
 800d2ac:	095b      	lsrs	r3, r3, #5
 800d2ae:	005b      	lsls	r3, r3, #1
 800d2b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d2b4:	441c      	add	r4, r3
 800d2b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d2c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d2c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d2c8:	4642      	mov	r2, r8
 800d2ca:	464b      	mov	r3, r9
 800d2cc:	1891      	adds	r1, r2, r2
 800d2ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d2d0:	415b      	adcs	r3, r3
 800d2d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d2d8:	4641      	mov	r1, r8
 800d2da:	1851      	adds	r1, r2, r1
 800d2dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800d2de:	4649      	mov	r1, r9
 800d2e0:	414b      	adcs	r3, r1
 800d2e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2e4:	f04f 0200 	mov.w	r2, #0
 800d2e8:	f04f 0300 	mov.w	r3, #0
 800d2ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d2f0:	4659      	mov	r1, fp
 800d2f2:	00cb      	lsls	r3, r1, #3
 800d2f4:	4651      	mov	r1, sl
 800d2f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d2fa:	4651      	mov	r1, sl
 800d2fc:	00ca      	lsls	r2, r1, #3
 800d2fe:	4610      	mov	r0, r2
 800d300:	4619      	mov	r1, r3
 800d302:	4603      	mov	r3, r0
 800d304:	4642      	mov	r2, r8
 800d306:	189b      	adds	r3, r3, r2
 800d308:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d30c:	464b      	mov	r3, r9
 800d30e:	460a      	mov	r2, r1
 800d310:	eb42 0303 	adc.w	r3, r2, r3
 800d314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	2200      	movs	r2, #0
 800d320:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d324:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d328:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d32c:	460b      	mov	r3, r1
 800d32e:	18db      	adds	r3, r3, r3
 800d330:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d332:	4613      	mov	r3, r2
 800d334:	eb42 0303 	adc.w	r3, r2, r3
 800d338:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d33a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d33e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d342:	f7f3 fc51 	bl	8000be8 <__aeabi_uldivmod>
 800d346:	4602      	mov	r2, r0
 800d348:	460b      	mov	r3, r1
 800d34a:	4b0d      	ldr	r3, [pc, #52]	@ (800d380 <UART_SetConfig+0x2d4>)
 800d34c:	fba3 1302 	umull	r1, r3, r3, r2
 800d350:	095b      	lsrs	r3, r3, #5
 800d352:	2164      	movs	r1, #100	@ 0x64
 800d354:	fb01 f303 	mul.w	r3, r1, r3
 800d358:	1ad3      	subs	r3, r2, r3
 800d35a:	00db      	lsls	r3, r3, #3
 800d35c:	3332      	adds	r3, #50	@ 0x32
 800d35e:	4a08      	ldr	r2, [pc, #32]	@ (800d380 <UART_SetConfig+0x2d4>)
 800d360:	fba2 2303 	umull	r2, r3, r2, r3
 800d364:	095b      	lsrs	r3, r3, #5
 800d366:	f003 0207 	and.w	r2, r3, #7
 800d36a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	4422      	add	r2, r4
 800d372:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d374:	e106      	b.n	800d584 <UART_SetConfig+0x4d8>
 800d376:	bf00      	nop
 800d378:	40011000 	.word	0x40011000
 800d37c:	40011400 	.word	0x40011400
 800d380:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d384:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d388:	2200      	movs	r2, #0
 800d38a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d38e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d392:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d396:	4642      	mov	r2, r8
 800d398:	464b      	mov	r3, r9
 800d39a:	1891      	adds	r1, r2, r2
 800d39c:	6239      	str	r1, [r7, #32]
 800d39e:	415b      	adcs	r3, r3
 800d3a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d3a6:	4641      	mov	r1, r8
 800d3a8:	1854      	adds	r4, r2, r1
 800d3aa:	4649      	mov	r1, r9
 800d3ac:	eb43 0501 	adc.w	r5, r3, r1
 800d3b0:	f04f 0200 	mov.w	r2, #0
 800d3b4:	f04f 0300 	mov.w	r3, #0
 800d3b8:	00eb      	lsls	r3, r5, #3
 800d3ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d3be:	00e2      	lsls	r2, r4, #3
 800d3c0:	4614      	mov	r4, r2
 800d3c2:	461d      	mov	r5, r3
 800d3c4:	4643      	mov	r3, r8
 800d3c6:	18e3      	adds	r3, r4, r3
 800d3c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d3cc:	464b      	mov	r3, r9
 800d3ce:	eb45 0303 	adc.w	r3, r5, r3
 800d3d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d3d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d3e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d3e6:	f04f 0200 	mov.w	r2, #0
 800d3ea:	f04f 0300 	mov.w	r3, #0
 800d3ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d3f2:	4629      	mov	r1, r5
 800d3f4:	008b      	lsls	r3, r1, #2
 800d3f6:	4621      	mov	r1, r4
 800d3f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d3fc:	4621      	mov	r1, r4
 800d3fe:	008a      	lsls	r2, r1, #2
 800d400:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d404:	f7f3 fbf0 	bl	8000be8 <__aeabi_uldivmod>
 800d408:	4602      	mov	r2, r0
 800d40a:	460b      	mov	r3, r1
 800d40c:	4b60      	ldr	r3, [pc, #384]	@ (800d590 <UART_SetConfig+0x4e4>)
 800d40e:	fba3 2302 	umull	r2, r3, r3, r2
 800d412:	095b      	lsrs	r3, r3, #5
 800d414:	011c      	lsls	r4, r3, #4
 800d416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d41a:	2200      	movs	r2, #0
 800d41c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d420:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d424:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d428:	4642      	mov	r2, r8
 800d42a:	464b      	mov	r3, r9
 800d42c:	1891      	adds	r1, r2, r2
 800d42e:	61b9      	str	r1, [r7, #24]
 800d430:	415b      	adcs	r3, r3
 800d432:	61fb      	str	r3, [r7, #28]
 800d434:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d438:	4641      	mov	r1, r8
 800d43a:	1851      	adds	r1, r2, r1
 800d43c:	6139      	str	r1, [r7, #16]
 800d43e:	4649      	mov	r1, r9
 800d440:	414b      	adcs	r3, r1
 800d442:	617b      	str	r3, [r7, #20]
 800d444:	f04f 0200 	mov.w	r2, #0
 800d448:	f04f 0300 	mov.w	r3, #0
 800d44c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800d450:	4659      	mov	r1, fp
 800d452:	00cb      	lsls	r3, r1, #3
 800d454:	4651      	mov	r1, sl
 800d456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d45a:	4651      	mov	r1, sl
 800d45c:	00ca      	lsls	r2, r1, #3
 800d45e:	4610      	mov	r0, r2
 800d460:	4619      	mov	r1, r3
 800d462:	4603      	mov	r3, r0
 800d464:	4642      	mov	r2, r8
 800d466:	189b      	adds	r3, r3, r2
 800d468:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d46c:	464b      	mov	r3, r9
 800d46e:	460a      	mov	r2, r1
 800d470:	eb42 0303 	adc.w	r3, r2, r3
 800d474:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d47c:	685b      	ldr	r3, [r3, #4]
 800d47e:	2200      	movs	r2, #0
 800d480:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d482:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d484:	f04f 0200 	mov.w	r2, #0
 800d488:	f04f 0300 	mov.w	r3, #0
 800d48c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800d490:	4649      	mov	r1, r9
 800d492:	008b      	lsls	r3, r1, #2
 800d494:	4641      	mov	r1, r8
 800d496:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d49a:	4641      	mov	r1, r8
 800d49c:	008a      	lsls	r2, r1, #2
 800d49e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800d4a2:	f7f3 fba1 	bl	8000be8 <__aeabi_uldivmod>
 800d4a6:	4602      	mov	r2, r0
 800d4a8:	460b      	mov	r3, r1
 800d4aa:	4611      	mov	r1, r2
 800d4ac:	4b38      	ldr	r3, [pc, #224]	@ (800d590 <UART_SetConfig+0x4e4>)
 800d4ae:	fba3 2301 	umull	r2, r3, r3, r1
 800d4b2:	095b      	lsrs	r3, r3, #5
 800d4b4:	2264      	movs	r2, #100	@ 0x64
 800d4b6:	fb02 f303 	mul.w	r3, r2, r3
 800d4ba:	1acb      	subs	r3, r1, r3
 800d4bc:	011b      	lsls	r3, r3, #4
 800d4be:	3332      	adds	r3, #50	@ 0x32
 800d4c0:	4a33      	ldr	r2, [pc, #204]	@ (800d590 <UART_SetConfig+0x4e4>)
 800d4c2:	fba2 2303 	umull	r2, r3, r2, r3
 800d4c6:	095b      	lsrs	r3, r3, #5
 800d4c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d4cc:	441c      	add	r4, r3
 800d4ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800d4d6:	677a      	str	r2, [r7, #116]	@ 0x74
 800d4d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800d4dc:	4642      	mov	r2, r8
 800d4de:	464b      	mov	r3, r9
 800d4e0:	1891      	adds	r1, r2, r2
 800d4e2:	60b9      	str	r1, [r7, #8]
 800d4e4:	415b      	adcs	r3, r3
 800d4e6:	60fb      	str	r3, [r7, #12]
 800d4e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d4ec:	4641      	mov	r1, r8
 800d4ee:	1851      	adds	r1, r2, r1
 800d4f0:	6039      	str	r1, [r7, #0]
 800d4f2:	4649      	mov	r1, r9
 800d4f4:	414b      	adcs	r3, r1
 800d4f6:	607b      	str	r3, [r7, #4]
 800d4f8:	f04f 0200 	mov.w	r2, #0
 800d4fc:	f04f 0300 	mov.w	r3, #0
 800d500:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d504:	4659      	mov	r1, fp
 800d506:	00cb      	lsls	r3, r1, #3
 800d508:	4651      	mov	r1, sl
 800d50a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d50e:	4651      	mov	r1, sl
 800d510:	00ca      	lsls	r2, r1, #3
 800d512:	4610      	mov	r0, r2
 800d514:	4619      	mov	r1, r3
 800d516:	4603      	mov	r3, r0
 800d518:	4642      	mov	r2, r8
 800d51a:	189b      	adds	r3, r3, r2
 800d51c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d51e:	464b      	mov	r3, r9
 800d520:	460a      	mov	r2, r1
 800d522:	eb42 0303 	adc.w	r3, r2, r3
 800d526:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d52c:	685b      	ldr	r3, [r3, #4]
 800d52e:	2200      	movs	r2, #0
 800d530:	663b      	str	r3, [r7, #96]	@ 0x60
 800d532:	667a      	str	r2, [r7, #100]	@ 0x64
 800d534:	f04f 0200 	mov.w	r2, #0
 800d538:	f04f 0300 	mov.w	r3, #0
 800d53c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800d540:	4649      	mov	r1, r9
 800d542:	008b      	lsls	r3, r1, #2
 800d544:	4641      	mov	r1, r8
 800d546:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d54a:	4641      	mov	r1, r8
 800d54c:	008a      	lsls	r2, r1, #2
 800d54e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800d552:	f7f3 fb49 	bl	8000be8 <__aeabi_uldivmod>
 800d556:	4602      	mov	r2, r0
 800d558:	460b      	mov	r3, r1
 800d55a:	4b0d      	ldr	r3, [pc, #52]	@ (800d590 <UART_SetConfig+0x4e4>)
 800d55c:	fba3 1302 	umull	r1, r3, r3, r2
 800d560:	095b      	lsrs	r3, r3, #5
 800d562:	2164      	movs	r1, #100	@ 0x64
 800d564:	fb01 f303 	mul.w	r3, r1, r3
 800d568:	1ad3      	subs	r3, r2, r3
 800d56a:	011b      	lsls	r3, r3, #4
 800d56c:	3332      	adds	r3, #50	@ 0x32
 800d56e:	4a08      	ldr	r2, [pc, #32]	@ (800d590 <UART_SetConfig+0x4e4>)
 800d570:	fba2 2303 	umull	r2, r3, r2, r3
 800d574:	095b      	lsrs	r3, r3, #5
 800d576:	f003 020f 	and.w	r2, r3, #15
 800d57a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	4422      	add	r2, r4
 800d582:	609a      	str	r2, [r3, #8]
}
 800d584:	bf00      	nop
 800d586:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800d58a:	46bd      	mov	sp, r7
 800d58c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d590:	51eb851f 	.word	0x51eb851f

0800d594 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d594:	b580      	push	{r7, lr}
 800d596:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d598:	4b05      	ldr	r3, [pc, #20]	@ (800d5b0 <SysTick_Handler+0x1c>)
 800d59a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d59c:	f002 f838 	bl	800f610 <xTaskGetSchedulerState>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d001      	beq.n	800d5aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d5a6:	f002 ff67 	bl	8010478 <xPortSysTickHandler>
  }
}
 800d5aa:	bf00      	nop
 800d5ac:	bd80      	pop	{r7, pc}
 800d5ae:	bf00      	nop
 800d5b0:	e000e010 	.word	0xe000e010

0800d5b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d5b4:	b480      	push	{r7}
 800d5b6:	b085      	sub	sp, #20
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	60b9      	str	r1, [r7, #8]
 800d5be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	4a07      	ldr	r2, [pc, #28]	@ (800d5e0 <vApplicationGetIdleTaskMemory+0x2c>)
 800d5c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	4a06      	ldr	r2, [pc, #24]	@ (800d5e4 <vApplicationGetIdleTaskMemory+0x30>)
 800d5ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2280      	movs	r2, #128	@ 0x80
 800d5d0:	601a      	str	r2, [r3, #0]
}
 800d5d2:	bf00      	nop
 800d5d4:	3714      	adds	r7, #20
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5dc:	4770      	bx	lr
 800d5de:	bf00      	nop
 800d5e0:	20002144 	.word	0x20002144
 800d5e4:	200021ec 	.word	0x200021ec

0800d5e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d5e8:	b480      	push	{r7}
 800d5ea:	b085      	sub	sp, #20
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	60b9      	str	r1, [r7, #8]
 800d5f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	4a07      	ldr	r2, [pc, #28]	@ (800d614 <vApplicationGetTimerTaskMemory+0x2c>)
 800d5f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	4a06      	ldr	r2, [pc, #24]	@ (800d618 <vApplicationGetTimerTaskMemory+0x30>)
 800d5fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d606:	601a      	str	r2, [r3, #0]
}
 800d608:	bf00      	nop
 800d60a:	3714      	adds	r7, #20
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr
 800d614:	200023ec 	.word	0x200023ec
 800d618:	20002494 	.word	0x20002494

0800d61c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b082      	sub	sp, #8
 800d620:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800d622:	2020      	movs	r0, #32
 800d624:	f002 ffba 	bl	801059c <pvPortMalloc>
 800d628:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00a      	beq.n	800d646 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2200      	movs	r2, #0
 800d634:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	3304      	adds	r3, #4
 800d63a:	4618      	mov	r0, r3
 800d63c:	f000 f9aa 	bl	800d994 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2200      	movs	r2, #0
 800d644:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800d646:	687b      	ldr	r3, [r7, #4]
	}
 800d648:	4618      	mov	r0, r3
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b090      	sub	sp, #64	@ 0x40
 800d654:	af00      	add	r7, sp, #0
 800d656:	60f8      	str	r0, [r7, #12]
 800d658:	60b9      	str	r1, [r7, #8]
 800d65a:	607a      	str	r2, [r7, #4]
 800d65c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800d662:	2300      	movs	r3, #0
 800d664:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800d666:	2300      	movs	r3, #0
 800d668:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d10b      	bne.n	800d688 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d674:	f383 8811 	msr	BASEPRI, r3
 800d678:	f3bf 8f6f 	isb	sy
 800d67c:	f3bf 8f4f 	dsb	sy
 800d680:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d682:	bf00      	nop
 800d684:	bf00      	nop
 800d686:	e7fd      	b.n	800d684 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d68e:	d30b      	bcc.n	800d6a8 <xEventGroupWaitBits+0x58>
	__asm volatile
 800d690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d694:	f383 8811 	msr	BASEPRI, r3
 800d698:	f3bf 8f6f 	isb	sy
 800d69c:	f3bf 8f4f 	dsb	sy
 800d6a0:	61fb      	str	r3, [r7, #28]
}
 800d6a2:	bf00      	nop
 800d6a4:	bf00      	nop
 800d6a6:	e7fd      	b.n	800d6a4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800d6a8:	68bb      	ldr	r3, [r7, #8]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d10b      	bne.n	800d6c6 <xEventGroupWaitBits+0x76>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	61bb      	str	r3, [r7, #24]
}
 800d6c0:	bf00      	nop
 800d6c2:	bf00      	nop
 800d6c4:	e7fd      	b.n	800d6c2 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d6c6:	f001 ffa3 	bl	800f610 <xTaskGetSchedulerState>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d102      	bne.n	800d6d6 <xEventGroupWaitBits+0x86>
 800d6d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d101      	bne.n	800d6da <xEventGroupWaitBits+0x8a>
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e000      	b.n	800d6dc <xEventGroupWaitBits+0x8c>
 800d6da:	2300      	movs	r3, #0
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d10b      	bne.n	800d6f8 <xEventGroupWaitBits+0xa8>
	__asm volatile
 800d6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6e4:	f383 8811 	msr	BASEPRI, r3
 800d6e8:	f3bf 8f6f 	isb	sy
 800d6ec:	f3bf 8f4f 	dsb	sy
 800d6f0:	617b      	str	r3, [r7, #20]
}
 800d6f2:	bf00      	nop
 800d6f4:	bf00      	nop
 800d6f6:	e7fd      	b.n	800d6f4 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 800d6f8:	f001 faf4 	bl	800ece4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800d6fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	68b9      	ldr	r1, [r7, #8]
 800d706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d708:	f000 f90d 	bl	800d926 <prvTestWaitCondition>
 800d70c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800d70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d710:	2b00      	cmp	r3, #0
 800d712:	d00e      	beq.n	800d732 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800d714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d716:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800d718:	2300      	movs	r3, #0
 800d71a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d028      	beq.n	800d774 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800d722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d724:	681a      	ldr	r2, [r3, #0]
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	43db      	mvns	r3, r3
 800d72a:	401a      	ands	r2, r3
 800d72c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d72e:	601a      	str	r2, [r3, #0]
 800d730:	e020      	b.n	800d774 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800d732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d734:	2b00      	cmp	r3, #0
 800d736:	d104      	bne.n	800d742 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800d738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d73a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800d73c:	2301      	movs	r3, #1
 800d73e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d740:	e018      	b.n	800d774 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d003      	beq.n	800d750 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800d748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d74a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d74e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d003      	beq.n	800d75e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800d756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d758:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d75c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800d75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d760:	1d18      	adds	r0, r3, #4
 800d762:	68ba      	ldr	r2, [r7, #8]
 800d764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d766:	4313      	orrs	r3, r2
 800d768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d76a:	4619      	mov	r1, r3
 800d76c:	f001 fcbc 	bl	800f0e8 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800d770:	2300      	movs	r3, #0
 800d772:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800d774:	f001 fac4 	bl	800ed00 <xTaskResumeAll>
 800d778:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800d77a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d031      	beq.n	800d7e4 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 800d780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d782:	2b00      	cmp	r3, #0
 800d784:	d107      	bne.n	800d796 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800d786:	4b1a      	ldr	r3, [pc, #104]	@ (800d7f0 <xEventGroupWaitBits+0x1a0>)
 800d788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d78c:	601a      	str	r2, [r3, #0]
 800d78e:	f3bf 8f4f 	dsb	sy
 800d792:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800d796:	f002 f8b5 	bl	800f904 <uxTaskResetEventItemValue>
 800d79a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800d79c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d79e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d11a      	bne.n	800d7dc <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800d7a6:	f002 fdd7 	bl	8010358 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800d7aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800d7b0:	683a      	ldr	r2, [r7, #0]
 800d7b2:	68b9      	ldr	r1, [r7, #8]
 800d7b4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d7b6:	f000 f8b6 	bl	800d926 <prvTestWaitCondition>
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d009      	beq.n	800d7d4 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d006      	beq.n	800d7d4 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800d7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c8:	681a      	ldr	r2, [r3, #0]
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	43db      	mvns	r3, r3
 800d7ce:	401a      	ands	r2, r3
 800d7d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7d2:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 800d7d8:	f002 fdf0 	bl	80103bc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800d7dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7de:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800d7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3740      	adds	r7, #64	@ 0x40
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
 800d7ee:	bf00      	nop
 800d7f0:	e000ed04 	.word	0xe000ed04

0800d7f4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b08e      	sub	sp, #56	@ 0x38
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
 800d7fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800d7fe:	2300      	movs	r3, #0
 800d800:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800d806:	2300      	movs	r3, #0
 800d808:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d10b      	bne.n	800d828 <xEventGroupSetBits+0x34>
	__asm volatile
 800d810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d814:	f383 8811 	msr	BASEPRI, r3
 800d818:	f3bf 8f6f 	isb	sy
 800d81c:	f3bf 8f4f 	dsb	sy
 800d820:	613b      	str	r3, [r7, #16]
}
 800d822:	bf00      	nop
 800d824:	bf00      	nop
 800d826:	e7fd      	b.n	800d824 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d82e:	d30b      	bcc.n	800d848 <xEventGroupSetBits+0x54>
	__asm volatile
 800d830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d834:	f383 8811 	msr	BASEPRI, r3
 800d838:	f3bf 8f6f 	isb	sy
 800d83c:	f3bf 8f4f 	dsb	sy
 800d840:	60fb      	str	r3, [r7, #12]
}
 800d842:	bf00      	nop
 800d844:	bf00      	nop
 800d846:	e7fd      	b.n	800d844 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800d848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d84a:	3304      	adds	r3, #4
 800d84c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d850:	3308      	adds	r3, #8
 800d852:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800d854:	f001 fa46 	bl	800ece4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800d858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800d85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d860:	681a      	ldr	r2, [r3, #0]
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	431a      	orrs	r2, r3
 800d866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d868:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800d86a:	e03c      	b.n	800d8e6 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 800d86c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d86e:	685b      	ldr	r3, [r3, #4]
 800d870:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800d872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800d878:	2300      	movs	r3, #0
 800d87a:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800d87c:	69bb      	ldr	r3, [r7, #24]
 800d87e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800d882:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800d884:	69bb      	ldr	r3, [r7, #24]
 800d886:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d88a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d892:	2b00      	cmp	r3, #0
 800d894:	d108      	bne.n	800d8a8 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800d896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d898:	681a      	ldr	r2, [r3, #0]
 800d89a:	69bb      	ldr	r3, [r7, #24]
 800d89c:	4013      	ands	r3, r2
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d00b      	beq.n	800d8ba <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8a6:	e008      	b.n	800d8ba <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800d8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8aa:	681a      	ldr	r2, [r3, #0]
 800d8ac:	69bb      	ldr	r3, [r7, #24]
 800d8ae:	4013      	ands	r3, r2
 800d8b0:	69ba      	ldr	r2, [r7, #24]
 800d8b2:	429a      	cmp	r2, r3
 800d8b4:	d101      	bne.n	800d8ba <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800d8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d010      	beq.n	800d8e2 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d003      	beq.n	800d8d2 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800d8ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8cc:	69bb      	ldr	r3, [r7, #24]
 800d8ce:	4313      	orrs	r3, r2
 800d8d0:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800d8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d8da:	4619      	mov	r1, r3
 800d8dc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d8de:	f001 fcd1 	bl	800f284 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800d8e2:	69fb      	ldr	r3, [r7, #28]
 800d8e4:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800d8e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8e8:	6a3b      	ldr	r3, [r7, #32]
 800d8ea:	429a      	cmp	r2, r3
 800d8ec:	d1be      	bne.n	800d86c <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800d8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8f0:	681a      	ldr	r2, [r3, #0]
 800d8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f4:	43db      	mvns	r3, r3
 800d8f6:	401a      	ands	r2, r3
 800d8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8fa:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800d8fc:	f001 fa00 	bl	800ed00 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800d900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d902:	681b      	ldr	r3, [r3, #0]
}
 800d904:	4618      	mov	r0, r3
 800d906:	3738      	adds	r7, #56	@ 0x38
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800d916:	6839      	ldr	r1, [r7, #0]
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f7ff ff6b 	bl	800d7f4 <xEventGroupSetBits>
}
 800d91e:	bf00      	nop
 800d920:	3708      	adds	r7, #8
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}

0800d926 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800d926:	b480      	push	{r7}
 800d928:	b087      	sub	sp, #28
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	60f8      	str	r0, [r7, #12]
 800d92e:	60b9      	str	r1, [r7, #8]
 800d930:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800d932:	2300      	movs	r3, #0
 800d934:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d107      	bne.n	800d94c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800d93c:	68fa      	ldr	r2, [r7, #12]
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	4013      	ands	r3, r2
 800d942:	2b00      	cmp	r3, #0
 800d944:	d00a      	beq.n	800d95c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800d946:	2301      	movs	r3, #1
 800d948:	617b      	str	r3, [r7, #20]
 800d94a:	e007      	b.n	800d95c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	4013      	ands	r3, r2
 800d952:	68ba      	ldr	r2, [r7, #8]
 800d954:	429a      	cmp	r2, r3
 800d956:	d101      	bne.n	800d95c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800d958:	2301      	movs	r3, #1
 800d95a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800d95c:	697b      	ldr	r3, [r7, #20]
}
 800d95e:	4618      	mov	r0, r3
 800d960:	371c      	adds	r7, #28
 800d962:	46bd      	mov	sp, r7
 800d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d968:	4770      	bx	lr
	...

0800d96c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b086      	sub	sp, #24
 800d970:	af00      	add	r7, sp, #0
 800d972:	60f8      	str	r0, [r7, #12]
 800d974:	60b9      	str	r1, [r7, #8]
 800d976:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	68ba      	ldr	r2, [r7, #8]
 800d97c:	68f9      	ldr	r1, [r7, #12]
 800d97e:	4804      	ldr	r0, [pc, #16]	@ (800d990 <xEventGroupSetBitsFromISR+0x24>)
 800d980:	f002 fb9a 	bl	80100b8 <xTimerPendFunctionCallFromISR>
 800d984:	6178      	str	r0, [r7, #20]

		return xReturn;
 800d986:	697b      	ldr	r3, [r7, #20]
	}
 800d988:	4618      	mov	r0, r3
 800d98a:	3718      	adds	r7, #24
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}
 800d990:	0800d90d 	.word	0x0800d90d

0800d994 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d994:	b480      	push	{r7}
 800d996:	b083      	sub	sp, #12
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f103 0208 	add.w	r2, r3, #8
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f103 0208 	add.w	r2, r3, #8
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f103 0208 	add.w	r2, r3, #8
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d9c8:	bf00      	nop
 800d9ca:	370c      	adds	r7, #12
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d2:	4770      	bx	lr

0800d9d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b083      	sub	sp, #12
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2200      	movs	r2, #0
 800d9e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d9e2:	bf00      	nop
 800d9e4:	370c      	adds	r7, #12
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr

0800d9ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d9ee:	b480      	push	{r7}
 800d9f0:	b085      	sub	sp, #20
 800d9f2:	af00      	add	r7, sp, #0
 800d9f4:	6078      	str	r0, [r7, #4]
 800d9f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	685b      	ldr	r3, [r3, #4]
 800d9fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	689a      	ldr	r2, [r3, #8]
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	689b      	ldr	r3, [r3, #8]
 800da10:	683a      	ldr	r2, [r7, #0]
 800da12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	683a      	ldr	r2, [r7, #0]
 800da18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	1c5a      	adds	r2, r3, #1
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	601a      	str	r2, [r3, #0]
}
 800da2a:	bf00      	nop
 800da2c:	3714      	adds	r7, #20
 800da2e:	46bd      	mov	sp, r7
 800da30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da34:	4770      	bx	lr

0800da36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800da36:	b480      	push	{r7}
 800da38:	b085      	sub	sp, #20
 800da3a:	af00      	add	r7, sp, #0
 800da3c:	6078      	str	r0, [r7, #4]
 800da3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da4c:	d103      	bne.n	800da56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	691b      	ldr	r3, [r3, #16]
 800da52:	60fb      	str	r3, [r7, #12]
 800da54:	e00c      	b.n	800da70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	3308      	adds	r3, #8
 800da5a:	60fb      	str	r3, [r7, #12]
 800da5c:	e002      	b.n	800da64 <vListInsert+0x2e>
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	60fb      	str	r3, [r7, #12]
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	68ba      	ldr	r2, [r7, #8]
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d2f6      	bcs.n	800da5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	685a      	ldr	r2, [r3, #4]
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	685b      	ldr	r3, [r3, #4]
 800da7c:	683a      	ldr	r2, [r7, #0]
 800da7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	68fa      	ldr	r2, [r7, #12]
 800da84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	683a      	ldr	r2, [r7, #0]
 800da8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	1c5a      	adds	r2, r3, #1
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	601a      	str	r2, [r3, #0]
}
 800da9c:	bf00      	nop
 800da9e:	3714      	adds	r7, #20
 800daa0:	46bd      	mov	sp, r7
 800daa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa6:	4770      	bx	lr

0800daa8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800daa8:	b480      	push	{r7}
 800daaa:	b085      	sub	sp, #20
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	691b      	ldr	r3, [r3, #16]
 800dab4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	687a      	ldr	r2, [r7, #4]
 800dabc:	6892      	ldr	r2, [r2, #8]
 800dabe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	689b      	ldr	r3, [r3, #8]
 800dac4:	687a      	ldr	r2, [r7, #4]
 800dac6:	6852      	ldr	r2, [r2, #4]
 800dac8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	685b      	ldr	r3, [r3, #4]
 800dace:	687a      	ldr	r2, [r7, #4]
 800dad0:	429a      	cmp	r2, r3
 800dad2:	d103      	bne.n	800dadc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	689a      	ldr	r2, [r3, #8]
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2200      	movs	r2, #0
 800dae0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	1e5a      	subs	r2, r3, #1
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	681b      	ldr	r3, [r3, #0]
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	3714      	adds	r7, #20
 800daf4:	46bd      	mov	sp, r7
 800daf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafa:	4770      	bx	lr

0800dafc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b084      	sub	sp, #16
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]
 800db04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d10b      	bne.n	800db28 <xQueueGenericReset+0x2c>
	__asm volatile
 800db10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db14:	f383 8811 	msr	BASEPRI, r3
 800db18:	f3bf 8f6f 	isb	sy
 800db1c:	f3bf 8f4f 	dsb	sy
 800db20:	60bb      	str	r3, [r7, #8]
}
 800db22:	bf00      	nop
 800db24:	bf00      	nop
 800db26:	e7fd      	b.n	800db24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800db28:	f002 fc16 	bl	8010358 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	681a      	ldr	r2, [r3, #0]
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db34:	68f9      	ldr	r1, [r7, #12]
 800db36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800db38:	fb01 f303 	mul.w	r3, r1, r3
 800db3c:	441a      	add	r2, r3
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	2200      	movs	r2, #0
 800db46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681a      	ldr	r2, [r3, #0]
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db58:	3b01      	subs	r3, #1
 800db5a:	68f9      	ldr	r1, [r7, #12]
 800db5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800db5e:	fb01 f303 	mul.w	r3, r1, r3
 800db62:	441a      	add	r2, r3
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	22ff      	movs	r2, #255	@ 0xff
 800db6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	22ff      	movs	r2, #255	@ 0xff
 800db74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d114      	bne.n	800dba8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	691b      	ldr	r3, [r3, #16]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d01a      	beq.n	800dbbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	3310      	adds	r3, #16
 800db8a:	4618      	mov	r0, r3
 800db8c:	f001 fb16 	bl	800f1bc <xTaskRemoveFromEventList>
 800db90:	4603      	mov	r3, r0
 800db92:	2b00      	cmp	r3, #0
 800db94:	d012      	beq.n	800dbbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800db96:	4b0d      	ldr	r3, [pc, #52]	@ (800dbcc <xQueueGenericReset+0xd0>)
 800db98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db9c:	601a      	str	r2, [r3, #0]
 800db9e:	f3bf 8f4f 	dsb	sy
 800dba2:	f3bf 8f6f 	isb	sy
 800dba6:	e009      	b.n	800dbbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	3310      	adds	r3, #16
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7ff fef1 	bl	800d994 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	3324      	adds	r3, #36	@ 0x24
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f7ff feec 	bl	800d994 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800dbbc:	f002 fbfe 	bl	80103bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800dbc0:	2301      	movs	r3, #1
}
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	3710      	adds	r7, #16
 800dbc6:	46bd      	mov	sp, r7
 800dbc8:	bd80      	pop	{r7, pc}
 800dbca:	bf00      	nop
 800dbcc:	e000ed04 	.word	0xe000ed04

0800dbd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b08e      	sub	sp, #56	@ 0x38
 800dbd4:	af02      	add	r7, sp, #8
 800dbd6:	60f8      	str	r0, [r7, #12]
 800dbd8:	60b9      	str	r1, [r7, #8]
 800dbda:	607a      	str	r2, [r7, #4]
 800dbdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d10b      	bne.n	800dbfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800dbe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbe8:	f383 8811 	msr	BASEPRI, r3
 800dbec:	f3bf 8f6f 	isb	sy
 800dbf0:	f3bf 8f4f 	dsb	sy
 800dbf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800dbf6:	bf00      	nop
 800dbf8:	bf00      	nop
 800dbfa:	e7fd      	b.n	800dbf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d10b      	bne.n	800dc1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800dc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc06:	f383 8811 	msr	BASEPRI, r3
 800dc0a:	f3bf 8f6f 	isb	sy
 800dc0e:	f3bf 8f4f 	dsb	sy
 800dc12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800dc14:	bf00      	nop
 800dc16:	bf00      	nop
 800dc18:	e7fd      	b.n	800dc16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d002      	beq.n	800dc26 <xQueueGenericCreateStatic+0x56>
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d001      	beq.n	800dc2a <xQueueGenericCreateStatic+0x5a>
 800dc26:	2301      	movs	r3, #1
 800dc28:	e000      	b.n	800dc2c <xQueueGenericCreateStatic+0x5c>
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d10b      	bne.n	800dc48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800dc30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc34:	f383 8811 	msr	BASEPRI, r3
 800dc38:	f3bf 8f6f 	isb	sy
 800dc3c:	f3bf 8f4f 	dsb	sy
 800dc40:	623b      	str	r3, [r7, #32]
}
 800dc42:	bf00      	nop
 800dc44:	bf00      	nop
 800dc46:	e7fd      	b.n	800dc44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d102      	bne.n	800dc54 <xQueueGenericCreateStatic+0x84>
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d101      	bne.n	800dc58 <xQueueGenericCreateStatic+0x88>
 800dc54:	2301      	movs	r3, #1
 800dc56:	e000      	b.n	800dc5a <xQueueGenericCreateStatic+0x8a>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d10b      	bne.n	800dc76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800dc5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc62:	f383 8811 	msr	BASEPRI, r3
 800dc66:	f3bf 8f6f 	isb	sy
 800dc6a:	f3bf 8f4f 	dsb	sy
 800dc6e:	61fb      	str	r3, [r7, #28]
}
 800dc70:	bf00      	nop
 800dc72:	bf00      	nop
 800dc74:	e7fd      	b.n	800dc72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800dc76:	2350      	movs	r3, #80	@ 0x50
 800dc78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	2b50      	cmp	r3, #80	@ 0x50
 800dc7e:	d00b      	beq.n	800dc98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800dc80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc84:	f383 8811 	msr	BASEPRI, r3
 800dc88:	f3bf 8f6f 	isb	sy
 800dc8c:	f3bf 8f4f 	dsb	sy
 800dc90:	61bb      	str	r3, [r7, #24]
}
 800dc92:	bf00      	nop
 800dc94:	bf00      	nop
 800dc96:	e7fd      	b.n	800dc94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800dc98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800dc9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d00d      	beq.n	800dcc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800dca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dca6:	2201      	movs	r2, #1
 800dca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dcac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800dcb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcb2:	9300      	str	r3, [sp, #0]
 800dcb4:	4613      	mov	r3, r2
 800dcb6:	687a      	ldr	r2, [r7, #4]
 800dcb8:	68b9      	ldr	r1, [r7, #8]
 800dcba:	68f8      	ldr	r0, [r7, #12]
 800dcbc:	f000 f840 	bl	800dd40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dcc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	3730      	adds	r7, #48	@ 0x30
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd80      	pop	{r7, pc}

0800dcca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800dcca:	b580      	push	{r7, lr}
 800dccc:	b08a      	sub	sp, #40	@ 0x28
 800dcce:	af02      	add	r7, sp, #8
 800dcd0:	60f8      	str	r0, [r7, #12]
 800dcd2:	60b9      	str	r1, [r7, #8]
 800dcd4:	4613      	mov	r3, r2
 800dcd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d10b      	bne.n	800dcf6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800dcde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dce2:	f383 8811 	msr	BASEPRI, r3
 800dce6:	f3bf 8f6f 	isb	sy
 800dcea:	f3bf 8f4f 	dsb	sy
 800dcee:	613b      	str	r3, [r7, #16]
}
 800dcf0:	bf00      	nop
 800dcf2:	bf00      	nop
 800dcf4:	e7fd      	b.n	800dcf2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	68ba      	ldr	r2, [r7, #8]
 800dcfa:	fb02 f303 	mul.w	r3, r2, r3
 800dcfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800dd00:	69fb      	ldr	r3, [r7, #28]
 800dd02:	3350      	adds	r3, #80	@ 0x50
 800dd04:	4618      	mov	r0, r3
 800dd06:	f002 fc49 	bl	801059c <pvPortMalloc>
 800dd0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800dd0c:	69bb      	ldr	r3, [r7, #24]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d011      	beq.n	800dd36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800dd12:	69bb      	ldr	r3, [r7, #24]
 800dd14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	3350      	adds	r3, #80	@ 0x50
 800dd1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800dd1c:	69bb      	ldr	r3, [r7, #24]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800dd24:	79fa      	ldrb	r2, [r7, #7]
 800dd26:	69bb      	ldr	r3, [r7, #24]
 800dd28:	9300      	str	r3, [sp, #0]
 800dd2a:	4613      	mov	r3, r2
 800dd2c:	697a      	ldr	r2, [r7, #20]
 800dd2e:	68b9      	ldr	r1, [r7, #8]
 800dd30:	68f8      	ldr	r0, [r7, #12]
 800dd32:	f000 f805 	bl	800dd40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800dd36:	69bb      	ldr	r3, [r7, #24]
	}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	3720      	adds	r7, #32
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b084      	sub	sp, #16
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	60f8      	str	r0, [r7, #12]
 800dd48:	60b9      	str	r1, [r7, #8]
 800dd4a:	607a      	str	r2, [r7, #4]
 800dd4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d103      	bne.n	800dd5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800dd54:	69bb      	ldr	r3, [r7, #24]
 800dd56:	69ba      	ldr	r2, [r7, #24]
 800dd58:	601a      	str	r2, [r3, #0]
 800dd5a:	e002      	b.n	800dd62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800dd5c:	69bb      	ldr	r3, [r7, #24]
 800dd5e:	687a      	ldr	r2, [r7, #4]
 800dd60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800dd62:	69bb      	ldr	r3, [r7, #24]
 800dd64:	68fa      	ldr	r2, [r7, #12]
 800dd66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800dd68:	69bb      	ldr	r3, [r7, #24]
 800dd6a:	68ba      	ldr	r2, [r7, #8]
 800dd6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800dd6e:	2101      	movs	r1, #1
 800dd70:	69b8      	ldr	r0, [r7, #24]
 800dd72:	f7ff fec3 	bl	800dafc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800dd76:	69bb      	ldr	r3, [r7, #24]
 800dd78:	78fa      	ldrb	r2, [r7, #3]
 800dd7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800dd7e:	bf00      	nop
 800dd80:	3710      	adds	r7, #16
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}

0800dd86 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800dd86:	b580      	push	{r7, lr}
 800dd88:	b082      	sub	sp, #8
 800dd8a:	af00      	add	r7, sp, #0
 800dd8c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d00e      	beq.n	800ddb2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2200      	movs	r2, #0
 800dda4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800dda6:	2300      	movs	r3, #0
 800dda8:	2200      	movs	r2, #0
 800ddaa:	2100      	movs	r1, #0
 800ddac:	6878      	ldr	r0, [r7, #4]
 800ddae:	f000 f81d 	bl	800ddec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ddb2:	bf00      	nop
 800ddb4:	3708      	adds	r7, #8
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}

0800ddba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ddba:	b580      	push	{r7, lr}
 800ddbc:	b086      	sub	sp, #24
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	617b      	str	r3, [r7, #20]
 800ddc8:	2300      	movs	r3, #0
 800ddca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ddcc:	79fb      	ldrb	r3, [r7, #7]
 800ddce:	461a      	mov	r2, r3
 800ddd0:	6939      	ldr	r1, [r7, #16]
 800ddd2:	6978      	ldr	r0, [r7, #20]
 800ddd4:	f7ff ff79 	bl	800dcca <xQueueGenericCreate>
 800ddd8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ddda:	68f8      	ldr	r0, [r7, #12]
 800dddc:	f7ff ffd3 	bl	800dd86 <prvInitialiseMutex>

		return xNewQueue;
 800dde0:	68fb      	ldr	r3, [r7, #12]
	}
 800dde2:	4618      	mov	r0, r3
 800dde4:	3718      	adds	r7, #24
 800dde6:	46bd      	mov	sp, r7
 800dde8:	bd80      	pop	{r7, pc}
	...

0800ddec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b08e      	sub	sp, #56	@ 0x38
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	60f8      	str	r0, [r7, #12]
 800ddf4:	60b9      	str	r1, [r7, #8]
 800ddf6:	607a      	str	r2, [r7, #4]
 800ddf8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800de02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de04:	2b00      	cmp	r3, #0
 800de06:	d10b      	bne.n	800de20 <xQueueGenericSend+0x34>
	__asm volatile
 800de08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0c:	f383 8811 	msr	BASEPRI, r3
 800de10:	f3bf 8f6f 	isb	sy
 800de14:	f3bf 8f4f 	dsb	sy
 800de18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800de1a:	bf00      	nop
 800de1c:	bf00      	nop
 800de1e:	e7fd      	b.n	800de1c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d103      	bne.n	800de2e <xQueueGenericSend+0x42>
 800de26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d101      	bne.n	800de32 <xQueueGenericSend+0x46>
 800de2e:	2301      	movs	r3, #1
 800de30:	e000      	b.n	800de34 <xQueueGenericSend+0x48>
 800de32:	2300      	movs	r3, #0
 800de34:	2b00      	cmp	r3, #0
 800de36:	d10b      	bne.n	800de50 <xQueueGenericSend+0x64>
	__asm volatile
 800de38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de3c:	f383 8811 	msr	BASEPRI, r3
 800de40:	f3bf 8f6f 	isb	sy
 800de44:	f3bf 8f4f 	dsb	sy
 800de48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800de4a:	bf00      	nop
 800de4c:	bf00      	nop
 800de4e:	e7fd      	b.n	800de4c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	2b02      	cmp	r3, #2
 800de54:	d103      	bne.n	800de5e <xQueueGenericSend+0x72>
 800de56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de5a:	2b01      	cmp	r3, #1
 800de5c:	d101      	bne.n	800de62 <xQueueGenericSend+0x76>
 800de5e:	2301      	movs	r3, #1
 800de60:	e000      	b.n	800de64 <xQueueGenericSend+0x78>
 800de62:	2300      	movs	r3, #0
 800de64:	2b00      	cmp	r3, #0
 800de66:	d10b      	bne.n	800de80 <xQueueGenericSend+0x94>
	__asm volatile
 800de68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de6c:	f383 8811 	msr	BASEPRI, r3
 800de70:	f3bf 8f6f 	isb	sy
 800de74:	f3bf 8f4f 	dsb	sy
 800de78:	623b      	str	r3, [r7, #32]
}
 800de7a:	bf00      	nop
 800de7c:	bf00      	nop
 800de7e:	e7fd      	b.n	800de7c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800de80:	f001 fbc6 	bl	800f610 <xTaskGetSchedulerState>
 800de84:	4603      	mov	r3, r0
 800de86:	2b00      	cmp	r3, #0
 800de88:	d102      	bne.n	800de90 <xQueueGenericSend+0xa4>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d101      	bne.n	800de94 <xQueueGenericSend+0xa8>
 800de90:	2301      	movs	r3, #1
 800de92:	e000      	b.n	800de96 <xQueueGenericSend+0xaa>
 800de94:	2300      	movs	r3, #0
 800de96:	2b00      	cmp	r3, #0
 800de98:	d10b      	bne.n	800deb2 <xQueueGenericSend+0xc6>
	__asm volatile
 800de9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de9e:	f383 8811 	msr	BASEPRI, r3
 800dea2:	f3bf 8f6f 	isb	sy
 800dea6:	f3bf 8f4f 	dsb	sy
 800deaa:	61fb      	str	r3, [r7, #28]
}
 800deac:	bf00      	nop
 800deae:	bf00      	nop
 800deb0:	e7fd      	b.n	800deae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800deb2:	f002 fa51 	bl	8010358 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800deb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800deba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800debc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800debe:	429a      	cmp	r2, r3
 800dec0:	d302      	bcc.n	800dec8 <xQueueGenericSend+0xdc>
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	2b02      	cmp	r3, #2
 800dec6:	d129      	bne.n	800df1c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800dec8:	683a      	ldr	r2, [r7, #0]
 800deca:	68b9      	ldr	r1, [r7, #8]
 800decc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dece:	f000 fb37 	bl	800e540 <prvCopyDataToQueue>
 800ded2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ded4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d010      	beq.n	800defe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dede:	3324      	adds	r3, #36	@ 0x24
 800dee0:	4618      	mov	r0, r3
 800dee2:	f001 f96b 	bl	800f1bc <xTaskRemoveFromEventList>
 800dee6:	4603      	mov	r3, r0
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d013      	beq.n	800df14 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800deec:	4b3f      	ldr	r3, [pc, #252]	@ (800dfec <xQueueGenericSend+0x200>)
 800deee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800def2:	601a      	str	r2, [r3, #0]
 800def4:	f3bf 8f4f 	dsb	sy
 800def8:	f3bf 8f6f 	isb	sy
 800defc:	e00a      	b.n	800df14 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800defe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df00:	2b00      	cmp	r3, #0
 800df02:	d007      	beq.n	800df14 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800df04:	4b39      	ldr	r3, [pc, #228]	@ (800dfec <xQueueGenericSend+0x200>)
 800df06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df0a:	601a      	str	r2, [r3, #0]
 800df0c:	f3bf 8f4f 	dsb	sy
 800df10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800df14:	f002 fa52 	bl	80103bc <vPortExitCritical>
				return pdPASS;
 800df18:	2301      	movs	r3, #1
 800df1a:	e063      	b.n	800dfe4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d103      	bne.n	800df2a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800df22:	f002 fa4b 	bl	80103bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800df26:	2300      	movs	r3, #0
 800df28:	e05c      	b.n	800dfe4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800df2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d106      	bne.n	800df3e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800df30:	f107 0314 	add.w	r3, r7, #20
 800df34:	4618      	mov	r0, r3
 800df36:	f001 fa09 	bl	800f34c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800df3a:	2301      	movs	r3, #1
 800df3c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800df3e:	f002 fa3d 	bl	80103bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800df42:	f000 fecf 	bl	800ece4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800df46:	f002 fa07 	bl	8010358 <vPortEnterCritical>
 800df4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800df50:	b25b      	sxtb	r3, r3
 800df52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df56:	d103      	bne.n	800df60 <xQueueGenericSend+0x174>
 800df58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df5a:	2200      	movs	r2, #0
 800df5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800df66:	b25b      	sxtb	r3, r3
 800df68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df6c:	d103      	bne.n	800df76 <xQueueGenericSend+0x18a>
 800df6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df70:	2200      	movs	r2, #0
 800df72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800df76:	f002 fa21 	bl	80103bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800df7a:	1d3a      	adds	r2, r7, #4
 800df7c:	f107 0314 	add.w	r3, r7, #20
 800df80:	4611      	mov	r1, r2
 800df82:	4618      	mov	r0, r3
 800df84:	f001 f9f8 	bl	800f378 <xTaskCheckForTimeOut>
 800df88:	4603      	mov	r3, r0
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d124      	bne.n	800dfd8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800df8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800df90:	f000 fbce 	bl	800e730 <prvIsQueueFull>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d018      	beq.n	800dfcc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800df9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df9c:	3310      	adds	r3, #16
 800df9e:	687a      	ldr	r2, [r7, #4]
 800dfa0:	4611      	mov	r1, r2
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	f001 f87a 	bl	800f09c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800dfa8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfaa:	f000 fb59 	bl	800e660 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800dfae:	f000 fea7 	bl	800ed00 <xTaskResumeAll>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	f47f af7c 	bne.w	800deb2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800dfba:	4b0c      	ldr	r3, [pc, #48]	@ (800dfec <xQueueGenericSend+0x200>)
 800dfbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfc0:	601a      	str	r2, [r3, #0]
 800dfc2:	f3bf 8f4f 	dsb	sy
 800dfc6:	f3bf 8f6f 	isb	sy
 800dfca:	e772      	b.n	800deb2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800dfcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfce:	f000 fb47 	bl	800e660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dfd2:	f000 fe95 	bl	800ed00 <xTaskResumeAll>
 800dfd6:	e76c      	b.n	800deb2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800dfd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dfda:	f000 fb41 	bl	800e660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dfde:	f000 fe8f 	bl	800ed00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800dfe2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3738      	adds	r7, #56	@ 0x38
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}
 800dfec:	e000ed04 	.word	0xe000ed04

0800dff0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b090      	sub	sp, #64	@ 0x40
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	60f8      	str	r0, [r7, #12]
 800dff8:	60b9      	str	r1, [r7, #8]
 800dffa:	607a      	str	r2, [r7, #4]
 800dffc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800e002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e004:	2b00      	cmp	r3, #0
 800e006:	d10b      	bne.n	800e020 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800e008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e00c:	f383 8811 	msr	BASEPRI, r3
 800e010:	f3bf 8f6f 	isb	sy
 800e014:	f3bf 8f4f 	dsb	sy
 800e018:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e01a:	bf00      	nop
 800e01c:	bf00      	nop
 800e01e:	e7fd      	b.n	800e01c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d103      	bne.n	800e02e <xQueueGenericSendFromISR+0x3e>
 800e026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d101      	bne.n	800e032 <xQueueGenericSendFromISR+0x42>
 800e02e:	2301      	movs	r3, #1
 800e030:	e000      	b.n	800e034 <xQueueGenericSendFromISR+0x44>
 800e032:	2300      	movs	r3, #0
 800e034:	2b00      	cmp	r3, #0
 800e036:	d10b      	bne.n	800e050 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800e038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e03c:	f383 8811 	msr	BASEPRI, r3
 800e040:	f3bf 8f6f 	isb	sy
 800e044:	f3bf 8f4f 	dsb	sy
 800e048:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e04a:	bf00      	nop
 800e04c:	bf00      	nop
 800e04e:	e7fd      	b.n	800e04c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	2b02      	cmp	r3, #2
 800e054:	d103      	bne.n	800e05e <xQueueGenericSendFromISR+0x6e>
 800e056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e05a:	2b01      	cmp	r3, #1
 800e05c:	d101      	bne.n	800e062 <xQueueGenericSendFromISR+0x72>
 800e05e:	2301      	movs	r3, #1
 800e060:	e000      	b.n	800e064 <xQueueGenericSendFromISR+0x74>
 800e062:	2300      	movs	r3, #0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d10b      	bne.n	800e080 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800e068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e06c:	f383 8811 	msr	BASEPRI, r3
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	623b      	str	r3, [r7, #32]
}
 800e07a:	bf00      	nop
 800e07c:	bf00      	nop
 800e07e:	e7fd      	b.n	800e07c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e080:	f002 fa4a 	bl	8010518 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e084:	f3ef 8211 	mrs	r2, BASEPRI
 800e088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e08c:	f383 8811 	msr	BASEPRI, r3
 800e090:	f3bf 8f6f 	isb	sy
 800e094:	f3bf 8f4f 	dsb	sy
 800e098:	61fa      	str	r2, [r7, #28]
 800e09a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e09c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e09e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e0a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d302      	bcc.n	800e0b2 <xQueueGenericSendFromISR+0xc2>
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	2b02      	cmp	r3, #2
 800e0b0:	d12f      	bne.n	800e112 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e0b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e0c2:	683a      	ldr	r2, [r7, #0]
 800e0c4:	68b9      	ldr	r1, [r7, #8]
 800e0c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e0c8:	f000 fa3a 	bl	800e540 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e0cc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800e0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0d4:	d112      	bne.n	800e0fc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d016      	beq.n	800e10c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0e0:	3324      	adds	r3, #36	@ 0x24
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f001 f86a 	bl	800f1bc <xTaskRemoveFromEventList>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d00e      	beq.n	800e10c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d00b      	beq.n	800e10c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	601a      	str	r2, [r3, #0]
 800e0fa:	e007      	b.n	800e10c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e0fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e100:	3301      	adds	r3, #1
 800e102:	b2db      	uxtb	r3, r3
 800e104:	b25a      	sxtb	r2, r3
 800e106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800e10c:	2301      	movs	r3, #1
 800e10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800e110:	e001      	b.n	800e116 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e112:	2300      	movs	r3, #0
 800e114:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e118:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e120:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e124:	4618      	mov	r0, r3
 800e126:	3740      	adds	r7, #64	@ 0x40
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}

0800e12c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b08c      	sub	sp, #48	@ 0x30
 800e130:	af00      	add	r7, sp, #0
 800e132:	60f8      	str	r0, [r7, #12]
 800e134:	60b9      	str	r1, [r7, #8]
 800e136:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e138:	2300      	movs	r3, #0
 800e13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e142:	2b00      	cmp	r3, #0
 800e144:	d10b      	bne.n	800e15e <xQueueReceive+0x32>
	__asm volatile
 800e146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e14a:	f383 8811 	msr	BASEPRI, r3
 800e14e:	f3bf 8f6f 	isb	sy
 800e152:	f3bf 8f4f 	dsb	sy
 800e156:	623b      	str	r3, [r7, #32]
}
 800e158:	bf00      	nop
 800e15a:	bf00      	nop
 800e15c:	e7fd      	b.n	800e15a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d103      	bne.n	800e16c <xQueueReceive+0x40>
 800e164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d101      	bne.n	800e170 <xQueueReceive+0x44>
 800e16c:	2301      	movs	r3, #1
 800e16e:	e000      	b.n	800e172 <xQueueReceive+0x46>
 800e170:	2300      	movs	r3, #0
 800e172:	2b00      	cmp	r3, #0
 800e174:	d10b      	bne.n	800e18e <xQueueReceive+0x62>
	__asm volatile
 800e176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e17a:	f383 8811 	msr	BASEPRI, r3
 800e17e:	f3bf 8f6f 	isb	sy
 800e182:	f3bf 8f4f 	dsb	sy
 800e186:	61fb      	str	r3, [r7, #28]
}
 800e188:	bf00      	nop
 800e18a:	bf00      	nop
 800e18c:	e7fd      	b.n	800e18a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e18e:	f001 fa3f 	bl	800f610 <xTaskGetSchedulerState>
 800e192:	4603      	mov	r3, r0
 800e194:	2b00      	cmp	r3, #0
 800e196:	d102      	bne.n	800e19e <xQueueReceive+0x72>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d101      	bne.n	800e1a2 <xQueueReceive+0x76>
 800e19e:	2301      	movs	r3, #1
 800e1a0:	e000      	b.n	800e1a4 <xQueueReceive+0x78>
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d10b      	bne.n	800e1c0 <xQueueReceive+0x94>
	__asm volatile
 800e1a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1ac:	f383 8811 	msr	BASEPRI, r3
 800e1b0:	f3bf 8f6f 	isb	sy
 800e1b4:	f3bf 8f4f 	dsb	sy
 800e1b8:	61bb      	str	r3, [r7, #24]
}
 800e1ba:	bf00      	nop
 800e1bc:	bf00      	nop
 800e1be:	e7fd      	b.n	800e1bc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e1c0:	f002 f8ca 	bl	8010358 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e1c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1c8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d01f      	beq.n	800e210 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e1d0:	68b9      	ldr	r1, [r7, #8]
 800e1d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1d4:	f000 fa1e 	bl	800e614 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1da:	1e5a      	subs	r2, r3, #1
 800e1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1de:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1e2:	691b      	ldr	r3, [r3, #16]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d00f      	beq.n	800e208 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1ea:	3310      	adds	r3, #16
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f000 ffe5 	bl	800f1bc <xTaskRemoveFromEventList>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d007      	beq.n	800e208 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e1f8:	4b3c      	ldr	r3, [pc, #240]	@ (800e2ec <xQueueReceive+0x1c0>)
 800e1fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1fe:	601a      	str	r2, [r3, #0]
 800e200:	f3bf 8f4f 	dsb	sy
 800e204:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e208:	f002 f8d8 	bl	80103bc <vPortExitCritical>
				return pdPASS;
 800e20c:	2301      	movs	r3, #1
 800e20e:	e069      	b.n	800e2e4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d103      	bne.n	800e21e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e216:	f002 f8d1 	bl	80103bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e21a:	2300      	movs	r3, #0
 800e21c:	e062      	b.n	800e2e4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e220:	2b00      	cmp	r3, #0
 800e222:	d106      	bne.n	800e232 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e224:	f107 0310 	add.w	r3, r7, #16
 800e228:	4618      	mov	r0, r3
 800e22a:	f001 f88f 	bl	800f34c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e22e:	2301      	movs	r3, #1
 800e230:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e232:	f002 f8c3 	bl	80103bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e236:	f000 fd55 	bl	800ece4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e23a:	f002 f88d 	bl	8010358 <vPortEnterCritical>
 800e23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e240:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e244:	b25b      	sxtb	r3, r3
 800e246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e24a:	d103      	bne.n	800e254 <xQueueReceive+0x128>
 800e24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e24e:	2200      	movs	r2, #0
 800e250:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e256:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e25a:	b25b      	sxtb	r3, r3
 800e25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e260:	d103      	bne.n	800e26a <xQueueReceive+0x13e>
 800e262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e264:	2200      	movs	r2, #0
 800e266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e26a:	f002 f8a7 	bl	80103bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e26e:	1d3a      	adds	r2, r7, #4
 800e270:	f107 0310 	add.w	r3, r7, #16
 800e274:	4611      	mov	r1, r2
 800e276:	4618      	mov	r0, r3
 800e278:	f001 f87e 	bl	800f378 <xTaskCheckForTimeOut>
 800e27c:	4603      	mov	r3, r0
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d123      	bne.n	800e2ca <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e284:	f000 fa3e 	bl	800e704 <prvIsQueueEmpty>
 800e288:	4603      	mov	r3, r0
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d017      	beq.n	800e2be <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e290:	3324      	adds	r3, #36	@ 0x24
 800e292:	687a      	ldr	r2, [r7, #4]
 800e294:	4611      	mov	r1, r2
 800e296:	4618      	mov	r0, r3
 800e298:	f000 ff00 	bl	800f09c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e29c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e29e:	f000 f9df 	bl	800e660 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e2a2:	f000 fd2d 	bl	800ed00 <xTaskResumeAll>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d189      	bne.n	800e1c0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800e2ac:	4b0f      	ldr	r3, [pc, #60]	@ (800e2ec <xQueueReceive+0x1c0>)
 800e2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2b2:	601a      	str	r2, [r3, #0]
 800e2b4:	f3bf 8f4f 	dsb	sy
 800e2b8:	f3bf 8f6f 	isb	sy
 800e2bc:	e780      	b.n	800e1c0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e2be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e2c0:	f000 f9ce 	bl	800e660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e2c4:	f000 fd1c 	bl	800ed00 <xTaskResumeAll>
 800e2c8:	e77a      	b.n	800e1c0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e2ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e2cc:	f000 f9c8 	bl	800e660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e2d0:	f000 fd16 	bl	800ed00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e2d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e2d6:	f000 fa15 	bl	800e704 <prvIsQueueEmpty>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	f43f af6f 	beq.w	800e1c0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e2e2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3730      	adds	r7, #48	@ 0x30
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}
 800e2ec:	e000ed04 	.word	0xe000ed04

0800e2f0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b08e      	sub	sp, #56	@ 0x38
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
 800e2f8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800e302:	2300      	movs	r3, #0
 800e304:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d10b      	bne.n	800e324 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800e30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e310:	f383 8811 	msr	BASEPRI, r3
 800e314:	f3bf 8f6f 	isb	sy
 800e318:	f3bf 8f4f 	dsb	sy
 800e31c:	623b      	str	r3, [r7, #32]
}
 800e31e:	bf00      	nop
 800e320:	bf00      	nop
 800e322:	e7fd      	b.n	800e320 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800e324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d00b      	beq.n	800e344 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800e32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e330:	f383 8811 	msr	BASEPRI, r3
 800e334:	f3bf 8f6f 	isb	sy
 800e338:	f3bf 8f4f 	dsb	sy
 800e33c:	61fb      	str	r3, [r7, #28]
}
 800e33e:	bf00      	nop
 800e340:	bf00      	nop
 800e342:	e7fd      	b.n	800e340 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e344:	f001 f964 	bl	800f610 <xTaskGetSchedulerState>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d102      	bne.n	800e354 <xQueueSemaphoreTake+0x64>
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d101      	bne.n	800e358 <xQueueSemaphoreTake+0x68>
 800e354:	2301      	movs	r3, #1
 800e356:	e000      	b.n	800e35a <xQueueSemaphoreTake+0x6a>
 800e358:	2300      	movs	r3, #0
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d10b      	bne.n	800e376 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800e35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e362:	f383 8811 	msr	BASEPRI, r3
 800e366:	f3bf 8f6f 	isb	sy
 800e36a:	f3bf 8f4f 	dsb	sy
 800e36e:	61bb      	str	r3, [r7, #24]
}
 800e370:	bf00      	nop
 800e372:	bf00      	nop
 800e374:	e7fd      	b.n	800e372 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e376:	f001 ffef 	bl	8010358 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800e37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e37c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e37e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800e380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e382:	2b00      	cmp	r3, #0
 800e384:	d024      	beq.n	800e3d0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800e386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e388:	1e5a      	subs	r2, r3, #1
 800e38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e38c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e38e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d104      	bne.n	800e3a0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800e396:	f001 facd 	bl	800f934 <pvTaskIncrementMutexHeldCount>
 800e39a:	4602      	mov	r2, r0
 800e39c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e39e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3a2:	691b      	ldr	r3, [r3, #16]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d00f      	beq.n	800e3c8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3aa:	3310      	adds	r3, #16
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f000 ff05 	bl	800f1bc <xTaskRemoveFromEventList>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d007      	beq.n	800e3c8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e3b8:	4b54      	ldr	r3, [pc, #336]	@ (800e50c <xQueueSemaphoreTake+0x21c>)
 800e3ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3be:	601a      	str	r2, [r3, #0]
 800e3c0:	f3bf 8f4f 	dsb	sy
 800e3c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e3c8:	f001 fff8 	bl	80103bc <vPortExitCritical>
				return pdPASS;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	e098      	b.n	800e502 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d112      	bne.n	800e3fc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800e3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d00b      	beq.n	800e3f4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800e3dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3e0:	f383 8811 	msr	BASEPRI, r3
 800e3e4:	f3bf 8f6f 	isb	sy
 800e3e8:	f3bf 8f4f 	dsb	sy
 800e3ec:	617b      	str	r3, [r7, #20]
}
 800e3ee:	bf00      	nop
 800e3f0:	bf00      	nop
 800e3f2:	e7fd      	b.n	800e3f0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800e3f4:	f001 ffe2 	bl	80103bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	e082      	b.n	800e502 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e3fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d106      	bne.n	800e410 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e402:	f107 030c 	add.w	r3, r7, #12
 800e406:	4618      	mov	r0, r3
 800e408:	f000 ffa0 	bl	800f34c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e40c:	2301      	movs	r3, #1
 800e40e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e410:	f001 ffd4 	bl	80103bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e414:	f000 fc66 	bl	800ece4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e418:	f001 ff9e 	bl	8010358 <vPortEnterCritical>
 800e41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e41e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e422:	b25b      	sxtb	r3, r3
 800e424:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e428:	d103      	bne.n	800e432 <xQueueSemaphoreTake+0x142>
 800e42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e42c:	2200      	movs	r2, #0
 800e42e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e434:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e438:	b25b      	sxtb	r3, r3
 800e43a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e43e:	d103      	bne.n	800e448 <xQueueSemaphoreTake+0x158>
 800e440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e442:	2200      	movs	r2, #0
 800e444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e448:	f001 ffb8 	bl	80103bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e44c:	463a      	mov	r2, r7
 800e44e:	f107 030c 	add.w	r3, r7, #12
 800e452:	4611      	mov	r1, r2
 800e454:	4618      	mov	r0, r3
 800e456:	f000 ff8f 	bl	800f378 <xTaskCheckForTimeOut>
 800e45a:	4603      	mov	r3, r0
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d132      	bne.n	800e4c6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e460:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e462:	f000 f94f 	bl	800e704 <prvIsQueueEmpty>
 800e466:	4603      	mov	r3, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d026      	beq.n	800e4ba <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e46c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d109      	bne.n	800e488 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800e474:	f001 ff70 	bl	8010358 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e47a:	689b      	ldr	r3, [r3, #8]
 800e47c:	4618      	mov	r0, r3
 800e47e:	f001 f8e5 	bl	800f64c <xTaskPriorityInherit>
 800e482:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800e484:	f001 ff9a 	bl	80103bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e48a:	3324      	adds	r3, #36	@ 0x24
 800e48c:	683a      	ldr	r2, [r7, #0]
 800e48e:	4611      	mov	r1, r2
 800e490:	4618      	mov	r0, r3
 800e492:	f000 fe03 	bl	800f09c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e496:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e498:	f000 f8e2 	bl	800e660 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e49c:	f000 fc30 	bl	800ed00 <xTaskResumeAll>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	f47f af67 	bne.w	800e376 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800e4a8:	4b18      	ldr	r3, [pc, #96]	@ (800e50c <xQueueSemaphoreTake+0x21c>)
 800e4aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4ae:	601a      	str	r2, [r3, #0]
 800e4b0:	f3bf 8f4f 	dsb	sy
 800e4b4:	f3bf 8f6f 	isb	sy
 800e4b8:	e75d      	b.n	800e376 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800e4ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e4bc:	f000 f8d0 	bl	800e660 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e4c0:	f000 fc1e 	bl	800ed00 <xTaskResumeAll>
 800e4c4:	e757      	b.n	800e376 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800e4c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e4c8:	f000 f8ca 	bl	800e660 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e4cc:	f000 fc18 	bl	800ed00 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e4d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e4d2:	f000 f917 	bl	800e704 <prvIsQueueEmpty>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	f43f af4c 	beq.w	800e376 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800e4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d00d      	beq.n	800e500 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800e4e4:	f001 ff38 	bl	8010358 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800e4e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e4ea:	f000 f811 	bl	800e510 <prvGetDisinheritPriorityAfterTimeout>
 800e4ee:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800e4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f2:	689b      	ldr	r3, [r3, #8]
 800e4f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f001 f980 	bl	800f7fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800e4fc:	f001 ff5e 	bl	80103bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e500:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e502:	4618      	mov	r0, r3
 800e504:	3738      	adds	r7, #56	@ 0x38
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}
 800e50a:	bf00      	nop
 800e50c:	e000ed04 	.word	0xe000ed04

0800e510 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800e510:	b480      	push	{r7}
 800e512:	b085      	sub	sp, #20
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d006      	beq.n	800e52e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800e52a:	60fb      	str	r3, [r7, #12]
 800e52c:	e001      	b.n	800e532 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800e52e:	2300      	movs	r3, #0
 800e530:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800e532:	68fb      	ldr	r3, [r7, #12]
	}
 800e534:	4618      	mov	r0, r3
 800e536:	3714      	adds	r7, #20
 800e538:	46bd      	mov	sp, r7
 800e53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53e:	4770      	bx	lr

0800e540 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b086      	sub	sp, #24
 800e544:	af00      	add	r7, sp, #0
 800e546:	60f8      	str	r0, [r7, #12]
 800e548:	60b9      	str	r1, [r7, #8]
 800e54a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e54c:	2300      	movs	r3, #0
 800e54e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e554:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d10d      	bne.n	800e57a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d14d      	bne.n	800e602 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	689b      	ldr	r3, [r3, #8]
 800e56a:	4618      	mov	r0, r3
 800e56c:	f001 f8d6 	bl	800f71c <xTaskPriorityDisinherit>
 800e570:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	2200      	movs	r2, #0
 800e576:	609a      	str	r2, [r3, #8]
 800e578:	e043      	b.n	800e602 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d119      	bne.n	800e5b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	6858      	ldr	r0, [r3, #4]
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e588:	461a      	mov	r2, r3
 800e58a:	68b9      	ldr	r1, [r7, #8]
 800e58c:	f003 f90d 	bl	80117aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	685a      	ldr	r2, [r3, #4]
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e598:	441a      	add	r2, r3
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	685a      	ldr	r2, [r3, #4]
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	689b      	ldr	r3, [r3, #8]
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	d32b      	bcc.n	800e602 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	605a      	str	r2, [r3, #4]
 800e5b2:	e026      	b.n	800e602 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	68d8      	ldr	r0, [r3, #12]
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5bc:	461a      	mov	r2, r3
 800e5be:	68b9      	ldr	r1, [r7, #8]
 800e5c0:	f003 f8f3 	bl	80117aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	68da      	ldr	r2, [r3, #12]
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5cc:	425b      	negs	r3, r3
 800e5ce:	441a      	add	r2, r3
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	68da      	ldr	r2, [r3, #12]
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d207      	bcs.n	800e5f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	689a      	ldr	r2, [r3, #8]
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5e8:	425b      	negs	r3, r3
 800e5ea:	441a      	add	r2, r3
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2b02      	cmp	r3, #2
 800e5f4:	d105      	bne.n	800e602 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	3b01      	subs	r3, #1
 800e600:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	1c5a      	adds	r2, r3, #1
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800e60a:	697b      	ldr	r3, [r7, #20]
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3718      	adds	r7, #24
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}

0800e614 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b082      	sub	sp, #8
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
 800e61c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e622:	2b00      	cmp	r3, #0
 800e624:	d018      	beq.n	800e658 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	68da      	ldr	r2, [r3, #12]
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e62e:	441a      	add	r2, r3
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	68da      	ldr	r2, [r3, #12]
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	689b      	ldr	r3, [r3, #8]
 800e63c:	429a      	cmp	r2, r3
 800e63e:	d303      	bcc.n	800e648 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681a      	ldr	r2, [r3, #0]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	68d9      	ldr	r1, [r3, #12]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e650:	461a      	mov	r2, r3
 800e652:	6838      	ldr	r0, [r7, #0]
 800e654:	f003 f8a9 	bl	80117aa <memcpy>
	}
}
 800e658:	bf00      	nop
 800e65a:	3708      	adds	r7, #8
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}

0800e660 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b084      	sub	sp, #16
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e668:	f001 fe76 	bl	8010358 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e672:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e674:	e011      	b.n	800e69a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d012      	beq.n	800e6a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	3324      	adds	r3, #36	@ 0x24
 800e682:	4618      	mov	r0, r3
 800e684:	f000 fd9a 	bl	800f1bc <xTaskRemoveFromEventList>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d001      	beq.n	800e692 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e68e:	f000 fed7 	bl	800f440 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e692:	7bfb      	ldrb	r3, [r7, #15]
 800e694:	3b01      	subs	r3, #1
 800e696:	b2db      	uxtb	r3, r3
 800e698:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e69a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	dce9      	bgt.n	800e676 <prvUnlockQueue+0x16>
 800e6a2:	e000      	b.n	800e6a6 <prvUnlockQueue+0x46>
					break;
 800e6a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	22ff      	movs	r2, #255	@ 0xff
 800e6aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e6ae:	f001 fe85 	bl	80103bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e6b2:	f001 fe51 	bl	8010358 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e6bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e6be:	e011      	b.n	800e6e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	691b      	ldr	r3, [r3, #16]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d012      	beq.n	800e6ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	3310      	adds	r3, #16
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f000 fd75 	bl	800f1bc <xTaskRemoveFromEventList>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d001      	beq.n	800e6dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e6d8:	f000 feb2 	bl	800f440 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e6dc:	7bbb      	ldrb	r3, [r7, #14]
 800e6de:	3b01      	subs	r3, #1
 800e6e0:	b2db      	uxtb	r3, r3
 800e6e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e6e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	dce9      	bgt.n	800e6c0 <prvUnlockQueue+0x60>
 800e6ec:	e000      	b.n	800e6f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e6ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	22ff      	movs	r2, #255	@ 0xff
 800e6f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e6f8:	f001 fe60 	bl	80103bc <vPortExitCritical>
}
 800e6fc:	bf00      	nop
 800e6fe:	3710      	adds	r7, #16
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}

0800e704 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e704:	b580      	push	{r7, lr}
 800e706:	b084      	sub	sp, #16
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e70c:	f001 fe24 	bl	8010358 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e714:	2b00      	cmp	r3, #0
 800e716:	d102      	bne.n	800e71e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e718:	2301      	movs	r3, #1
 800e71a:	60fb      	str	r3, [r7, #12]
 800e71c:	e001      	b.n	800e722 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e71e:	2300      	movs	r3, #0
 800e720:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e722:	f001 fe4b 	bl	80103bc <vPortExitCritical>

	return xReturn;
 800e726:	68fb      	ldr	r3, [r7, #12]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3710      	adds	r7, #16
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e738:	f001 fe0e 	bl	8010358 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e744:	429a      	cmp	r2, r3
 800e746:	d102      	bne.n	800e74e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e748:	2301      	movs	r3, #1
 800e74a:	60fb      	str	r3, [r7, #12]
 800e74c:	e001      	b.n	800e752 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e74e:	2300      	movs	r3, #0
 800e750:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e752:	f001 fe33 	bl	80103bc <vPortExitCritical>

	return xReturn;
 800e756:	68fb      	ldr	r3, [r7, #12]
}
 800e758:	4618      	mov	r0, r3
 800e75a:	3710      	adds	r7, #16
 800e75c:	46bd      	mov	sp, r7
 800e75e:	bd80      	pop	{r7, pc}

0800e760 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e760:	b480      	push	{r7}
 800e762:	b085      	sub	sp, #20
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
 800e768:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e76a:	2300      	movs	r3, #0
 800e76c:	60fb      	str	r3, [r7, #12]
 800e76e:	e014      	b.n	800e79a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e770:	4a0f      	ldr	r2, [pc, #60]	@ (800e7b0 <vQueueAddToRegistry+0x50>)
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d10b      	bne.n	800e794 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e77c:	490c      	ldr	r1, [pc, #48]	@ (800e7b0 <vQueueAddToRegistry+0x50>)
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	683a      	ldr	r2, [r7, #0]
 800e782:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e786:	4a0a      	ldr	r2, [pc, #40]	@ (800e7b0 <vQueueAddToRegistry+0x50>)
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	00db      	lsls	r3, r3, #3
 800e78c:	4413      	add	r3, r2
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e792:	e006      	b.n	800e7a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	3301      	adds	r3, #1
 800e798:	60fb      	str	r3, [r7, #12]
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	2b07      	cmp	r3, #7
 800e79e:	d9e7      	bls.n	800e770 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e7a0:	bf00      	nop
 800e7a2:	bf00      	nop
 800e7a4:	3714      	adds	r7, #20
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop
 800e7b0:	20002894 	.word	0x20002894

0800e7b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b086      	sub	sp, #24
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	60f8      	str	r0, [r7, #12]
 800e7bc:	60b9      	str	r1, [r7, #8]
 800e7be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e7c4:	f001 fdc8 	bl	8010358 <vPortEnterCritical>
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e7ce:	b25b      	sxtb	r3, r3
 800e7d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7d4:	d103      	bne.n	800e7de <vQueueWaitForMessageRestricted+0x2a>
 800e7d6:	697b      	ldr	r3, [r7, #20]
 800e7d8:	2200      	movs	r2, #0
 800e7da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e7de:	697b      	ldr	r3, [r7, #20]
 800e7e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e7e4:	b25b      	sxtb	r3, r3
 800e7e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7ea:	d103      	bne.n	800e7f4 <vQueueWaitForMessageRestricted+0x40>
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e7f4:	f001 fde2 	bl	80103bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e7f8:	697b      	ldr	r3, [r7, #20]
 800e7fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d106      	bne.n	800e80e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	3324      	adds	r3, #36	@ 0x24
 800e804:	687a      	ldr	r2, [r7, #4]
 800e806:	68b9      	ldr	r1, [r7, #8]
 800e808:	4618      	mov	r0, r3
 800e80a:	f000 fcab 	bl	800f164 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e80e:	6978      	ldr	r0, [r7, #20]
 800e810:	f7ff ff26 	bl	800e660 <prvUnlockQueue>
	}
 800e814:	bf00      	nop
 800e816:	3718      	adds	r7, #24
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}

0800e81c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b08e      	sub	sp, #56	@ 0x38
 800e820:	af04      	add	r7, sp, #16
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	60b9      	str	r1, [r7, #8]
 800e826:	607a      	str	r2, [r7, #4]
 800e828:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e82a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d10b      	bne.n	800e848 <xTaskCreateStatic+0x2c>
	__asm volatile
 800e830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e834:	f383 8811 	msr	BASEPRI, r3
 800e838:	f3bf 8f6f 	isb	sy
 800e83c:	f3bf 8f4f 	dsb	sy
 800e840:	623b      	str	r3, [r7, #32]
}
 800e842:	bf00      	nop
 800e844:	bf00      	nop
 800e846:	e7fd      	b.n	800e844 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800e848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d10b      	bne.n	800e866 <xTaskCreateStatic+0x4a>
	__asm volatile
 800e84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e852:	f383 8811 	msr	BASEPRI, r3
 800e856:	f3bf 8f6f 	isb	sy
 800e85a:	f3bf 8f4f 	dsb	sy
 800e85e:	61fb      	str	r3, [r7, #28]
}
 800e860:	bf00      	nop
 800e862:	bf00      	nop
 800e864:	e7fd      	b.n	800e862 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e866:	23a8      	movs	r3, #168	@ 0xa8
 800e868:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	2ba8      	cmp	r3, #168	@ 0xa8
 800e86e:	d00b      	beq.n	800e888 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e874:	f383 8811 	msr	BASEPRI, r3
 800e878:	f3bf 8f6f 	isb	sy
 800e87c:	f3bf 8f4f 	dsb	sy
 800e880:	61bb      	str	r3, [r7, #24]
}
 800e882:	bf00      	nop
 800e884:	bf00      	nop
 800e886:	e7fd      	b.n	800e884 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e888:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d01e      	beq.n	800e8ce <xTaskCreateStatic+0xb2>
 800e890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e892:	2b00      	cmp	r3, #0
 800e894:	d01b      	beq.n	800e8ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e898:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e89c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e89e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8a2:	2202      	movs	r2, #2
 800e8a4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	9303      	str	r3, [sp, #12]
 800e8ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8ae:	9302      	str	r3, [sp, #8]
 800e8b0:	f107 0314 	add.w	r3, r7, #20
 800e8b4:	9301      	str	r3, [sp, #4]
 800e8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b8:	9300      	str	r3, [sp, #0]
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	687a      	ldr	r2, [r7, #4]
 800e8be:	68b9      	ldr	r1, [r7, #8]
 800e8c0:	68f8      	ldr	r0, [r7, #12]
 800e8c2:	f000 f851 	bl	800e968 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e8c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e8c8:	f000 f8f6 	bl	800eab8 <prvAddNewTaskToReadyList>
 800e8cc:	e001      	b.n	800e8d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e8d2:	697b      	ldr	r3, [r7, #20]
	}
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	3728      	adds	r7, #40	@ 0x28
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	bd80      	pop	{r7, pc}

0800e8dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b08c      	sub	sp, #48	@ 0x30
 800e8e0:	af04      	add	r7, sp, #16
 800e8e2:	60f8      	str	r0, [r7, #12]
 800e8e4:	60b9      	str	r1, [r7, #8]
 800e8e6:	603b      	str	r3, [r7, #0]
 800e8e8:	4613      	mov	r3, r2
 800e8ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e8ec:	88fb      	ldrh	r3, [r7, #6]
 800e8ee:	009b      	lsls	r3, r3, #2
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f001 fe53 	bl	801059c <pvPortMalloc>
 800e8f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d00e      	beq.n	800e91c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e8fe:	20a8      	movs	r0, #168	@ 0xa8
 800e900:	f001 fe4c 	bl	801059c <pvPortMalloc>
 800e904:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e906:	69fb      	ldr	r3, [r7, #28]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d003      	beq.n	800e914 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e90c:	69fb      	ldr	r3, [r7, #28]
 800e90e:	697a      	ldr	r2, [r7, #20]
 800e910:	631a      	str	r2, [r3, #48]	@ 0x30
 800e912:	e005      	b.n	800e920 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e914:	6978      	ldr	r0, [r7, #20]
 800e916:	f001 ff0f 	bl	8010738 <vPortFree>
 800e91a:	e001      	b.n	800e920 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e91c:	2300      	movs	r3, #0
 800e91e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e920:	69fb      	ldr	r3, [r7, #28]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d017      	beq.n	800e956 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e926:	69fb      	ldr	r3, [r7, #28]
 800e928:	2200      	movs	r2, #0
 800e92a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e92e:	88fa      	ldrh	r2, [r7, #6]
 800e930:	2300      	movs	r3, #0
 800e932:	9303      	str	r3, [sp, #12]
 800e934:	69fb      	ldr	r3, [r7, #28]
 800e936:	9302      	str	r3, [sp, #8]
 800e938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93a:	9301      	str	r3, [sp, #4]
 800e93c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e93e:	9300      	str	r3, [sp, #0]
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	68b9      	ldr	r1, [r7, #8]
 800e944:	68f8      	ldr	r0, [r7, #12]
 800e946:	f000 f80f 	bl	800e968 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e94a:	69f8      	ldr	r0, [r7, #28]
 800e94c:	f000 f8b4 	bl	800eab8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e950:	2301      	movs	r3, #1
 800e952:	61bb      	str	r3, [r7, #24]
 800e954:	e002      	b.n	800e95c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e956:	f04f 33ff 	mov.w	r3, #4294967295
 800e95a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e95c:	69bb      	ldr	r3, [r7, #24]
	}
 800e95e:	4618      	mov	r0, r3
 800e960:	3720      	adds	r7, #32
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}
	...

0800e968 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b088      	sub	sp, #32
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	60f8      	str	r0, [r7, #12]
 800e970:	60b9      	str	r1, [r7, #8]
 800e972:	607a      	str	r2, [r7, #4]
 800e974:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e978:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	009b      	lsls	r3, r3, #2
 800e97e:	461a      	mov	r2, r3
 800e980:	21a5      	movs	r1, #165	@ 0xa5
 800e982:	f002 fdfe 	bl	8011582 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e990:	3b01      	subs	r3, #1
 800e992:	009b      	lsls	r3, r3, #2
 800e994:	4413      	add	r3, r2
 800e996:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e998:	69bb      	ldr	r3, [r7, #24]
 800e99a:	f023 0307 	bic.w	r3, r3, #7
 800e99e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e9a0:	69bb      	ldr	r3, [r7, #24]
 800e9a2:	f003 0307 	and.w	r3, r3, #7
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d00b      	beq.n	800e9c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9ae:	f383 8811 	msr	BASEPRI, r3
 800e9b2:	f3bf 8f6f 	isb	sy
 800e9b6:	f3bf 8f4f 	dsb	sy
 800e9ba:	617b      	str	r3, [r7, #20]
}
 800e9bc:	bf00      	nop
 800e9be:	bf00      	nop
 800e9c0:	e7fd      	b.n	800e9be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d01f      	beq.n	800ea08 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	61fb      	str	r3, [r7, #28]
 800e9cc:	e012      	b.n	800e9f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e9ce:	68ba      	ldr	r2, [r7, #8]
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	7819      	ldrb	r1, [r3, #0]
 800e9d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9d8:	69fb      	ldr	r3, [r7, #28]
 800e9da:	4413      	add	r3, r2
 800e9dc:	3334      	adds	r3, #52	@ 0x34
 800e9de:	460a      	mov	r2, r1
 800e9e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e9e2:	68ba      	ldr	r2, [r7, #8]
 800e9e4:	69fb      	ldr	r3, [r7, #28]
 800e9e6:	4413      	add	r3, r2
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d006      	beq.n	800e9fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e9ee:	69fb      	ldr	r3, [r7, #28]
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	61fb      	str	r3, [r7, #28]
 800e9f4:	69fb      	ldr	r3, [r7, #28]
 800e9f6:	2b0f      	cmp	r3, #15
 800e9f8:	d9e9      	bls.n	800e9ce <prvInitialiseNewTask+0x66>
 800e9fa:	e000      	b.n	800e9fe <prvInitialiseNewTask+0x96>
			{
				break;
 800e9fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea00:	2200      	movs	r2, #0
 800ea02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ea06:	e003      	b.n	800ea10 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ea08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea0a:	2200      	movs	r2, #0
 800ea0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ea10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea12:	2b37      	cmp	r3, #55	@ 0x37
 800ea14:	d901      	bls.n	800ea1a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ea16:	2337      	movs	r3, #55	@ 0x37
 800ea18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ea1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ea20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea24:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ea26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea28:	2200      	movs	r2, #0
 800ea2a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ea2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea2e:	3304      	adds	r3, #4
 800ea30:	4618      	mov	r0, r3
 800ea32:	f7fe ffcf 	bl	800d9d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ea36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea38:	3318      	adds	r3, #24
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	f7fe ffca 	bl	800d9d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ea40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ea4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ea50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ea56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea58:	2200      	movs	r2, #0
 800ea5a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ea5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea60:	2200      	movs	r2, #0
 800ea62:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ea66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea68:	3354      	adds	r3, #84	@ 0x54
 800ea6a:	224c      	movs	r2, #76	@ 0x4c
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	4618      	mov	r0, r3
 800ea70:	f002 fd87 	bl	8011582 <memset>
 800ea74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea76:	4a0d      	ldr	r2, [pc, #52]	@ (800eaac <prvInitialiseNewTask+0x144>)
 800ea78:	659a      	str	r2, [r3, #88]	@ 0x58
 800ea7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea7c:	4a0c      	ldr	r2, [pc, #48]	@ (800eab0 <prvInitialiseNewTask+0x148>)
 800ea7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ea80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea82:	4a0c      	ldr	r2, [pc, #48]	@ (800eab4 <prvInitialiseNewTask+0x14c>)
 800ea84:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ea86:	683a      	ldr	r2, [r7, #0]
 800ea88:	68f9      	ldr	r1, [r7, #12]
 800ea8a:	69b8      	ldr	r0, [r7, #24]
 800ea8c:	f001 fb34 	bl	80100f8 <pxPortInitialiseStack>
 800ea90:	4602      	mov	r2, r0
 800ea92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ea96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d002      	beq.n	800eaa2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ea9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eaa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eaa2:	bf00      	nop
 800eaa4:	3720      	adds	r7, #32
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}
 800eaaa:	bf00      	nop
 800eaac:	2000cb68 	.word	0x2000cb68
 800eab0:	2000cbd0 	.word	0x2000cbd0
 800eab4:	2000cc38 	.word	0x2000cc38

0800eab8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b082      	sub	sp, #8
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800eac0:	f001 fc4a 	bl	8010358 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800eac4:	4b2d      	ldr	r3, [pc, #180]	@ (800eb7c <prvAddNewTaskToReadyList+0xc4>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	3301      	adds	r3, #1
 800eaca:	4a2c      	ldr	r2, [pc, #176]	@ (800eb7c <prvAddNewTaskToReadyList+0xc4>)
 800eacc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eace:	4b2c      	ldr	r3, [pc, #176]	@ (800eb80 <prvAddNewTaskToReadyList+0xc8>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d109      	bne.n	800eaea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ead6:	4a2a      	ldr	r2, [pc, #168]	@ (800eb80 <prvAddNewTaskToReadyList+0xc8>)
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800eadc:	4b27      	ldr	r3, [pc, #156]	@ (800eb7c <prvAddNewTaskToReadyList+0xc4>)
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	2b01      	cmp	r3, #1
 800eae2:	d110      	bne.n	800eb06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eae4:	f000 fcd0 	bl	800f488 <prvInitialiseTaskLists>
 800eae8:	e00d      	b.n	800eb06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800eaea:	4b26      	ldr	r3, [pc, #152]	@ (800eb84 <prvAddNewTaskToReadyList+0xcc>)
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d109      	bne.n	800eb06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800eaf2:	4b23      	ldr	r3, [pc, #140]	@ (800eb80 <prvAddNewTaskToReadyList+0xc8>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eafc:	429a      	cmp	r2, r3
 800eafe:	d802      	bhi.n	800eb06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800eb00:	4a1f      	ldr	r2, [pc, #124]	@ (800eb80 <prvAddNewTaskToReadyList+0xc8>)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800eb06:	4b20      	ldr	r3, [pc, #128]	@ (800eb88 <prvAddNewTaskToReadyList+0xd0>)
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	3301      	adds	r3, #1
 800eb0c:	4a1e      	ldr	r2, [pc, #120]	@ (800eb88 <prvAddNewTaskToReadyList+0xd0>)
 800eb0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800eb10:	4b1d      	ldr	r3, [pc, #116]	@ (800eb88 <prvAddNewTaskToReadyList+0xd0>)
 800eb12:	681a      	ldr	r2, [r3, #0]
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb1c:	4b1b      	ldr	r3, [pc, #108]	@ (800eb8c <prvAddNewTaskToReadyList+0xd4>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d903      	bls.n	800eb2c <prvAddNewTaskToReadyList+0x74>
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb28:	4a18      	ldr	r2, [pc, #96]	@ (800eb8c <prvAddNewTaskToReadyList+0xd4>)
 800eb2a:	6013      	str	r3, [r2, #0]
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb30:	4613      	mov	r3, r2
 800eb32:	009b      	lsls	r3, r3, #2
 800eb34:	4413      	add	r3, r2
 800eb36:	009b      	lsls	r3, r3, #2
 800eb38:	4a15      	ldr	r2, [pc, #84]	@ (800eb90 <prvAddNewTaskToReadyList+0xd8>)
 800eb3a:	441a      	add	r2, r3
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	3304      	adds	r3, #4
 800eb40:	4619      	mov	r1, r3
 800eb42:	4610      	mov	r0, r2
 800eb44:	f7fe ff53 	bl	800d9ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800eb48:	f001 fc38 	bl	80103bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800eb4c:	4b0d      	ldr	r3, [pc, #52]	@ (800eb84 <prvAddNewTaskToReadyList+0xcc>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d00e      	beq.n	800eb72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800eb54:	4b0a      	ldr	r3, [pc, #40]	@ (800eb80 <prvAddNewTaskToReadyList+0xc8>)
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb5e:	429a      	cmp	r2, r3
 800eb60:	d207      	bcs.n	800eb72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800eb62:	4b0c      	ldr	r3, [pc, #48]	@ (800eb94 <prvAddNewTaskToReadyList+0xdc>)
 800eb64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb68:	601a      	str	r2, [r3, #0]
 800eb6a:	f3bf 8f4f 	dsb	sy
 800eb6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eb72:	bf00      	nop
 800eb74:	3708      	adds	r7, #8
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}
 800eb7a:	bf00      	nop
 800eb7c:	20002da8 	.word	0x20002da8
 800eb80:	200028d4 	.word	0x200028d4
 800eb84:	20002db4 	.word	0x20002db4
 800eb88:	20002dc4 	.word	0x20002dc4
 800eb8c:	20002db0 	.word	0x20002db0
 800eb90:	200028d8 	.word	0x200028d8
 800eb94:	e000ed04 	.word	0xe000ed04

0800eb98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800eba0:	2300      	movs	r3, #0
 800eba2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d018      	beq.n	800ebdc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ebaa:	4b14      	ldr	r3, [pc, #80]	@ (800ebfc <vTaskDelay+0x64>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d00b      	beq.n	800ebca <vTaskDelay+0x32>
	__asm volatile
 800ebb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebb6:	f383 8811 	msr	BASEPRI, r3
 800ebba:	f3bf 8f6f 	isb	sy
 800ebbe:	f3bf 8f4f 	dsb	sy
 800ebc2:	60bb      	str	r3, [r7, #8]
}
 800ebc4:	bf00      	nop
 800ebc6:	bf00      	nop
 800ebc8:	e7fd      	b.n	800ebc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ebca:	f000 f88b 	bl	800ece4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ebce:	2100      	movs	r1, #0
 800ebd0:	6878      	ldr	r0, [r7, #4]
 800ebd2:	f000 fec3 	bl	800f95c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ebd6:	f000 f893 	bl	800ed00 <xTaskResumeAll>
 800ebda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d107      	bne.n	800ebf2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ebe2:	4b07      	ldr	r3, [pc, #28]	@ (800ec00 <vTaskDelay+0x68>)
 800ebe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ebe8:	601a      	str	r2, [r3, #0]
 800ebea:	f3bf 8f4f 	dsb	sy
 800ebee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ebf2:	bf00      	nop
 800ebf4:	3710      	adds	r7, #16
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	bf00      	nop
 800ebfc:	20002dd0 	.word	0x20002dd0
 800ec00:	e000ed04 	.word	0xe000ed04

0800ec04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b08a      	sub	sp, #40	@ 0x28
 800ec08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ec0e:	2300      	movs	r3, #0
 800ec10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ec12:	463a      	mov	r2, r7
 800ec14:	1d39      	adds	r1, r7, #4
 800ec16:	f107 0308 	add.w	r3, r7, #8
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f7fe fcca 	bl	800d5b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ec20:	6839      	ldr	r1, [r7, #0]
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	68ba      	ldr	r2, [r7, #8]
 800ec26:	9202      	str	r2, [sp, #8]
 800ec28:	9301      	str	r3, [sp, #4]
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	9300      	str	r3, [sp, #0]
 800ec2e:	2300      	movs	r3, #0
 800ec30:	460a      	mov	r2, r1
 800ec32:	4924      	ldr	r1, [pc, #144]	@ (800ecc4 <vTaskStartScheduler+0xc0>)
 800ec34:	4824      	ldr	r0, [pc, #144]	@ (800ecc8 <vTaskStartScheduler+0xc4>)
 800ec36:	f7ff fdf1 	bl	800e81c <xTaskCreateStatic>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	4a23      	ldr	r2, [pc, #140]	@ (800eccc <vTaskStartScheduler+0xc8>)
 800ec3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ec40:	4b22      	ldr	r3, [pc, #136]	@ (800eccc <vTaskStartScheduler+0xc8>)
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d002      	beq.n	800ec4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ec48:	2301      	movs	r3, #1
 800ec4a:	617b      	str	r3, [r7, #20]
 800ec4c:	e001      	b.n	800ec52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ec4e:	2300      	movs	r3, #0
 800ec50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d102      	bne.n	800ec5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ec58:	f000 fed4 	bl	800fa04 <xTimerCreateTimerTask>
 800ec5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	2b01      	cmp	r3, #1
 800ec62:	d11b      	bne.n	800ec9c <vTaskStartScheduler+0x98>
	__asm volatile
 800ec64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec68:	f383 8811 	msr	BASEPRI, r3
 800ec6c:	f3bf 8f6f 	isb	sy
 800ec70:	f3bf 8f4f 	dsb	sy
 800ec74:	613b      	str	r3, [r7, #16]
}
 800ec76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ec78:	4b15      	ldr	r3, [pc, #84]	@ (800ecd0 <vTaskStartScheduler+0xcc>)
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	3354      	adds	r3, #84	@ 0x54
 800ec7e:	4a15      	ldr	r2, [pc, #84]	@ (800ecd4 <vTaskStartScheduler+0xd0>)
 800ec80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ec82:	4b15      	ldr	r3, [pc, #84]	@ (800ecd8 <vTaskStartScheduler+0xd4>)
 800ec84:	f04f 32ff 	mov.w	r2, #4294967295
 800ec88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ec8a:	4b14      	ldr	r3, [pc, #80]	@ (800ecdc <vTaskStartScheduler+0xd8>)
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ec90:	4b13      	ldr	r3, [pc, #76]	@ (800ece0 <vTaskStartScheduler+0xdc>)
 800ec92:	2200      	movs	r2, #0
 800ec94:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ec96:	f001 fabb 	bl	8010210 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ec9a:	e00f      	b.n	800ecbc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ec9c:	697b      	ldr	r3, [r7, #20]
 800ec9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eca2:	d10b      	bne.n	800ecbc <vTaskStartScheduler+0xb8>
	__asm volatile
 800eca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eca8:	f383 8811 	msr	BASEPRI, r3
 800ecac:	f3bf 8f6f 	isb	sy
 800ecb0:	f3bf 8f4f 	dsb	sy
 800ecb4:	60fb      	str	r3, [r7, #12]
}
 800ecb6:	bf00      	nop
 800ecb8:	bf00      	nop
 800ecba:	e7fd      	b.n	800ecb8 <vTaskStartScheduler+0xb4>
}
 800ecbc:	bf00      	nop
 800ecbe:	3718      	adds	r7, #24
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	bd80      	pop	{r7, pc}
 800ecc4:	08014034 	.word	0x08014034
 800ecc8:	0800f459 	.word	0x0800f459
 800eccc:	20002dcc 	.word	0x20002dcc
 800ecd0:	200028d4 	.word	0x200028d4
 800ecd4:	200001b8 	.word	0x200001b8
 800ecd8:	20002dc8 	.word	0x20002dc8
 800ecdc:	20002db4 	.word	0x20002db4
 800ece0:	20002dac 	.word	0x20002dac

0800ece4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ece4:	b480      	push	{r7}
 800ece6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ece8:	4b04      	ldr	r3, [pc, #16]	@ (800ecfc <vTaskSuspendAll+0x18>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	3301      	adds	r3, #1
 800ecee:	4a03      	ldr	r2, [pc, #12]	@ (800ecfc <vTaskSuspendAll+0x18>)
 800ecf0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ecf2:	bf00      	nop
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr
 800ecfc:	20002dd0 	.word	0x20002dd0

0800ed00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ed00:	b580      	push	{r7, lr}
 800ed02:	b084      	sub	sp, #16
 800ed04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ed06:	2300      	movs	r3, #0
 800ed08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ed0e:	4b42      	ldr	r3, [pc, #264]	@ (800ee18 <xTaskResumeAll+0x118>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d10b      	bne.n	800ed2e <xTaskResumeAll+0x2e>
	__asm volatile
 800ed16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed1a:	f383 8811 	msr	BASEPRI, r3
 800ed1e:	f3bf 8f6f 	isb	sy
 800ed22:	f3bf 8f4f 	dsb	sy
 800ed26:	603b      	str	r3, [r7, #0]
}
 800ed28:	bf00      	nop
 800ed2a:	bf00      	nop
 800ed2c:	e7fd      	b.n	800ed2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ed2e:	f001 fb13 	bl	8010358 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ed32:	4b39      	ldr	r3, [pc, #228]	@ (800ee18 <xTaskResumeAll+0x118>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	3b01      	subs	r3, #1
 800ed38:	4a37      	ldr	r2, [pc, #220]	@ (800ee18 <xTaskResumeAll+0x118>)
 800ed3a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed3c:	4b36      	ldr	r3, [pc, #216]	@ (800ee18 <xTaskResumeAll+0x118>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d162      	bne.n	800ee0a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ed44:	4b35      	ldr	r3, [pc, #212]	@ (800ee1c <xTaskResumeAll+0x11c>)
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d05e      	beq.n	800ee0a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ed4c:	e02f      	b.n	800edae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed4e:	4b34      	ldr	r3, [pc, #208]	@ (800ee20 <xTaskResumeAll+0x120>)
 800ed50:	68db      	ldr	r3, [r3, #12]
 800ed52:	68db      	ldr	r3, [r3, #12]
 800ed54:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	3318      	adds	r3, #24
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7fe fea4 	bl	800daa8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	3304      	adds	r3, #4
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7fe fe9f 	bl	800daa8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed6e:	4b2d      	ldr	r3, [pc, #180]	@ (800ee24 <xTaskResumeAll+0x124>)
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	429a      	cmp	r2, r3
 800ed74:	d903      	bls.n	800ed7e <xTaskResumeAll+0x7e>
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed7a:	4a2a      	ldr	r2, [pc, #168]	@ (800ee24 <xTaskResumeAll+0x124>)
 800ed7c:	6013      	str	r3, [r2, #0]
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed82:	4613      	mov	r3, r2
 800ed84:	009b      	lsls	r3, r3, #2
 800ed86:	4413      	add	r3, r2
 800ed88:	009b      	lsls	r3, r3, #2
 800ed8a:	4a27      	ldr	r2, [pc, #156]	@ (800ee28 <xTaskResumeAll+0x128>)
 800ed8c:	441a      	add	r2, r3
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	3304      	adds	r3, #4
 800ed92:	4619      	mov	r1, r3
 800ed94:	4610      	mov	r0, r2
 800ed96:	f7fe fe2a 	bl	800d9ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed9e:	4b23      	ldr	r3, [pc, #140]	@ (800ee2c <xTaskResumeAll+0x12c>)
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d302      	bcc.n	800edae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800eda8:	4b21      	ldr	r3, [pc, #132]	@ (800ee30 <xTaskResumeAll+0x130>)
 800edaa:	2201      	movs	r2, #1
 800edac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800edae:	4b1c      	ldr	r3, [pc, #112]	@ (800ee20 <xTaskResumeAll+0x120>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d1cb      	bne.n	800ed4e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d001      	beq.n	800edc0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800edbc:	f000 fc08 	bl	800f5d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800edc0:	4b1c      	ldr	r3, [pc, #112]	@ (800ee34 <xTaskResumeAll+0x134>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d010      	beq.n	800edee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800edcc:	f000 f846 	bl	800ee5c <xTaskIncrementTick>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d002      	beq.n	800eddc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800edd6:	4b16      	ldr	r3, [pc, #88]	@ (800ee30 <xTaskResumeAll+0x130>)
 800edd8:	2201      	movs	r2, #1
 800edda:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	3b01      	subs	r3, #1
 800ede0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d1f1      	bne.n	800edcc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ede8:	4b12      	ldr	r3, [pc, #72]	@ (800ee34 <xTaskResumeAll+0x134>)
 800edea:	2200      	movs	r2, #0
 800edec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800edee:	4b10      	ldr	r3, [pc, #64]	@ (800ee30 <xTaskResumeAll+0x130>)
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d009      	beq.n	800ee0a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800edf6:	2301      	movs	r3, #1
 800edf8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800edfa:	4b0f      	ldr	r3, [pc, #60]	@ (800ee38 <xTaskResumeAll+0x138>)
 800edfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee00:	601a      	str	r2, [r3, #0]
 800ee02:	f3bf 8f4f 	dsb	sy
 800ee06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ee0a:	f001 fad7 	bl	80103bc <vPortExitCritical>

	return xAlreadyYielded;
 800ee0e:	68bb      	ldr	r3, [r7, #8]
}
 800ee10:	4618      	mov	r0, r3
 800ee12:	3710      	adds	r7, #16
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bd80      	pop	{r7, pc}
 800ee18:	20002dd0 	.word	0x20002dd0
 800ee1c:	20002da8 	.word	0x20002da8
 800ee20:	20002d68 	.word	0x20002d68
 800ee24:	20002db0 	.word	0x20002db0
 800ee28:	200028d8 	.word	0x200028d8
 800ee2c:	200028d4 	.word	0x200028d4
 800ee30:	20002dbc 	.word	0x20002dbc
 800ee34:	20002db8 	.word	0x20002db8
 800ee38:	e000ed04 	.word	0xe000ed04

0800ee3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ee3c:	b480      	push	{r7}
 800ee3e:	b083      	sub	sp, #12
 800ee40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ee42:	4b05      	ldr	r3, [pc, #20]	@ (800ee58 <xTaskGetTickCount+0x1c>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ee48:	687b      	ldr	r3, [r7, #4]
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	370c      	adds	r7, #12
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee54:	4770      	bx	lr
 800ee56:	bf00      	nop
 800ee58:	20002dac 	.word	0x20002dac

0800ee5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b086      	sub	sp, #24
 800ee60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ee62:	2300      	movs	r3, #0
 800ee64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee66:	4b4f      	ldr	r3, [pc, #316]	@ (800efa4 <xTaskIncrementTick+0x148>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	f040 8090 	bne.w	800ef90 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ee70:	4b4d      	ldr	r3, [pc, #308]	@ (800efa8 <xTaskIncrementTick+0x14c>)
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	3301      	adds	r3, #1
 800ee76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ee78:	4a4b      	ldr	r2, [pc, #300]	@ (800efa8 <xTaskIncrementTick+0x14c>)
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ee7e:	693b      	ldr	r3, [r7, #16]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d121      	bne.n	800eec8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ee84:	4b49      	ldr	r3, [pc, #292]	@ (800efac <xTaskIncrementTick+0x150>)
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d00b      	beq.n	800eea6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ee8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee92:	f383 8811 	msr	BASEPRI, r3
 800ee96:	f3bf 8f6f 	isb	sy
 800ee9a:	f3bf 8f4f 	dsb	sy
 800ee9e:	603b      	str	r3, [r7, #0]
}
 800eea0:	bf00      	nop
 800eea2:	bf00      	nop
 800eea4:	e7fd      	b.n	800eea2 <xTaskIncrementTick+0x46>
 800eea6:	4b41      	ldr	r3, [pc, #260]	@ (800efac <xTaskIncrementTick+0x150>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	60fb      	str	r3, [r7, #12]
 800eeac:	4b40      	ldr	r3, [pc, #256]	@ (800efb0 <xTaskIncrementTick+0x154>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	4a3e      	ldr	r2, [pc, #248]	@ (800efac <xTaskIncrementTick+0x150>)
 800eeb2:	6013      	str	r3, [r2, #0]
 800eeb4:	4a3e      	ldr	r2, [pc, #248]	@ (800efb0 <xTaskIncrementTick+0x154>)
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	6013      	str	r3, [r2, #0]
 800eeba:	4b3e      	ldr	r3, [pc, #248]	@ (800efb4 <xTaskIncrementTick+0x158>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	3301      	adds	r3, #1
 800eec0:	4a3c      	ldr	r2, [pc, #240]	@ (800efb4 <xTaskIncrementTick+0x158>)
 800eec2:	6013      	str	r3, [r2, #0]
 800eec4:	f000 fb84 	bl	800f5d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800eec8:	4b3b      	ldr	r3, [pc, #236]	@ (800efb8 <xTaskIncrementTick+0x15c>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	693a      	ldr	r2, [r7, #16]
 800eece:	429a      	cmp	r2, r3
 800eed0:	d349      	bcc.n	800ef66 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eed2:	4b36      	ldr	r3, [pc, #216]	@ (800efac <xTaskIncrementTick+0x150>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d104      	bne.n	800eee6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eedc:	4b36      	ldr	r3, [pc, #216]	@ (800efb8 <xTaskIncrementTick+0x15c>)
 800eede:	f04f 32ff 	mov.w	r2, #4294967295
 800eee2:	601a      	str	r2, [r3, #0]
					break;
 800eee4:	e03f      	b.n	800ef66 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eee6:	4b31      	ldr	r3, [pc, #196]	@ (800efac <xTaskIncrementTick+0x150>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	68db      	ldr	r3, [r3, #12]
 800eeec:	68db      	ldr	r3, [r3, #12]
 800eeee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	685b      	ldr	r3, [r3, #4]
 800eef4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800eef6:	693a      	ldr	r2, [r7, #16]
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d203      	bcs.n	800ef06 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800eefe:	4a2e      	ldr	r2, [pc, #184]	@ (800efb8 <xTaskIncrementTick+0x15c>)
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ef04:	e02f      	b.n	800ef66 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	3304      	adds	r3, #4
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	f7fe fdcc 	bl	800daa8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d004      	beq.n	800ef22 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	3318      	adds	r3, #24
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f7fe fdc3 	bl	800daa8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef26:	4b25      	ldr	r3, [pc, #148]	@ (800efbc <xTaskIncrementTick+0x160>)
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	429a      	cmp	r2, r3
 800ef2c:	d903      	bls.n	800ef36 <xTaskIncrementTick+0xda>
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef32:	4a22      	ldr	r2, [pc, #136]	@ (800efbc <xTaskIncrementTick+0x160>)
 800ef34:	6013      	str	r3, [r2, #0]
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef3a:	4613      	mov	r3, r2
 800ef3c:	009b      	lsls	r3, r3, #2
 800ef3e:	4413      	add	r3, r2
 800ef40:	009b      	lsls	r3, r3, #2
 800ef42:	4a1f      	ldr	r2, [pc, #124]	@ (800efc0 <xTaskIncrementTick+0x164>)
 800ef44:	441a      	add	r2, r3
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	3304      	adds	r3, #4
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	4610      	mov	r0, r2
 800ef4e:	f7fe fd4e 	bl	800d9ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef56:	4b1b      	ldr	r3, [pc, #108]	@ (800efc4 <xTaskIncrementTick+0x168>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d3b8      	bcc.n	800eed2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ef60:	2301      	movs	r3, #1
 800ef62:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ef64:	e7b5      	b.n	800eed2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ef66:	4b17      	ldr	r3, [pc, #92]	@ (800efc4 <xTaskIncrementTick+0x168>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef6c:	4914      	ldr	r1, [pc, #80]	@ (800efc0 <xTaskIncrementTick+0x164>)
 800ef6e:	4613      	mov	r3, r2
 800ef70:	009b      	lsls	r3, r3, #2
 800ef72:	4413      	add	r3, r2
 800ef74:	009b      	lsls	r3, r3, #2
 800ef76:	440b      	add	r3, r1
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	2b01      	cmp	r3, #1
 800ef7c:	d901      	bls.n	800ef82 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ef7e:	2301      	movs	r3, #1
 800ef80:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ef82:	4b11      	ldr	r3, [pc, #68]	@ (800efc8 <xTaskIncrementTick+0x16c>)
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d007      	beq.n	800ef9a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	617b      	str	r3, [r7, #20]
 800ef8e:	e004      	b.n	800ef9a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ef90:	4b0e      	ldr	r3, [pc, #56]	@ (800efcc <xTaskIncrementTick+0x170>)
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	3301      	adds	r3, #1
 800ef96:	4a0d      	ldr	r2, [pc, #52]	@ (800efcc <xTaskIncrementTick+0x170>)
 800ef98:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ef9a:	697b      	ldr	r3, [r7, #20]
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	3718      	adds	r7, #24
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}
 800efa4:	20002dd0 	.word	0x20002dd0
 800efa8:	20002dac 	.word	0x20002dac
 800efac:	20002d60 	.word	0x20002d60
 800efb0:	20002d64 	.word	0x20002d64
 800efb4:	20002dc0 	.word	0x20002dc0
 800efb8:	20002dc8 	.word	0x20002dc8
 800efbc:	20002db0 	.word	0x20002db0
 800efc0:	200028d8 	.word	0x200028d8
 800efc4:	200028d4 	.word	0x200028d4
 800efc8:	20002dbc 	.word	0x20002dbc
 800efcc:	20002db8 	.word	0x20002db8

0800efd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800efd0:	b480      	push	{r7}
 800efd2:	b085      	sub	sp, #20
 800efd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800efd6:	4b2b      	ldr	r3, [pc, #172]	@ (800f084 <vTaskSwitchContext+0xb4>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d003      	beq.n	800efe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800efde:	4b2a      	ldr	r3, [pc, #168]	@ (800f088 <vTaskSwitchContext+0xb8>)
 800efe0:	2201      	movs	r2, #1
 800efe2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800efe4:	e047      	b.n	800f076 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800efe6:	4b28      	ldr	r3, [pc, #160]	@ (800f088 <vTaskSwitchContext+0xb8>)
 800efe8:	2200      	movs	r2, #0
 800efea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efec:	4b27      	ldr	r3, [pc, #156]	@ (800f08c <vTaskSwitchContext+0xbc>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	60fb      	str	r3, [r7, #12]
 800eff2:	e011      	b.n	800f018 <vTaskSwitchContext+0x48>
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d10b      	bne.n	800f012 <vTaskSwitchContext+0x42>
	__asm volatile
 800effa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800effe:	f383 8811 	msr	BASEPRI, r3
 800f002:	f3bf 8f6f 	isb	sy
 800f006:	f3bf 8f4f 	dsb	sy
 800f00a:	607b      	str	r3, [r7, #4]
}
 800f00c:	bf00      	nop
 800f00e:	bf00      	nop
 800f010:	e7fd      	b.n	800f00e <vTaskSwitchContext+0x3e>
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	3b01      	subs	r3, #1
 800f016:	60fb      	str	r3, [r7, #12]
 800f018:	491d      	ldr	r1, [pc, #116]	@ (800f090 <vTaskSwitchContext+0xc0>)
 800f01a:	68fa      	ldr	r2, [r7, #12]
 800f01c:	4613      	mov	r3, r2
 800f01e:	009b      	lsls	r3, r3, #2
 800f020:	4413      	add	r3, r2
 800f022:	009b      	lsls	r3, r3, #2
 800f024:	440b      	add	r3, r1
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d0e3      	beq.n	800eff4 <vTaskSwitchContext+0x24>
 800f02c:	68fa      	ldr	r2, [r7, #12]
 800f02e:	4613      	mov	r3, r2
 800f030:	009b      	lsls	r3, r3, #2
 800f032:	4413      	add	r3, r2
 800f034:	009b      	lsls	r3, r3, #2
 800f036:	4a16      	ldr	r2, [pc, #88]	@ (800f090 <vTaskSwitchContext+0xc0>)
 800f038:	4413      	add	r3, r2
 800f03a:	60bb      	str	r3, [r7, #8]
 800f03c:	68bb      	ldr	r3, [r7, #8]
 800f03e:	685b      	ldr	r3, [r3, #4]
 800f040:	685a      	ldr	r2, [r3, #4]
 800f042:	68bb      	ldr	r3, [r7, #8]
 800f044:	605a      	str	r2, [r3, #4]
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	685a      	ldr	r2, [r3, #4]
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	3308      	adds	r3, #8
 800f04e:	429a      	cmp	r2, r3
 800f050:	d104      	bne.n	800f05c <vTaskSwitchContext+0x8c>
 800f052:	68bb      	ldr	r3, [r7, #8]
 800f054:	685b      	ldr	r3, [r3, #4]
 800f056:	685a      	ldr	r2, [r3, #4]
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	605a      	str	r2, [r3, #4]
 800f05c:	68bb      	ldr	r3, [r7, #8]
 800f05e:	685b      	ldr	r3, [r3, #4]
 800f060:	68db      	ldr	r3, [r3, #12]
 800f062:	4a0c      	ldr	r2, [pc, #48]	@ (800f094 <vTaskSwitchContext+0xc4>)
 800f064:	6013      	str	r3, [r2, #0]
 800f066:	4a09      	ldr	r2, [pc, #36]	@ (800f08c <vTaskSwitchContext+0xbc>)
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f06c:	4b09      	ldr	r3, [pc, #36]	@ (800f094 <vTaskSwitchContext+0xc4>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	3354      	adds	r3, #84	@ 0x54
 800f072:	4a09      	ldr	r2, [pc, #36]	@ (800f098 <vTaskSwitchContext+0xc8>)
 800f074:	6013      	str	r3, [r2, #0]
}
 800f076:	bf00      	nop
 800f078:	3714      	adds	r7, #20
 800f07a:	46bd      	mov	sp, r7
 800f07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f080:	4770      	bx	lr
 800f082:	bf00      	nop
 800f084:	20002dd0 	.word	0x20002dd0
 800f088:	20002dbc 	.word	0x20002dbc
 800f08c:	20002db0 	.word	0x20002db0
 800f090:	200028d8 	.word	0x200028d8
 800f094:	200028d4 	.word	0x200028d4
 800f098:	200001b8 	.word	0x200001b8

0800f09c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b084      	sub	sp, #16
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
 800f0a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d10b      	bne.n	800f0c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800f0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0b0:	f383 8811 	msr	BASEPRI, r3
 800f0b4:	f3bf 8f6f 	isb	sy
 800f0b8:	f3bf 8f4f 	dsb	sy
 800f0bc:	60fb      	str	r3, [r7, #12]
}
 800f0be:	bf00      	nop
 800f0c0:	bf00      	nop
 800f0c2:	e7fd      	b.n	800f0c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f0c4:	4b07      	ldr	r3, [pc, #28]	@ (800f0e4 <vTaskPlaceOnEventList+0x48>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	3318      	adds	r3, #24
 800f0ca:	4619      	mov	r1, r3
 800f0cc:	6878      	ldr	r0, [r7, #4]
 800f0ce:	f7fe fcb2 	bl	800da36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f0d2:	2101      	movs	r1, #1
 800f0d4:	6838      	ldr	r0, [r7, #0]
 800f0d6:	f000 fc41 	bl	800f95c <prvAddCurrentTaskToDelayedList>
}
 800f0da:	bf00      	nop
 800f0dc:	3710      	adds	r7, #16
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	bd80      	pop	{r7, pc}
 800f0e2:	bf00      	nop
 800f0e4:	200028d4 	.word	0x200028d4

0800f0e8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b086      	sub	sp, #24
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	60f8      	str	r0, [r7, #12]
 800f0f0:	60b9      	str	r1, [r7, #8]
 800f0f2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d10b      	bne.n	800f112 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800f0fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0fe:	f383 8811 	msr	BASEPRI, r3
 800f102:	f3bf 8f6f 	isb	sy
 800f106:	f3bf 8f4f 	dsb	sy
 800f10a:	617b      	str	r3, [r7, #20]
}
 800f10c:	bf00      	nop
 800f10e:	bf00      	nop
 800f110:	e7fd      	b.n	800f10e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800f112:	4b12      	ldr	r3, [pc, #72]	@ (800f15c <vTaskPlaceOnUnorderedEventList+0x74>)
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d10b      	bne.n	800f132 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800f11a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f11e:	f383 8811 	msr	BASEPRI, r3
 800f122:	f3bf 8f6f 	isb	sy
 800f126:	f3bf 8f4f 	dsb	sy
 800f12a:	613b      	str	r3, [r7, #16]
}
 800f12c:	bf00      	nop
 800f12e:	bf00      	nop
 800f130:	e7fd      	b.n	800f12e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800f132:	4b0b      	ldr	r3, [pc, #44]	@ (800f160 <vTaskPlaceOnUnorderedEventList+0x78>)
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	68ba      	ldr	r2, [r7, #8]
 800f138:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800f13c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f13e:	4b08      	ldr	r3, [pc, #32]	@ (800f160 <vTaskPlaceOnUnorderedEventList+0x78>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	3318      	adds	r3, #24
 800f144:	4619      	mov	r1, r3
 800f146:	68f8      	ldr	r0, [r7, #12]
 800f148:	f7fe fc51 	bl	800d9ee <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f14c:	2101      	movs	r1, #1
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 fc04 	bl	800f95c <prvAddCurrentTaskToDelayedList>
}
 800f154:	bf00      	nop
 800f156:	3718      	adds	r7, #24
 800f158:	46bd      	mov	sp, r7
 800f15a:	bd80      	pop	{r7, pc}
 800f15c:	20002dd0 	.word	0x20002dd0
 800f160:	200028d4 	.word	0x200028d4

0800f164 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f164:	b580      	push	{r7, lr}
 800f166:	b086      	sub	sp, #24
 800f168:	af00      	add	r7, sp, #0
 800f16a:	60f8      	str	r0, [r7, #12]
 800f16c:	60b9      	str	r1, [r7, #8]
 800f16e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d10b      	bne.n	800f18e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800f176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f17a:	f383 8811 	msr	BASEPRI, r3
 800f17e:	f3bf 8f6f 	isb	sy
 800f182:	f3bf 8f4f 	dsb	sy
 800f186:	617b      	str	r3, [r7, #20]
}
 800f188:	bf00      	nop
 800f18a:	bf00      	nop
 800f18c:	e7fd      	b.n	800f18a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f18e:	4b0a      	ldr	r3, [pc, #40]	@ (800f1b8 <vTaskPlaceOnEventListRestricted+0x54>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	3318      	adds	r3, #24
 800f194:	4619      	mov	r1, r3
 800f196:	68f8      	ldr	r0, [r7, #12]
 800f198:	f7fe fc29 	bl	800d9ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d002      	beq.n	800f1a8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800f1a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f1a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f1a8:	6879      	ldr	r1, [r7, #4]
 800f1aa:	68b8      	ldr	r0, [r7, #8]
 800f1ac:	f000 fbd6 	bl	800f95c <prvAddCurrentTaskToDelayedList>
	}
 800f1b0:	bf00      	nop
 800f1b2:	3718      	adds	r7, #24
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}
 800f1b8:	200028d4 	.word	0x200028d4

0800f1bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b086      	sub	sp, #24
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	68db      	ldr	r3, [r3, #12]
 800f1c8:	68db      	ldr	r3, [r3, #12]
 800f1ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f1cc:	693b      	ldr	r3, [r7, #16]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d10b      	bne.n	800f1ea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800f1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1d6:	f383 8811 	msr	BASEPRI, r3
 800f1da:	f3bf 8f6f 	isb	sy
 800f1de:	f3bf 8f4f 	dsb	sy
 800f1e2:	60fb      	str	r3, [r7, #12]
}
 800f1e4:	bf00      	nop
 800f1e6:	bf00      	nop
 800f1e8:	e7fd      	b.n	800f1e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f1ea:	693b      	ldr	r3, [r7, #16]
 800f1ec:	3318      	adds	r3, #24
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	f7fe fc5a 	bl	800daa8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f1f4:	4b1d      	ldr	r3, [pc, #116]	@ (800f26c <xTaskRemoveFromEventList+0xb0>)
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d11d      	bne.n	800f238 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f1fc:	693b      	ldr	r3, [r7, #16]
 800f1fe:	3304      	adds	r3, #4
 800f200:	4618      	mov	r0, r3
 800f202:	f7fe fc51 	bl	800daa8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f206:	693b      	ldr	r3, [r7, #16]
 800f208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f20a:	4b19      	ldr	r3, [pc, #100]	@ (800f270 <xTaskRemoveFromEventList+0xb4>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d903      	bls.n	800f21a <xTaskRemoveFromEventList+0x5e>
 800f212:	693b      	ldr	r3, [r7, #16]
 800f214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f216:	4a16      	ldr	r2, [pc, #88]	@ (800f270 <xTaskRemoveFromEventList+0xb4>)
 800f218:	6013      	str	r3, [r2, #0]
 800f21a:	693b      	ldr	r3, [r7, #16]
 800f21c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f21e:	4613      	mov	r3, r2
 800f220:	009b      	lsls	r3, r3, #2
 800f222:	4413      	add	r3, r2
 800f224:	009b      	lsls	r3, r3, #2
 800f226:	4a13      	ldr	r2, [pc, #76]	@ (800f274 <xTaskRemoveFromEventList+0xb8>)
 800f228:	441a      	add	r2, r3
 800f22a:	693b      	ldr	r3, [r7, #16]
 800f22c:	3304      	adds	r3, #4
 800f22e:	4619      	mov	r1, r3
 800f230:	4610      	mov	r0, r2
 800f232:	f7fe fbdc 	bl	800d9ee <vListInsertEnd>
 800f236:	e005      	b.n	800f244 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f238:	693b      	ldr	r3, [r7, #16]
 800f23a:	3318      	adds	r3, #24
 800f23c:	4619      	mov	r1, r3
 800f23e:	480e      	ldr	r0, [pc, #56]	@ (800f278 <xTaskRemoveFromEventList+0xbc>)
 800f240:	f7fe fbd5 	bl	800d9ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f248:	4b0c      	ldr	r3, [pc, #48]	@ (800f27c <xTaskRemoveFromEventList+0xc0>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f24e:	429a      	cmp	r2, r3
 800f250:	d905      	bls.n	800f25e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f252:	2301      	movs	r3, #1
 800f254:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f256:	4b0a      	ldr	r3, [pc, #40]	@ (800f280 <xTaskRemoveFromEventList+0xc4>)
 800f258:	2201      	movs	r2, #1
 800f25a:	601a      	str	r2, [r3, #0]
 800f25c:	e001      	b.n	800f262 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800f25e:	2300      	movs	r3, #0
 800f260:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f262:	697b      	ldr	r3, [r7, #20]
}
 800f264:	4618      	mov	r0, r3
 800f266:	3718      	adds	r7, #24
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}
 800f26c:	20002dd0 	.word	0x20002dd0
 800f270:	20002db0 	.word	0x20002db0
 800f274:	200028d8 	.word	0x200028d8
 800f278:	20002d68 	.word	0x20002d68
 800f27c:	200028d4 	.word	0x200028d4
 800f280:	20002dbc 	.word	0x20002dbc

0800f284 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b086      	sub	sp, #24
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
 800f28c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800f28e:	4b2a      	ldr	r3, [pc, #168]	@ (800f338 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d10b      	bne.n	800f2ae <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800f296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f29a:	f383 8811 	msr	BASEPRI, r3
 800f29e:	f3bf 8f6f 	isb	sy
 800f2a2:	f3bf 8f4f 	dsb	sy
 800f2a6:	613b      	str	r3, [r7, #16]
}
 800f2a8:	bf00      	nop
 800f2aa:	bf00      	nop
 800f2ac:	e7fd      	b.n	800f2aa <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	68db      	ldr	r3, [r3, #12]
 800f2bc:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d10b      	bne.n	800f2dc <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800f2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2c8:	f383 8811 	msr	BASEPRI, r3
 800f2cc:	f3bf 8f6f 	isb	sy
 800f2d0:	f3bf 8f4f 	dsb	sy
 800f2d4:	60fb      	str	r3, [r7, #12]
}
 800f2d6:	bf00      	nop
 800f2d8:	bf00      	nop
 800f2da:	e7fd      	b.n	800f2d8 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f7fe fbe3 	bl	800daa8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	3304      	adds	r3, #4
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f7fe fbde 	bl	800daa8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800f2ec:	697b      	ldr	r3, [r7, #20]
 800f2ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f2f0:	4b12      	ldr	r3, [pc, #72]	@ (800f33c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d903      	bls.n	800f300 <vTaskRemoveFromUnorderedEventList+0x7c>
 800f2f8:	697b      	ldr	r3, [r7, #20]
 800f2fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2fc:	4a0f      	ldr	r2, [pc, #60]	@ (800f33c <vTaskRemoveFromUnorderedEventList+0xb8>)
 800f2fe:	6013      	str	r3, [r2, #0]
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f304:	4613      	mov	r3, r2
 800f306:	009b      	lsls	r3, r3, #2
 800f308:	4413      	add	r3, r2
 800f30a:	009b      	lsls	r3, r3, #2
 800f30c:	4a0c      	ldr	r2, [pc, #48]	@ (800f340 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800f30e:	441a      	add	r2, r3
 800f310:	697b      	ldr	r3, [r7, #20]
 800f312:	3304      	adds	r3, #4
 800f314:	4619      	mov	r1, r3
 800f316:	4610      	mov	r0, r2
 800f318:	f7fe fb69 	bl	800d9ee <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f320:	4b08      	ldr	r3, [pc, #32]	@ (800f344 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f326:	429a      	cmp	r2, r3
 800f328:	d902      	bls.n	800f330 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800f32a:	4b07      	ldr	r3, [pc, #28]	@ (800f348 <vTaskRemoveFromUnorderedEventList+0xc4>)
 800f32c:	2201      	movs	r2, #1
 800f32e:	601a      	str	r2, [r3, #0]
	}
}
 800f330:	bf00      	nop
 800f332:	3718      	adds	r7, #24
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}
 800f338:	20002dd0 	.word	0x20002dd0
 800f33c:	20002db0 	.word	0x20002db0
 800f340:	200028d8 	.word	0x200028d8
 800f344:	200028d4 	.word	0x200028d4
 800f348:	20002dbc 	.word	0x20002dbc

0800f34c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f34c:	b480      	push	{r7}
 800f34e:	b083      	sub	sp, #12
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f354:	4b06      	ldr	r3, [pc, #24]	@ (800f370 <vTaskInternalSetTimeOutState+0x24>)
 800f356:	681a      	ldr	r2, [r3, #0]
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f35c:	4b05      	ldr	r3, [pc, #20]	@ (800f374 <vTaskInternalSetTimeOutState+0x28>)
 800f35e:	681a      	ldr	r2, [r3, #0]
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	605a      	str	r2, [r3, #4]
}
 800f364:	bf00      	nop
 800f366:	370c      	adds	r7, #12
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr
 800f370:	20002dc0 	.word	0x20002dc0
 800f374:	20002dac 	.word	0x20002dac

0800f378 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b088      	sub	sp, #32
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
 800f380:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d10b      	bne.n	800f3a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800f388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f38c:	f383 8811 	msr	BASEPRI, r3
 800f390:	f3bf 8f6f 	isb	sy
 800f394:	f3bf 8f4f 	dsb	sy
 800f398:	613b      	str	r3, [r7, #16]
}
 800f39a:	bf00      	nop
 800f39c:	bf00      	nop
 800f39e:	e7fd      	b.n	800f39c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d10b      	bne.n	800f3be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800f3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3aa:	f383 8811 	msr	BASEPRI, r3
 800f3ae:	f3bf 8f6f 	isb	sy
 800f3b2:	f3bf 8f4f 	dsb	sy
 800f3b6:	60fb      	str	r3, [r7, #12]
}
 800f3b8:	bf00      	nop
 800f3ba:	bf00      	nop
 800f3bc:	e7fd      	b.n	800f3ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800f3be:	f000 ffcb 	bl	8010358 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f3c2:	4b1d      	ldr	r3, [pc, #116]	@ (800f438 <xTaskCheckForTimeOut+0xc0>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	685b      	ldr	r3, [r3, #4]
 800f3cc:	69ba      	ldr	r2, [r7, #24]
 800f3ce:	1ad3      	subs	r3, r2, r3
 800f3d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3da:	d102      	bne.n	800f3e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f3dc:	2300      	movs	r3, #0
 800f3de:	61fb      	str	r3, [r7, #28]
 800f3e0:	e023      	b.n	800f42a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681a      	ldr	r2, [r3, #0]
 800f3e6:	4b15      	ldr	r3, [pc, #84]	@ (800f43c <xTaskCheckForTimeOut+0xc4>)
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	429a      	cmp	r2, r3
 800f3ec:	d007      	beq.n	800f3fe <xTaskCheckForTimeOut+0x86>
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	685b      	ldr	r3, [r3, #4]
 800f3f2:	69ba      	ldr	r2, [r7, #24]
 800f3f4:	429a      	cmp	r2, r3
 800f3f6:	d302      	bcc.n	800f3fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	61fb      	str	r3, [r7, #28]
 800f3fc:	e015      	b.n	800f42a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	697a      	ldr	r2, [r7, #20]
 800f404:	429a      	cmp	r2, r3
 800f406:	d20b      	bcs.n	800f420 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	681a      	ldr	r2, [r3, #0]
 800f40c:	697b      	ldr	r3, [r7, #20]
 800f40e:	1ad2      	subs	r2, r2, r3
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f414:	6878      	ldr	r0, [r7, #4]
 800f416:	f7ff ff99 	bl	800f34c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f41a:	2300      	movs	r3, #0
 800f41c:	61fb      	str	r3, [r7, #28]
 800f41e:	e004      	b.n	800f42a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	2200      	movs	r2, #0
 800f424:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f426:	2301      	movs	r3, #1
 800f428:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f42a:	f000 ffc7 	bl	80103bc <vPortExitCritical>

	return xReturn;
 800f42e:	69fb      	ldr	r3, [r7, #28]
}
 800f430:	4618      	mov	r0, r3
 800f432:	3720      	adds	r7, #32
 800f434:	46bd      	mov	sp, r7
 800f436:	bd80      	pop	{r7, pc}
 800f438:	20002dac 	.word	0x20002dac
 800f43c:	20002dc0 	.word	0x20002dc0

0800f440 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f440:	b480      	push	{r7}
 800f442:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f444:	4b03      	ldr	r3, [pc, #12]	@ (800f454 <vTaskMissedYield+0x14>)
 800f446:	2201      	movs	r2, #1
 800f448:	601a      	str	r2, [r3, #0]
}
 800f44a:	bf00      	nop
 800f44c:	46bd      	mov	sp, r7
 800f44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f452:	4770      	bx	lr
 800f454:	20002dbc 	.word	0x20002dbc

0800f458 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b082      	sub	sp, #8
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f460:	f000 f852 	bl	800f508 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f464:	4b06      	ldr	r3, [pc, #24]	@ (800f480 <prvIdleTask+0x28>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2b01      	cmp	r3, #1
 800f46a:	d9f9      	bls.n	800f460 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f46c:	4b05      	ldr	r3, [pc, #20]	@ (800f484 <prvIdleTask+0x2c>)
 800f46e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f472:	601a      	str	r2, [r3, #0]
 800f474:	f3bf 8f4f 	dsb	sy
 800f478:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f47c:	e7f0      	b.n	800f460 <prvIdleTask+0x8>
 800f47e:	bf00      	nop
 800f480:	200028d8 	.word	0x200028d8
 800f484:	e000ed04 	.word	0xe000ed04

0800f488 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f48e:	2300      	movs	r3, #0
 800f490:	607b      	str	r3, [r7, #4]
 800f492:	e00c      	b.n	800f4ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f494:	687a      	ldr	r2, [r7, #4]
 800f496:	4613      	mov	r3, r2
 800f498:	009b      	lsls	r3, r3, #2
 800f49a:	4413      	add	r3, r2
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	4a12      	ldr	r2, [pc, #72]	@ (800f4e8 <prvInitialiseTaskLists+0x60>)
 800f4a0:	4413      	add	r3, r2
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	f7fe fa76 	bl	800d994 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	3301      	adds	r3, #1
 800f4ac:	607b      	str	r3, [r7, #4]
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	2b37      	cmp	r3, #55	@ 0x37
 800f4b2:	d9ef      	bls.n	800f494 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f4b4:	480d      	ldr	r0, [pc, #52]	@ (800f4ec <prvInitialiseTaskLists+0x64>)
 800f4b6:	f7fe fa6d 	bl	800d994 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f4ba:	480d      	ldr	r0, [pc, #52]	@ (800f4f0 <prvInitialiseTaskLists+0x68>)
 800f4bc:	f7fe fa6a 	bl	800d994 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f4c0:	480c      	ldr	r0, [pc, #48]	@ (800f4f4 <prvInitialiseTaskLists+0x6c>)
 800f4c2:	f7fe fa67 	bl	800d994 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f4c6:	480c      	ldr	r0, [pc, #48]	@ (800f4f8 <prvInitialiseTaskLists+0x70>)
 800f4c8:	f7fe fa64 	bl	800d994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f4cc:	480b      	ldr	r0, [pc, #44]	@ (800f4fc <prvInitialiseTaskLists+0x74>)
 800f4ce:	f7fe fa61 	bl	800d994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f4d2:	4b0b      	ldr	r3, [pc, #44]	@ (800f500 <prvInitialiseTaskLists+0x78>)
 800f4d4:	4a05      	ldr	r2, [pc, #20]	@ (800f4ec <prvInitialiseTaskLists+0x64>)
 800f4d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f4d8:	4b0a      	ldr	r3, [pc, #40]	@ (800f504 <prvInitialiseTaskLists+0x7c>)
 800f4da:	4a05      	ldr	r2, [pc, #20]	@ (800f4f0 <prvInitialiseTaskLists+0x68>)
 800f4dc:	601a      	str	r2, [r3, #0]
}
 800f4de:	bf00      	nop
 800f4e0:	3708      	adds	r7, #8
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}
 800f4e6:	bf00      	nop
 800f4e8:	200028d8 	.word	0x200028d8
 800f4ec:	20002d38 	.word	0x20002d38
 800f4f0:	20002d4c 	.word	0x20002d4c
 800f4f4:	20002d68 	.word	0x20002d68
 800f4f8:	20002d7c 	.word	0x20002d7c
 800f4fc:	20002d94 	.word	0x20002d94
 800f500:	20002d60 	.word	0x20002d60
 800f504:	20002d64 	.word	0x20002d64

0800f508 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	b082      	sub	sp, #8
 800f50c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f50e:	e019      	b.n	800f544 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f510:	f000 ff22 	bl	8010358 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f514:	4b10      	ldr	r3, [pc, #64]	@ (800f558 <prvCheckTasksWaitingTermination+0x50>)
 800f516:	68db      	ldr	r3, [r3, #12]
 800f518:	68db      	ldr	r3, [r3, #12]
 800f51a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	3304      	adds	r3, #4
 800f520:	4618      	mov	r0, r3
 800f522:	f7fe fac1 	bl	800daa8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f526:	4b0d      	ldr	r3, [pc, #52]	@ (800f55c <prvCheckTasksWaitingTermination+0x54>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	3b01      	subs	r3, #1
 800f52c:	4a0b      	ldr	r2, [pc, #44]	@ (800f55c <prvCheckTasksWaitingTermination+0x54>)
 800f52e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f530:	4b0b      	ldr	r3, [pc, #44]	@ (800f560 <prvCheckTasksWaitingTermination+0x58>)
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	3b01      	subs	r3, #1
 800f536:	4a0a      	ldr	r2, [pc, #40]	@ (800f560 <prvCheckTasksWaitingTermination+0x58>)
 800f538:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f53a:	f000 ff3f 	bl	80103bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f53e:	6878      	ldr	r0, [r7, #4]
 800f540:	f000 f810 	bl	800f564 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f544:	4b06      	ldr	r3, [pc, #24]	@ (800f560 <prvCheckTasksWaitingTermination+0x58>)
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d1e1      	bne.n	800f510 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f54c:	bf00      	nop
 800f54e:	bf00      	nop
 800f550:	3708      	adds	r7, #8
 800f552:	46bd      	mov	sp, r7
 800f554:	bd80      	pop	{r7, pc}
 800f556:	bf00      	nop
 800f558:	20002d7c 	.word	0x20002d7c
 800f55c:	20002da8 	.word	0x20002da8
 800f560:	20002d90 	.word	0x20002d90

0800f564 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f564:	b580      	push	{r7, lr}
 800f566:	b084      	sub	sp, #16
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	3354      	adds	r3, #84	@ 0x54
 800f570:	4618      	mov	r0, r3
 800f572:	f002 f859 	bl	8011628 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d108      	bne.n	800f592 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f584:	4618      	mov	r0, r3
 800f586:	f001 f8d7 	bl	8010738 <vPortFree>
				vPortFree( pxTCB );
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f001 f8d4 	bl	8010738 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f590:	e019      	b.n	800f5c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f598:	2b01      	cmp	r3, #1
 800f59a:	d103      	bne.n	800f5a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f59c:	6878      	ldr	r0, [r7, #4]
 800f59e:	f001 f8cb 	bl	8010738 <vPortFree>
	}
 800f5a2:	e010      	b.n	800f5c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800f5aa:	2b02      	cmp	r3, #2
 800f5ac:	d00b      	beq.n	800f5c6 <prvDeleteTCB+0x62>
	__asm volatile
 800f5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5b2:	f383 8811 	msr	BASEPRI, r3
 800f5b6:	f3bf 8f6f 	isb	sy
 800f5ba:	f3bf 8f4f 	dsb	sy
 800f5be:	60fb      	str	r3, [r7, #12]
}
 800f5c0:	bf00      	nop
 800f5c2:	bf00      	nop
 800f5c4:	e7fd      	b.n	800f5c2 <prvDeleteTCB+0x5e>
	}
 800f5c6:	bf00      	nop
 800f5c8:	3710      	adds	r7, #16
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bd80      	pop	{r7, pc}
	...

0800f5d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b083      	sub	sp, #12
 800f5d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f5d6:	4b0c      	ldr	r3, [pc, #48]	@ (800f608 <prvResetNextTaskUnblockTime+0x38>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d104      	bne.n	800f5ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f5e0:	4b0a      	ldr	r3, [pc, #40]	@ (800f60c <prvResetNextTaskUnblockTime+0x3c>)
 800f5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800f5e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f5e8:	e008      	b.n	800f5fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5ea:	4b07      	ldr	r3, [pc, #28]	@ (800f608 <prvResetNextTaskUnblockTime+0x38>)
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	68db      	ldr	r3, [r3, #12]
 800f5f0:	68db      	ldr	r3, [r3, #12]
 800f5f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	4a04      	ldr	r2, [pc, #16]	@ (800f60c <prvResetNextTaskUnblockTime+0x3c>)
 800f5fa:	6013      	str	r3, [r2, #0]
}
 800f5fc:	bf00      	nop
 800f5fe:	370c      	adds	r7, #12
 800f600:	46bd      	mov	sp, r7
 800f602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f606:	4770      	bx	lr
 800f608:	20002d60 	.word	0x20002d60
 800f60c:	20002dc8 	.word	0x20002dc8

0800f610 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f610:	b480      	push	{r7}
 800f612:	b083      	sub	sp, #12
 800f614:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f616:	4b0b      	ldr	r3, [pc, #44]	@ (800f644 <xTaskGetSchedulerState+0x34>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d102      	bne.n	800f624 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f61e:	2301      	movs	r3, #1
 800f620:	607b      	str	r3, [r7, #4]
 800f622:	e008      	b.n	800f636 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f624:	4b08      	ldr	r3, [pc, #32]	@ (800f648 <xTaskGetSchedulerState+0x38>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d102      	bne.n	800f632 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f62c:	2302      	movs	r3, #2
 800f62e:	607b      	str	r3, [r7, #4]
 800f630:	e001      	b.n	800f636 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f632:	2300      	movs	r3, #0
 800f634:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f636:	687b      	ldr	r3, [r7, #4]
	}
 800f638:	4618      	mov	r0, r3
 800f63a:	370c      	adds	r7, #12
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr
 800f644:	20002db4 	.word	0x20002db4
 800f648:	20002dd0 	.word	0x20002dd0

0800f64c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b084      	sub	sp, #16
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800f658:	2300      	movs	r3, #0
 800f65a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d051      	beq.n	800f706 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f662:	68bb      	ldr	r3, [r7, #8]
 800f664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f666:	4b2a      	ldr	r3, [pc, #168]	@ (800f710 <xTaskPriorityInherit+0xc4>)
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f66c:	429a      	cmp	r2, r3
 800f66e:	d241      	bcs.n	800f6f4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f670:	68bb      	ldr	r3, [r7, #8]
 800f672:	699b      	ldr	r3, [r3, #24]
 800f674:	2b00      	cmp	r3, #0
 800f676:	db06      	blt.n	800f686 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f678:	4b25      	ldr	r3, [pc, #148]	@ (800f710 <xTaskPriorityInherit+0xc4>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f67e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	6959      	ldr	r1, [r3, #20]
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f68e:	4613      	mov	r3, r2
 800f690:	009b      	lsls	r3, r3, #2
 800f692:	4413      	add	r3, r2
 800f694:	009b      	lsls	r3, r3, #2
 800f696:	4a1f      	ldr	r2, [pc, #124]	@ (800f714 <xTaskPriorityInherit+0xc8>)
 800f698:	4413      	add	r3, r2
 800f69a:	4299      	cmp	r1, r3
 800f69c:	d122      	bne.n	800f6e4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	3304      	adds	r3, #4
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7fe fa00 	bl	800daa8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f6a8:	4b19      	ldr	r3, [pc, #100]	@ (800f710 <xTaskPriorityInherit+0xc4>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6b6:	4b18      	ldr	r3, [pc, #96]	@ (800f718 <xTaskPriorityInherit+0xcc>)
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	429a      	cmp	r2, r3
 800f6bc:	d903      	bls.n	800f6c6 <xTaskPriorityInherit+0x7a>
 800f6be:	68bb      	ldr	r3, [r7, #8]
 800f6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6c2:	4a15      	ldr	r2, [pc, #84]	@ (800f718 <xTaskPriorityInherit+0xcc>)
 800f6c4:	6013      	str	r3, [r2, #0]
 800f6c6:	68bb      	ldr	r3, [r7, #8]
 800f6c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6ca:	4613      	mov	r3, r2
 800f6cc:	009b      	lsls	r3, r3, #2
 800f6ce:	4413      	add	r3, r2
 800f6d0:	009b      	lsls	r3, r3, #2
 800f6d2:	4a10      	ldr	r2, [pc, #64]	@ (800f714 <xTaskPriorityInherit+0xc8>)
 800f6d4:	441a      	add	r2, r3
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	3304      	adds	r3, #4
 800f6da:	4619      	mov	r1, r3
 800f6dc:	4610      	mov	r0, r2
 800f6de:	f7fe f986 	bl	800d9ee <vListInsertEnd>
 800f6e2:	e004      	b.n	800f6ee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f6e4:	4b0a      	ldr	r3, [pc, #40]	@ (800f710 <xTaskPriorityInherit+0xc4>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6ea:	68bb      	ldr	r3, [r7, #8]
 800f6ec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800f6ee:	2301      	movs	r3, #1
 800f6f0:	60fb      	str	r3, [r7, #12]
 800f6f2:	e008      	b.n	800f706 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f6f8:	4b05      	ldr	r3, [pc, #20]	@ (800f710 <xTaskPriorityInherit+0xc4>)
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6fe:	429a      	cmp	r2, r3
 800f700:	d201      	bcs.n	800f706 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f702:	2301      	movs	r3, #1
 800f704:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f706:	68fb      	ldr	r3, [r7, #12]
	}
 800f708:	4618      	mov	r0, r3
 800f70a:	3710      	adds	r7, #16
 800f70c:	46bd      	mov	sp, r7
 800f70e:	bd80      	pop	{r7, pc}
 800f710:	200028d4 	.word	0x200028d4
 800f714:	200028d8 	.word	0x200028d8
 800f718:	20002db0 	.word	0x20002db0

0800f71c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b086      	sub	sp, #24
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f728:	2300      	movs	r3, #0
 800f72a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d058      	beq.n	800f7e4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f732:	4b2f      	ldr	r3, [pc, #188]	@ (800f7f0 <xTaskPriorityDisinherit+0xd4>)
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	693a      	ldr	r2, [r7, #16]
 800f738:	429a      	cmp	r2, r3
 800f73a:	d00b      	beq.n	800f754 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800f73c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f740:	f383 8811 	msr	BASEPRI, r3
 800f744:	f3bf 8f6f 	isb	sy
 800f748:	f3bf 8f4f 	dsb	sy
 800f74c:	60fb      	str	r3, [r7, #12]
}
 800f74e:	bf00      	nop
 800f750:	bf00      	nop
 800f752:	e7fd      	b.n	800f750 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f754:	693b      	ldr	r3, [r7, #16]
 800f756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10b      	bne.n	800f774 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800f75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f760:	f383 8811 	msr	BASEPRI, r3
 800f764:	f3bf 8f6f 	isb	sy
 800f768:	f3bf 8f4f 	dsb	sy
 800f76c:	60bb      	str	r3, [r7, #8]
}
 800f76e:	bf00      	nop
 800f770:	bf00      	nop
 800f772:	e7fd      	b.n	800f770 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f778:	1e5a      	subs	r2, r3, #1
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f782:	693b      	ldr	r3, [r7, #16]
 800f784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f786:	429a      	cmp	r2, r3
 800f788:	d02c      	beq.n	800f7e4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f78a:	693b      	ldr	r3, [r7, #16]
 800f78c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d128      	bne.n	800f7e4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	3304      	adds	r3, #4
 800f796:	4618      	mov	r0, r3
 800f798:	f7fe f986 	bl	800daa8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f7b0:	693b      	ldr	r3, [r7, #16]
 800f7b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7b4:	4b0f      	ldr	r3, [pc, #60]	@ (800f7f4 <xTaskPriorityDisinherit+0xd8>)
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	d903      	bls.n	800f7c4 <xTaskPriorityDisinherit+0xa8>
 800f7bc:	693b      	ldr	r3, [r7, #16]
 800f7be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7c0:	4a0c      	ldr	r2, [pc, #48]	@ (800f7f4 <xTaskPriorityDisinherit+0xd8>)
 800f7c2:	6013      	str	r3, [r2, #0]
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f7c8:	4613      	mov	r3, r2
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	4413      	add	r3, r2
 800f7ce:	009b      	lsls	r3, r3, #2
 800f7d0:	4a09      	ldr	r2, [pc, #36]	@ (800f7f8 <xTaskPriorityDisinherit+0xdc>)
 800f7d2:	441a      	add	r2, r3
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	3304      	adds	r3, #4
 800f7d8:	4619      	mov	r1, r3
 800f7da:	4610      	mov	r0, r2
 800f7dc:	f7fe f907 	bl	800d9ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f7e4:	697b      	ldr	r3, [r7, #20]
	}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3718      	adds	r7, #24
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}
 800f7ee:	bf00      	nop
 800f7f0:	200028d4 	.word	0x200028d4
 800f7f4:	20002db0 	.word	0x20002db0
 800f7f8:	200028d8 	.word	0x200028d8

0800f7fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b088      	sub	sp, #32
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
 800f804:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f80a:	2301      	movs	r3, #1
 800f80c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d06c      	beq.n	800f8ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f814:	69bb      	ldr	r3, [r7, #24]
 800f816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d10b      	bne.n	800f834 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800f81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f820:	f383 8811 	msr	BASEPRI, r3
 800f824:	f3bf 8f6f 	isb	sy
 800f828:	f3bf 8f4f 	dsb	sy
 800f82c:	60fb      	str	r3, [r7, #12]
}
 800f82e:	bf00      	nop
 800f830:	bf00      	nop
 800f832:	e7fd      	b.n	800f830 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f834:	69bb      	ldr	r3, [r7, #24]
 800f836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f838:	683a      	ldr	r2, [r7, #0]
 800f83a:	429a      	cmp	r2, r3
 800f83c:	d902      	bls.n	800f844 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	61fb      	str	r3, [r7, #28]
 800f842:	e002      	b.n	800f84a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f844:	69bb      	ldr	r3, [r7, #24]
 800f846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f848:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f84a:	69bb      	ldr	r3, [r7, #24]
 800f84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f84e:	69fa      	ldr	r2, [r7, #28]
 800f850:	429a      	cmp	r2, r3
 800f852:	d04c      	beq.n	800f8ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f854:	69bb      	ldr	r3, [r7, #24]
 800f856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f858:	697a      	ldr	r2, [r7, #20]
 800f85a:	429a      	cmp	r2, r3
 800f85c:	d147      	bne.n	800f8ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f85e:	4b26      	ldr	r3, [pc, #152]	@ (800f8f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	69ba      	ldr	r2, [r7, #24]
 800f864:	429a      	cmp	r2, r3
 800f866:	d10b      	bne.n	800f880 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800f868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f86c:	f383 8811 	msr	BASEPRI, r3
 800f870:	f3bf 8f6f 	isb	sy
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	60bb      	str	r3, [r7, #8]
}
 800f87a:	bf00      	nop
 800f87c:	bf00      	nop
 800f87e:	e7fd      	b.n	800f87c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f880:	69bb      	ldr	r3, [r7, #24]
 800f882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f884:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f886:	69bb      	ldr	r3, [r7, #24]
 800f888:	69fa      	ldr	r2, [r7, #28]
 800f88a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f88c:	69bb      	ldr	r3, [r7, #24]
 800f88e:	699b      	ldr	r3, [r3, #24]
 800f890:	2b00      	cmp	r3, #0
 800f892:	db04      	blt.n	800f89e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f894:	69fb      	ldr	r3, [r7, #28]
 800f896:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f89a:	69bb      	ldr	r3, [r7, #24]
 800f89c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f89e:	69bb      	ldr	r3, [r7, #24]
 800f8a0:	6959      	ldr	r1, [r3, #20]
 800f8a2:	693a      	ldr	r2, [r7, #16]
 800f8a4:	4613      	mov	r3, r2
 800f8a6:	009b      	lsls	r3, r3, #2
 800f8a8:	4413      	add	r3, r2
 800f8aa:	009b      	lsls	r3, r3, #2
 800f8ac:	4a13      	ldr	r2, [pc, #76]	@ (800f8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f8ae:	4413      	add	r3, r2
 800f8b0:	4299      	cmp	r1, r3
 800f8b2:	d11c      	bne.n	800f8ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f8b4:	69bb      	ldr	r3, [r7, #24]
 800f8b6:	3304      	adds	r3, #4
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	f7fe f8f5 	bl	800daa8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8c2:	4b0f      	ldr	r3, [pc, #60]	@ (800f900 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	429a      	cmp	r2, r3
 800f8c8:	d903      	bls.n	800f8d2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800f8ca:	69bb      	ldr	r3, [r7, #24]
 800f8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8ce:	4a0c      	ldr	r2, [pc, #48]	@ (800f900 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800f8d0:	6013      	str	r3, [r2, #0]
 800f8d2:	69bb      	ldr	r3, [r7, #24]
 800f8d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8d6:	4613      	mov	r3, r2
 800f8d8:	009b      	lsls	r3, r3, #2
 800f8da:	4413      	add	r3, r2
 800f8dc:	009b      	lsls	r3, r3, #2
 800f8de:	4a07      	ldr	r2, [pc, #28]	@ (800f8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800f8e0:	441a      	add	r2, r3
 800f8e2:	69bb      	ldr	r3, [r7, #24]
 800f8e4:	3304      	adds	r3, #4
 800f8e6:	4619      	mov	r1, r3
 800f8e8:	4610      	mov	r0, r2
 800f8ea:	f7fe f880 	bl	800d9ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f8ee:	bf00      	nop
 800f8f0:	3720      	adds	r7, #32
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop
 800f8f8:	200028d4 	.word	0x200028d4
 800f8fc:	200028d8 	.word	0x200028d8
 800f900:	20002db0 	.word	0x20002db0

0800f904 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800f904:	b480      	push	{r7}
 800f906:	b083      	sub	sp, #12
 800f908:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800f90a:	4b09      	ldr	r3, [pc, #36]	@ (800f930 <uxTaskResetEventItemValue+0x2c>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	699b      	ldr	r3, [r3, #24]
 800f910:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f912:	4b07      	ldr	r3, [pc, #28]	@ (800f930 <uxTaskResetEventItemValue+0x2c>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f918:	4b05      	ldr	r3, [pc, #20]	@ (800f930 <uxTaskResetEventItemValue+0x2c>)
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800f920:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800f922:	687b      	ldr	r3, [r7, #4]
}
 800f924:	4618      	mov	r0, r3
 800f926:	370c      	adds	r7, #12
 800f928:	46bd      	mov	sp, r7
 800f92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92e:	4770      	bx	lr
 800f930:	200028d4 	.word	0x200028d4

0800f934 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f934:	b480      	push	{r7}
 800f936:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f938:	4b07      	ldr	r3, [pc, #28]	@ (800f958 <pvTaskIncrementMutexHeldCount+0x24>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d004      	beq.n	800f94a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f940:	4b05      	ldr	r3, [pc, #20]	@ (800f958 <pvTaskIncrementMutexHeldCount+0x24>)
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f946:	3201      	adds	r2, #1
 800f948:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800f94a:	4b03      	ldr	r3, [pc, #12]	@ (800f958 <pvTaskIncrementMutexHeldCount+0x24>)
 800f94c:	681b      	ldr	r3, [r3, #0]
	}
 800f94e:	4618      	mov	r0, r3
 800f950:	46bd      	mov	sp, r7
 800f952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f956:	4770      	bx	lr
 800f958:	200028d4 	.word	0x200028d4

0800f95c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f966:	4b21      	ldr	r3, [pc, #132]	@ (800f9ec <prvAddCurrentTaskToDelayedList+0x90>)
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f96c:	4b20      	ldr	r3, [pc, #128]	@ (800f9f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	3304      	adds	r3, #4
 800f972:	4618      	mov	r0, r3
 800f974:	f7fe f898 	bl	800daa8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f97e:	d10a      	bne.n	800f996 <prvAddCurrentTaskToDelayedList+0x3a>
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d007      	beq.n	800f996 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f986:	4b1a      	ldr	r3, [pc, #104]	@ (800f9f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	3304      	adds	r3, #4
 800f98c:	4619      	mov	r1, r3
 800f98e:	4819      	ldr	r0, [pc, #100]	@ (800f9f4 <prvAddCurrentTaskToDelayedList+0x98>)
 800f990:	f7fe f82d 	bl	800d9ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f994:	e026      	b.n	800f9e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f996:	68fa      	ldr	r2, [r7, #12]
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	4413      	add	r3, r2
 800f99c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f99e:	4b14      	ldr	r3, [pc, #80]	@ (800f9f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	68ba      	ldr	r2, [r7, #8]
 800f9a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f9a6:	68ba      	ldr	r2, [r7, #8]
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d209      	bcs.n	800f9c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f9ae:	4b12      	ldr	r3, [pc, #72]	@ (800f9f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f9b0:	681a      	ldr	r2, [r3, #0]
 800f9b2:	4b0f      	ldr	r3, [pc, #60]	@ (800f9f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	3304      	adds	r3, #4
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	4610      	mov	r0, r2
 800f9bc:	f7fe f83b 	bl	800da36 <vListInsert>
}
 800f9c0:	e010      	b.n	800f9e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f9c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f9fc <prvAddCurrentTaskToDelayedList+0xa0>)
 800f9c4:	681a      	ldr	r2, [r3, #0]
 800f9c6:	4b0a      	ldr	r3, [pc, #40]	@ (800f9f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	3304      	adds	r3, #4
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	4610      	mov	r0, r2
 800f9d0:	f7fe f831 	bl	800da36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f9d4:	4b0a      	ldr	r3, [pc, #40]	@ (800fa00 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	68ba      	ldr	r2, [r7, #8]
 800f9da:	429a      	cmp	r2, r3
 800f9dc:	d202      	bcs.n	800f9e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f9de:	4a08      	ldr	r2, [pc, #32]	@ (800fa00 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	6013      	str	r3, [r2, #0]
}
 800f9e4:	bf00      	nop
 800f9e6:	3710      	adds	r7, #16
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}
 800f9ec:	20002dac 	.word	0x20002dac
 800f9f0:	200028d4 	.word	0x200028d4
 800f9f4:	20002d94 	.word	0x20002d94
 800f9f8:	20002d64 	.word	0x20002d64
 800f9fc:	20002d60 	.word	0x20002d60
 800fa00:	20002dc8 	.word	0x20002dc8

0800fa04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b08a      	sub	sp, #40	@ 0x28
 800fa08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fa0e:	f000 fb13 	bl	8010038 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fa12:	4b1d      	ldr	r3, [pc, #116]	@ (800fa88 <xTimerCreateTimerTask+0x84>)
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d021      	beq.n	800fa5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fa22:	1d3a      	adds	r2, r7, #4
 800fa24:	f107 0108 	add.w	r1, r7, #8
 800fa28:	f107 030c 	add.w	r3, r7, #12
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f7fd fddb 	bl	800d5e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fa32:	6879      	ldr	r1, [r7, #4]
 800fa34:	68bb      	ldr	r3, [r7, #8]
 800fa36:	68fa      	ldr	r2, [r7, #12]
 800fa38:	9202      	str	r2, [sp, #8]
 800fa3a:	9301      	str	r3, [sp, #4]
 800fa3c:	2337      	movs	r3, #55	@ 0x37
 800fa3e:	9300      	str	r3, [sp, #0]
 800fa40:	2300      	movs	r3, #0
 800fa42:	460a      	mov	r2, r1
 800fa44:	4911      	ldr	r1, [pc, #68]	@ (800fa8c <xTimerCreateTimerTask+0x88>)
 800fa46:	4812      	ldr	r0, [pc, #72]	@ (800fa90 <xTimerCreateTimerTask+0x8c>)
 800fa48:	f7fe fee8 	bl	800e81c <xTaskCreateStatic>
 800fa4c:	4603      	mov	r3, r0
 800fa4e:	4a11      	ldr	r2, [pc, #68]	@ (800fa94 <xTimerCreateTimerTask+0x90>)
 800fa50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800fa52:	4b10      	ldr	r3, [pc, #64]	@ (800fa94 <xTimerCreateTimerTask+0x90>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d001      	beq.n	800fa5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fa5e:	697b      	ldr	r3, [r7, #20]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d10b      	bne.n	800fa7c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800fa64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa68:	f383 8811 	msr	BASEPRI, r3
 800fa6c:	f3bf 8f6f 	isb	sy
 800fa70:	f3bf 8f4f 	dsb	sy
 800fa74:	613b      	str	r3, [r7, #16]
}
 800fa76:	bf00      	nop
 800fa78:	bf00      	nop
 800fa7a:	e7fd      	b.n	800fa78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fa7c:	697b      	ldr	r3, [r7, #20]
}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	3718      	adds	r7, #24
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}
 800fa86:	bf00      	nop
 800fa88:	20002e04 	.word	0x20002e04
 800fa8c:	0801403c 	.word	0x0801403c
 800fa90:	0800fbd1 	.word	0x0800fbd1
 800fa94:	20002e08 	.word	0x20002e08

0800fa98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b08a      	sub	sp, #40	@ 0x28
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	60f8      	str	r0, [r7, #12]
 800faa0:	60b9      	str	r1, [r7, #8]
 800faa2:	607a      	str	r2, [r7, #4]
 800faa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800faa6:	2300      	movs	r3, #0
 800faa8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d10b      	bne.n	800fac8 <xTimerGenericCommand+0x30>
	__asm volatile
 800fab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fab4:	f383 8811 	msr	BASEPRI, r3
 800fab8:	f3bf 8f6f 	isb	sy
 800fabc:	f3bf 8f4f 	dsb	sy
 800fac0:	623b      	str	r3, [r7, #32]
}
 800fac2:	bf00      	nop
 800fac4:	bf00      	nop
 800fac6:	e7fd      	b.n	800fac4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fac8:	4b19      	ldr	r3, [pc, #100]	@ (800fb30 <xTimerGenericCommand+0x98>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	2b00      	cmp	r3, #0
 800face:	d02a      	beq.n	800fb26 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fad0:	68bb      	ldr	r3, [r7, #8]
 800fad2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	2b05      	cmp	r3, #5
 800fae0:	dc18      	bgt.n	800fb14 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fae2:	f7ff fd95 	bl	800f610 <xTaskGetSchedulerState>
 800fae6:	4603      	mov	r3, r0
 800fae8:	2b02      	cmp	r3, #2
 800faea:	d109      	bne.n	800fb00 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800faec:	4b10      	ldr	r3, [pc, #64]	@ (800fb30 <xTimerGenericCommand+0x98>)
 800faee:	6818      	ldr	r0, [r3, #0]
 800faf0:	f107 0110 	add.w	r1, r7, #16
 800faf4:	2300      	movs	r3, #0
 800faf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800faf8:	f7fe f978 	bl	800ddec <xQueueGenericSend>
 800fafc:	6278      	str	r0, [r7, #36]	@ 0x24
 800fafe:	e012      	b.n	800fb26 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fb00:	4b0b      	ldr	r3, [pc, #44]	@ (800fb30 <xTimerGenericCommand+0x98>)
 800fb02:	6818      	ldr	r0, [r3, #0]
 800fb04:	f107 0110 	add.w	r1, r7, #16
 800fb08:	2300      	movs	r3, #0
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f7fe f96e 	bl	800ddec <xQueueGenericSend>
 800fb10:	6278      	str	r0, [r7, #36]	@ 0x24
 800fb12:	e008      	b.n	800fb26 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fb14:	4b06      	ldr	r3, [pc, #24]	@ (800fb30 <xTimerGenericCommand+0x98>)
 800fb16:	6818      	ldr	r0, [r3, #0]
 800fb18:	f107 0110 	add.w	r1, r7, #16
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	683a      	ldr	r2, [r7, #0]
 800fb20:	f7fe fa66 	bl	800dff0 <xQueueGenericSendFromISR>
 800fb24:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3728      	adds	r7, #40	@ 0x28
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	20002e04 	.word	0x20002e04

0800fb34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	b088      	sub	sp, #32
 800fb38:	af02      	add	r7, sp, #8
 800fb3a:	6078      	str	r0, [r7, #4]
 800fb3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb3e:	4b23      	ldr	r3, [pc, #140]	@ (800fbcc <prvProcessExpiredTimer+0x98>)
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	68db      	ldr	r3, [r3, #12]
 800fb44:	68db      	ldr	r3, [r3, #12]
 800fb46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fb48:	697b      	ldr	r3, [r7, #20]
 800fb4a:	3304      	adds	r3, #4
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	f7fd ffab 	bl	800daa8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fb52:	697b      	ldr	r3, [r7, #20]
 800fb54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fb58:	f003 0304 	and.w	r3, r3, #4
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d023      	beq.n	800fba8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800fb60:	697b      	ldr	r3, [r7, #20]
 800fb62:	699a      	ldr	r2, [r3, #24]
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	18d1      	adds	r1, r2, r3
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	683a      	ldr	r2, [r7, #0]
 800fb6c:	6978      	ldr	r0, [r7, #20]
 800fb6e:	f000 f8d5 	bl	800fd1c <prvInsertTimerInActiveList>
 800fb72:	4603      	mov	r3, r0
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d020      	beq.n	800fbba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fb78:	2300      	movs	r3, #0
 800fb7a:	9300      	str	r3, [sp, #0]
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	687a      	ldr	r2, [r7, #4]
 800fb80:	2100      	movs	r1, #0
 800fb82:	6978      	ldr	r0, [r7, #20]
 800fb84:	f7ff ff88 	bl	800fa98 <xTimerGenericCommand>
 800fb88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fb8a:	693b      	ldr	r3, [r7, #16]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d114      	bne.n	800fbba <prvProcessExpiredTimer+0x86>
	__asm volatile
 800fb90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb94:	f383 8811 	msr	BASEPRI, r3
 800fb98:	f3bf 8f6f 	isb	sy
 800fb9c:	f3bf 8f4f 	dsb	sy
 800fba0:	60fb      	str	r3, [r7, #12]
}
 800fba2:	bf00      	nop
 800fba4:	bf00      	nop
 800fba6:	e7fd      	b.n	800fba4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fba8:	697b      	ldr	r3, [r7, #20]
 800fbaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fbae:	f023 0301 	bic.w	r3, r3, #1
 800fbb2:	b2da      	uxtb	r2, r3
 800fbb4:	697b      	ldr	r3, [r7, #20]
 800fbb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	6a1b      	ldr	r3, [r3, #32]
 800fbbe:	6978      	ldr	r0, [r7, #20]
 800fbc0:	4798      	blx	r3
}
 800fbc2:	bf00      	nop
 800fbc4:	3718      	adds	r7, #24
 800fbc6:	46bd      	mov	sp, r7
 800fbc8:	bd80      	pop	{r7, pc}
 800fbca:	bf00      	nop
 800fbcc:	20002dfc 	.word	0x20002dfc

0800fbd0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b084      	sub	sp, #16
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fbd8:	f107 0308 	add.w	r3, r7, #8
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f000 f859 	bl	800fc94 <prvGetNextExpireTime>
 800fbe2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	68f8      	ldr	r0, [r7, #12]
 800fbea:	f000 f805 	bl	800fbf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fbee:	f000 f8d7 	bl	800fda0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fbf2:	bf00      	nop
 800fbf4:	e7f0      	b.n	800fbd8 <prvTimerTask+0x8>
	...

0800fbf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b084      	sub	sp, #16
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
 800fc00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fc02:	f7ff f86f 	bl	800ece4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fc06:	f107 0308 	add.w	r3, r7, #8
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f000 f866 	bl	800fcdc <prvSampleTimeNow>
 800fc10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fc12:	68bb      	ldr	r3, [r7, #8]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d130      	bne.n	800fc7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d10a      	bne.n	800fc34 <prvProcessTimerOrBlockTask+0x3c>
 800fc1e:	687a      	ldr	r2, [r7, #4]
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	429a      	cmp	r2, r3
 800fc24:	d806      	bhi.n	800fc34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fc26:	f7ff f86b 	bl	800ed00 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fc2a:	68f9      	ldr	r1, [r7, #12]
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f7ff ff81 	bl	800fb34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fc32:	e024      	b.n	800fc7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d008      	beq.n	800fc4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fc3a:	4b13      	ldr	r3, [pc, #76]	@ (800fc88 <prvProcessTimerOrBlockTask+0x90>)
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d101      	bne.n	800fc48 <prvProcessTimerOrBlockTask+0x50>
 800fc44:	2301      	movs	r3, #1
 800fc46:	e000      	b.n	800fc4a <prvProcessTimerOrBlockTask+0x52>
 800fc48:	2300      	movs	r3, #0
 800fc4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fc4c:	4b0f      	ldr	r3, [pc, #60]	@ (800fc8c <prvProcessTimerOrBlockTask+0x94>)
 800fc4e:	6818      	ldr	r0, [r3, #0]
 800fc50:	687a      	ldr	r2, [r7, #4]
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	1ad3      	subs	r3, r2, r3
 800fc56:	683a      	ldr	r2, [r7, #0]
 800fc58:	4619      	mov	r1, r3
 800fc5a:	f7fe fdab 	bl	800e7b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fc5e:	f7ff f84f 	bl	800ed00 <xTaskResumeAll>
 800fc62:	4603      	mov	r3, r0
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d10a      	bne.n	800fc7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fc68:	4b09      	ldr	r3, [pc, #36]	@ (800fc90 <prvProcessTimerOrBlockTask+0x98>)
 800fc6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc6e:	601a      	str	r2, [r3, #0]
 800fc70:	f3bf 8f4f 	dsb	sy
 800fc74:	f3bf 8f6f 	isb	sy
}
 800fc78:	e001      	b.n	800fc7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fc7a:	f7ff f841 	bl	800ed00 <xTaskResumeAll>
}
 800fc7e:	bf00      	nop
 800fc80:	3710      	adds	r7, #16
 800fc82:	46bd      	mov	sp, r7
 800fc84:	bd80      	pop	{r7, pc}
 800fc86:	bf00      	nop
 800fc88:	20002e00 	.word	0x20002e00
 800fc8c:	20002e04 	.word	0x20002e04
 800fc90:	e000ed04 	.word	0xe000ed04

0800fc94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fc94:	b480      	push	{r7}
 800fc96:	b085      	sub	sp, #20
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fc9c:	4b0e      	ldr	r3, [pc, #56]	@ (800fcd8 <prvGetNextExpireTime+0x44>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d101      	bne.n	800fcaa <prvGetNextExpireTime+0x16>
 800fca6:	2201      	movs	r2, #1
 800fca8:	e000      	b.n	800fcac <prvGetNextExpireTime+0x18>
 800fcaa:	2200      	movs	r2, #0
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d105      	bne.n	800fcc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fcb8:	4b07      	ldr	r3, [pc, #28]	@ (800fcd8 <prvGetNextExpireTime+0x44>)
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	68db      	ldr	r3, [r3, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	60fb      	str	r3, [r7, #12]
 800fcc2:	e001      	b.n	800fcc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fcc8:	68fb      	ldr	r3, [r7, #12]
}
 800fcca:	4618      	mov	r0, r3
 800fccc:	3714      	adds	r7, #20
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd4:	4770      	bx	lr
 800fcd6:	bf00      	nop
 800fcd8:	20002dfc 	.word	0x20002dfc

0800fcdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b084      	sub	sp, #16
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fce4:	f7ff f8aa 	bl	800ee3c <xTaskGetTickCount>
 800fce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fcea:	4b0b      	ldr	r3, [pc, #44]	@ (800fd18 <prvSampleTimeNow+0x3c>)
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	68fa      	ldr	r2, [r7, #12]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d205      	bcs.n	800fd00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fcf4:	f000 f93a 	bl	800ff6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	601a      	str	r2, [r3, #0]
 800fcfe:	e002      	b.n	800fd06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	2200      	movs	r2, #0
 800fd04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fd06:	4a04      	ldr	r2, [pc, #16]	@ (800fd18 <prvSampleTimeNow+0x3c>)
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3710      	adds	r7, #16
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}
 800fd16:	bf00      	nop
 800fd18:	20002e0c 	.word	0x20002e0c

0800fd1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b086      	sub	sp, #24
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	60f8      	str	r0, [r7, #12]
 800fd24:	60b9      	str	r1, [r7, #8]
 800fd26:	607a      	str	r2, [r7, #4]
 800fd28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	68fa      	ldr	r2, [r7, #12]
 800fd38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fd3a:	68ba      	ldr	r2, [r7, #8]
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	429a      	cmp	r2, r3
 800fd40:	d812      	bhi.n	800fd68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd42:	687a      	ldr	r2, [r7, #4]
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	1ad2      	subs	r2, r2, r3
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	699b      	ldr	r3, [r3, #24]
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d302      	bcc.n	800fd56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fd50:	2301      	movs	r3, #1
 800fd52:	617b      	str	r3, [r7, #20]
 800fd54:	e01b      	b.n	800fd8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fd56:	4b10      	ldr	r3, [pc, #64]	@ (800fd98 <prvInsertTimerInActiveList+0x7c>)
 800fd58:	681a      	ldr	r2, [r3, #0]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	3304      	adds	r3, #4
 800fd5e:	4619      	mov	r1, r3
 800fd60:	4610      	mov	r0, r2
 800fd62:	f7fd fe68 	bl	800da36 <vListInsert>
 800fd66:	e012      	b.n	800fd8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fd68:	687a      	ldr	r2, [r7, #4]
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	429a      	cmp	r2, r3
 800fd6e:	d206      	bcs.n	800fd7e <prvInsertTimerInActiveList+0x62>
 800fd70:	68ba      	ldr	r2, [r7, #8]
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	429a      	cmp	r2, r3
 800fd76:	d302      	bcc.n	800fd7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fd78:	2301      	movs	r3, #1
 800fd7a:	617b      	str	r3, [r7, #20]
 800fd7c:	e007      	b.n	800fd8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fd7e:	4b07      	ldr	r3, [pc, #28]	@ (800fd9c <prvInsertTimerInActiveList+0x80>)
 800fd80:	681a      	ldr	r2, [r3, #0]
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	3304      	adds	r3, #4
 800fd86:	4619      	mov	r1, r3
 800fd88:	4610      	mov	r0, r2
 800fd8a:	f7fd fe54 	bl	800da36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fd8e:	697b      	ldr	r3, [r7, #20]
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3718      	adds	r7, #24
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd80      	pop	{r7, pc}
 800fd98:	20002e00 	.word	0x20002e00
 800fd9c:	20002dfc 	.word	0x20002dfc

0800fda0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b08e      	sub	sp, #56	@ 0x38
 800fda4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fda6:	e0ce      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	da19      	bge.n	800fde2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fdae:	1d3b      	adds	r3, r7, #4
 800fdb0:	3304      	adds	r3, #4
 800fdb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fdb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d10b      	bne.n	800fdd2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800fdba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdbe:	f383 8811 	msr	BASEPRI, r3
 800fdc2:	f3bf 8f6f 	isb	sy
 800fdc6:	f3bf 8f4f 	dsb	sy
 800fdca:	61fb      	str	r3, [r7, #28]
}
 800fdcc:	bf00      	nop
 800fdce:	bf00      	nop
 800fdd0:	e7fd      	b.n	800fdce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fdd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fdd8:	6850      	ldr	r0, [r2, #4]
 800fdda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fddc:	6892      	ldr	r2, [r2, #8]
 800fdde:	4611      	mov	r1, r2
 800fde0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	f2c0 80ae 	blt.w	800ff46 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fdee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdf0:	695b      	ldr	r3, [r3, #20]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d004      	beq.n	800fe00 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fdf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdf8:	3304      	adds	r3, #4
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	f7fd fe54 	bl	800daa8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fe00:	463b      	mov	r3, r7
 800fe02:	4618      	mov	r0, r3
 800fe04:	f7ff ff6a 	bl	800fcdc <prvSampleTimeNow>
 800fe08:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	2b09      	cmp	r3, #9
 800fe0e:	f200 8097 	bhi.w	800ff40 <prvProcessReceivedCommands+0x1a0>
 800fe12:	a201      	add	r2, pc, #4	@ (adr r2, 800fe18 <prvProcessReceivedCommands+0x78>)
 800fe14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe18:	0800fe41 	.word	0x0800fe41
 800fe1c:	0800fe41 	.word	0x0800fe41
 800fe20:	0800fe41 	.word	0x0800fe41
 800fe24:	0800feb7 	.word	0x0800feb7
 800fe28:	0800fecb 	.word	0x0800fecb
 800fe2c:	0800ff17 	.word	0x0800ff17
 800fe30:	0800fe41 	.word	0x0800fe41
 800fe34:	0800fe41 	.word	0x0800fe41
 800fe38:	0800feb7 	.word	0x0800feb7
 800fe3c:	0800fecb 	.word	0x0800fecb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fe46:	f043 0301 	orr.w	r3, r3, #1
 800fe4a:	b2da      	uxtb	r2, r3
 800fe4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fe52:	68ba      	ldr	r2, [r7, #8]
 800fe54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe56:	699b      	ldr	r3, [r3, #24]
 800fe58:	18d1      	adds	r1, r2, r3
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe60:	f7ff ff5c 	bl	800fd1c <prvInsertTimerInActiveList>
 800fe64:	4603      	mov	r3, r0
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d06c      	beq.n	800ff44 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fe6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe6c:	6a1b      	ldr	r3, [r3, #32]
 800fe6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fe72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fe78:	f003 0304 	and.w	r3, r3, #4
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d061      	beq.n	800ff44 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fe80:	68ba      	ldr	r2, [r7, #8]
 800fe82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe84:	699b      	ldr	r3, [r3, #24]
 800fe86:	441a      	add	r2, r3
 800fe88:	2300      	movs	r3, #0
 800fe8a:	9300      	str	r3, [sp, #0]
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	2100      	movs	r1, #0
 800fe90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe92:	f7ff fe01 	bl	800fa98 <xTimerGenericCommand>
 800fe96:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fe98:	6a3b      	ldr	r3, [r7, #32]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d152      	bne.n	800ff44 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800fe9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea2:	f383 8811 	msr	BASEPRI, r3
 800fea6:	f3bf 8f6f 	isb	sy
 800feaa:	f3bf 8f4f 	dsb	sy
 800feae:	61bb      	str	r3, [r7, #24]
}
 800feb0:	bf00      	nop
 800feb2:	bf00      	nop
 800feb4:	e7fd      	b.n	800feb2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800feb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800febc:	f023 0301 	bic.w	r3, r3, #1
 800fec0:	b2da      	uxtb	r2, r3
 800fec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fec4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800fec8:	e03d      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800feca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fecc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fed0:	f043 0301 	orr.w	r3, r3, #1
 800fed4:	b2da      	uxtb	r2, r3
 800fed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fed8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fedc:	68ba      	ldr	r2, [r7, #8]
 800fede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fee0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fee4:	699b      	ldr	r3, [r3, #24]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d10b      	bne.n	800ff02 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800feea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feee:	f383 8811 	msr	BASEPRI, r3
 800fef2:	f3bf 8f6f 	isb	sy
 800fef6:	f3bf 8f4f 	dsb	sy
 800fefa:	617b      	str	r3, [r7, #20]
}
 800fefc:	bf00      	nop
 800fefe:	bf00      	nop
 800ff00:	e7fd      	b.n	800fefe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ff02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff04:	699a      	ldr	r2, [r3, #24]
 800ff06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff08:	18d1      	adds	r1, r2, r3
 800ff0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff10:	f7ff ff04 	bl	800fd1c <prvInsertTimerInActiveList>
					break;
 800ff14:	e017      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ff16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ff1c:	f003 0302 	and.w	r3, r3, #2
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d103      	bne.n	800ff2c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ff24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff26:	f000 fc07 	bl	8010738 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ff2a:	e00c      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ff2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ff32:	f023 0301 	bic.w	r3, r3, #1
 800ff36:	b2da      	uxtb	r2, r3
 800ff38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ff3e:	e002      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ff40:	bf00      	nop
 800ff42:	e000      	b.n	800ff46 <prvProcessReceivedCommands+0x1a6>
					break;
 800ff44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ff46:	4b08      	ldr	r3, [pc, #32]	@ (800ff68 <prvProcessReceivedCommands+0x1c8>)
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	1d39      	adds	r1, r7, #4
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f7fe f8ec 	bl	800e12c <xQueueReceive>
 800ff54:	4603      	mov	r3, r0
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	f47f af26 	bne.w	800fda8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ff5c:	bf00      	nop
 800ff5e:	bf00      	nop
 800ff60:	3730      	adds	r7, #48	@ 0x30
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}
 800ff66:	bf00      	nop
 800ff68:	20002e04 	.word	0x20002e04

0800ff6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b088      	sub	sp, #32
 800ff70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ff72:	e049      	b.n	8010008 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ff74:	4b2e      	ldr	r3, [pc, #184]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	68db      	ldr	r3, [r3, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff7e:	4b2c      	ldr	r3, [pc, #176]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	68db      	ldr	r3, [r3, #12]
 800ff84:	68db      	ldr	r3, [r3, #12]
 800ff86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	3304      	adds	r3, #4
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	f7fd fd8b 	bl	800daa8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	6a1b      	ldr	r3, [r3, #32]
 800ff96:	68f8      	ldr	r0, [r7, #12]
 800ff98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ffa0:	f003 0304 	and.w	r3, r3, #4
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d02f      	beq.n	8010008 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	699b      	ldr	r3, [r3, #24]
 800ffac:	693a      	ldr	r2, [r7, #16]
 800ffae:	4413      	add	r3, r2
 800ffb0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ffb2:	68ba      	ldr	r2, [r7, #8]
 800ffb4:	693b      	ldr	r3, [r7, #16]
 800ffb6:	429a      	cmp	r2, r3
 800ffb8:	d90e      	bls.n	800ffd8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	68ba      	ldr	r2, [r7, #8]
 800ffbe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	68fa      	ldr	r2, [r7, #12]
 800ffc4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ffc6:	4b1a      	ldr	r3, [pc, #104]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 800ffc8:	681a      	ldr	r2, [r3, #0]
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	3304      	adds	r3, #4
 800ffce:	4619      	mov	r1, r3
 800ffd0:	4610      	mov	r0, r2
 800ffd2:	f7fd fd30 	bl	800da36 <vListInsert>
 800ffd6:	e017      	b.n	8010008 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ffd8:	2300      	movs	r3, #0
 800ffda:	9300      	str	r3, [sp, #0]
 800ffdc:	2300      	movs	r3, #0
 800ffde:	693a      	ldr	r2, [r7, #16]
 800ffe0:	2100      	movs	r1, #0
 800ffe2:	68f8      	ldr	r0, [r7, #12]
 800ffe4:	f7ff fd58 	bl	800fa98 <xTimerGenericCommand>
 800ffe8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d10b      	bne.n	8010008 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800fff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fff4:	f383 8811 	msr	BASEPRI, r3
 800fff8:	f3bf 8f6f 	isb	sy
 800fffc:	f3bf 8f4f 	dsb	sy
 8010000:	603b      	str	r3, [r7, #0]
}
 8010002:	bf00      	nop
 8010004:	bf00      	nop
 8010006:	e7fd      	b.n	8010004 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010008:	4b09      	ldr	r3, [pc, #36]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d1b0      	bne.n	800ff74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010012:	4b07      	ldr	r3, [pc, #28]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010018:	4b06      	ldr	r3, [pc, #24]	@ (8010034 <prvSwitchTimerLists+0xc8>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	4a04      	ldr	r2, [pc, #16]	@ (8010030 <prvSwitchTimerLists+0xc4>)
 801001e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010020:	4a04      	ldr	r2, [pc, #16]	@ (8010034 <prvSwitchTimerLists+0xc8>)
 8010022:	697b      	ldr	r3, [r7, #20]
 8010024:	6013      	str	r3, [r2, #0]
}
 8010026:	bf00      	nop
 8010028:	3718      	adds	r7, #24
 801002a:	46bd      	mov	sp, r7
 801002c:	bd80      	pop	{r7, pc}
 801002e:	bf00      	nop
 8010030:	20002dfc 	.word	0x20002dfc
 8010034:	20002e00 	.word	0x20002e00

08010038 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b082      	sub	sp, #8
 801003c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801003e:	f000 f98b 	bl	8010358 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010042:	4b15      	ldr	r3, [pc, #84]	@ (8010098 <prvCheckForValidListAndQueue+0x60>)
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d120      	bne.n	801008c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801004a:	4814      	ldr	r0, [pc, #80]	@ (801009c <prvCheckForValidListAndQueue+0x64>)
 801004c:	f7fd fca2 	bl	800d994 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010050:	4813      	ldr	r0, [pc, #76]	@ (80100a0 <prvCheckForValidListAndQueue+0x68>)
 8010052:	f7fd fc9f 	bl	800d994 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010056:	4b13      	ldr	r3, [pc, #76]	@ (80100a4 <prvCheckForValidListAndQueue+0x6c>)
 8010058:	4a10      	ldr	r2, [pc, #64]	@ (801009c <prvCheckForValidListAndQueue+0x64>)
 801005a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801005c:	4b12      	ldr	r3, [pc, #72]	@ (80100a8 <prvCheckForValidListAndQueue+0x70>)
 801005e:	4a10      	ldr	r2, [pc, #64]	@ (80100a0 <prvCheckForValidListAndQueue+0x68>)
 8010060:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010062:	2300      	movs	r3, #0
 8010064:	9300      	str	r3, [sp, #0]
 8010066:	4b11      	ldr	r3, [pc, #68]	@ (80100ac <prvCheckForValidListAndQueue+0x74>)
 8010068:	4a11      	ldr	r2, [pc, #68]	@ (80100b0 <prvCheckForValidListAndQueue+0x78>)
 801006a:	2110      	movs	r1, #16
 801006c:	200a      	movs	r0, #10
 801006e:	f7fd fdaf 	bl	800dbd0 <xQueueGenericCreateStatic>
 8010072:	4603      	mov	r3, r0
 8010074:	4a08      	ldr	r2, [pc, #32]	@ (8010098 <prvCheckForValidListAndQueue+0x60>)
 8010076:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010078:	4b07      	ldr	r3, [pc, #28]	@ (8010098 <prvCheckForValidListAndQueue+0x60>)
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d005      	beq.n	801008c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010080:	4b05      	ldr	r3, [pc, #20]	@ (8010098 <prvCheckForValidListAndQueue+0x60>)
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	490b      	ldr	r1, [pc, #44]	@ (80100b4 <prvCheckForValidListAndQueue+0x7c>)
 8010086:	4618      	mov	r0, r3
 8010088:	f7fe fb6a 	bl	800e760 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801008c:	f000 f996 	bl	80103bc <vPortExitCritical>
}
 8010090:	bf00      	nop
 8010092:	46bd      	mov	sp, r7
 8010094:	bd80      	pop	{r7, pc}
 8010096:	bf00      	nop
 8010098:	20002e04 	.word	0x20002e04
 801009c:	20002dd4 	.word	0x20002dd4
 80100a0:	20002de8 	.word	0x20002de8
 80100a4:	20002dfc 	.word	0x20002dfc
 80100a8:	20002e00 	.word	0x20002e00
 80100ac:	20002eb0 	.word	0x20002eb0
 80100b0:	20002e10 	.word	0x20002e10
 80100b4:	08014044 	.word	0x08014044

080100b8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b08a      	sub	sp, #40	@ 0x28
 80100bc:	af00      	add	r7, sp, #0
 80100be:	60f8      	str	r0, [r7, #12]
 80100c0:	60b9      	str	r1, [r7, #8]
 80100c2:	607a      	str	r2, [r7, #4]
 80100c4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80100c6:	f06f 0301 	mvn.w	r3, #1
 80100ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80100d0:	68bb      	ldr	r3, [r7, #8]
 80100d2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80100d8:	4b06      	ldr	r3, [pc, #24]	@ (80100f4 <xTimerPendFunctionCallFromISR+0x3c>)
 80100da:	6818      	ldr	r0, [r3, #0]
 80100dc:	f107 0114 	add.w	r1, r7, #20
 80100e0:	2300      	movs	r3, #0
 80100e2:	683a      	ldr	r2, [r7, #0]
 80100e4:	f7fd ff84 	bl	800dff0 <xQueueGenericSendFromISR>
 80100e8:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80100ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80100ec:	4618      	mov	r0, r3
 80100ee:	3728      	adds	r7, #40	@ 0x28
 80100f0:	46bd      	mov	sp, r7
 80100f2:	bd80      	pop	{r7, pc}
 80100f4:	20002e04 	.word	0x20002e04

080100f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80100f8:	b480      	push	{r7}
 80100fa:	b085      	sub	sp, #20
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	60f8      	str	r0, [r7, #12]
 8010100:	60b9      	str	r1, [r7, #8]
 8010102:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	3b04      	subs	r3, #4
 8010108:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010110:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	3b04      	subs	r3, #4
 8010116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	f023 0201 	bic.w	r2, r3, #1
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	3b04      	subs	r3, #4
 8010126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010128:	4a0c      	ldr	r2, [pc, #48]	@ (801015c <pxPortInitialiseStack+0x64>)
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	3b14      	subs	r3, #20
 8010132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010134:	687a      	ldr	r2, [r7, #4]
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	3b04      	subs	r3, #4
 801013e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	f06f 0202 	mvn.w	r2, #2
 8010146:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	3b20      	subs	r3, #32
 801014c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801014e:	68fb      	ldr	r3, [r7, #12]
}
 8010150:	4618      	mov	r0, r3
 8010152:	3714      	adds	r7, #20
 8010154:	46bd      	mov	sp, r7
 8010156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015a:	4770      	bx	lr
 801015c:	08010161 	.word	0x08010161

08010160 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010160:	b480      	push	{r7}
 8010162:	b085      	sub	sp, #20
 8010164:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010166:	2300      	movs	r3, #0
 8010168:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801016a:	4b13      	ldr	r3, [pc, #76]	@ (80101b8 <prvTaskExitError+0x58>)
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010172:	d00b      	beq.n	801018c <prvTaskExitError+0x2c>
	__asm volatile
 8010174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010178:	f383 8811 	msr	BASEPRI, r3
 801017c:	f3bf 8f6f 	isb	sy
 8010180:	f3bf 8f4f 	dsb	sy
 8010184:	60fb      	str	r3, [r7, #12]
}
 8010186:	bf00      	nop
 8010188:	bf00      	nop
 801018a:	e7fd      	b.n	8010188 <prvTaskExitError+0x28>
	__asm volatile
 801018c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010190:	f383 8811 	msr	BASEPRI, r3
 8010194:	f3bf 8f6f 	isb	sy
 8010198:	f3bf 8f4f 	dsb	sy
 801019c:	60bb      	str	r3, [r7, #8]
}
 801019e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80101a0:	bf00      	nop
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d0fc      	beq.n	80101a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80101a8:	bf00      	nop
 80101aa:	bf00      	nop
 80101ac:	3714      	adds	r7, #20
 80101ae:	46bd      	mov	sp, r7
 80101b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b4:	4770      	bx	lr
 80101b6:	bf00      	nop
 80101b8:	200001a8 	.word	0x200001a8
 80101bc:	00000000 	.word	0x00000000

080101c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80101c0:	4b07      	ldr	r3, [pc, #28]	@ (80101e0 <pxCurrentTCBConst2>)
 80101c2:	6819      	ldr	r1, [r3, #0]
 80101c4:	6808      	ldr	r0, [r1, #0]
 80101c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101ca:	f380 8809 	msr	PSP, r0
 80101ce:	f3bf 8f6f 	isb	sy
 80101d2:	f04f 0000 	mov.w	r0, #0
 80101d6:	f380 8811 	msr	BASEPRI, r0
 80101da:	4770      	bx	lr
 80101dc:	f3af 8000 	nop.w

080101e0 <pxCurrentTCBConst2>:
 80101e0:	200028d4 	.word	0x200028d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80101e4:	bf00      	nop
 80101e6:	bf00      	nop

080101e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80101e8:	4808      	ldr	r0, [pc, #32]	@ (801020c <prvPortStartFirstTask+0x24>)
 80101ea:	6800      	ldr	r0, [r0, #0]
 80101ec:	6800      	ldr	r0, [r0, #0]
 80101ee:	f380 8808 	msr	MSP, r0
 80101f2:	f04f 0000 	mov.w	r0, #0
 80101f6:	f380 8814 	msr	CONTROL, r0
 80101fa:	b662      	cpsie	i
 80101fc:	b661      	cpsie	f
 80101fe:	f3bf 8f4f 	dsb	sy
 8010202:	f3bf 8f6f 	isb	sy
 8010206:	df00      	svc	0
 8010208:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801020a:	bf00      	nop
 801020c:	e000ed08 	.word	0xe000ed08

08010210 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010210:	b580      	push	{r7, lr}
 8010212:	b086      	sub	sp, #24
 8010214:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010216:	4b47      	ldr	r3, [pc, #284]	@ (8010334 <xPortStartScheduler+0x124>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	4a47      	ldr	r2, [pc, #284]	@ (8010338 <xPortStartScheduler+0x128>)
 801021c:	4293      	cmp	r3, r2
 801021e:	d10b      	bne.n	8010238 <xPortStartScheduler+0x28>
	__asm volatile
 8010220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010224:	f383 8811 	msr	BASEPRI, r3
 8010228:	f3bf 8f6f 	isb	sy
 801022c:	f3bf 8f4f 	dsb	sy
 8010230:	613b      	str	r3, [r7, #16]
}
 8010232:	bf00      	nop
 8010234:	bf00      	nop
 8010236:	e7fd      	b.n	8010234 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010238:	4b3e      	ldr	r3, [pc, #248]	@ (8010334 <xPortStartScheduler+0x124>)
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	4a3f      	ldr	r2, [pc, #252]	@ (801033c <xPortStartScheduler+0x12c>)
 801023e:	4293      	cmp	r3, r2
 8010240:	d10b      	bne.n	801025a <xPortStartScheduler+0x4a>
	__asm volatile
 8010242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010246:	f383 8811 	msr	BASEPRI, r3
 801024a:	f3bf 8f6f 	isb	sy
 801024e:	f3bf 8f4f 	dsb	sy
 8010252:	60fb      	str	r3, [r7, #12]
}
 8010254:	bf00      	nop
 8010256:	bf00      	nop
 8010258:	e7fd      	b.n	8010256 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801025a:	4b39      	ldr	r3, [pc, #228]	@ (8010340 <xPortStartScheduler+0x130>)
 801025c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801025e:	697b      	ldr	r3, [r7, #20]
 8010260:	781b      	ldrb	r3, [r3, #0]
 8010262:	b2db      	uxtb	r3, r3
 8010264:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	22ff      	movs	r2, #255	@ 0xff
 801026a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	781b      	ldrb	r3, [r3, #0]
 8010270:	b2db      	uxtb	r3, r3
 8010272:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010274:	78fb      	ldrb	r3, [r7, #3]
 8010276:	b2db      	uxtb	r3, r3
 8010278:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801027c:	b2da      	uxtb	r2, r3
 801027e:	4b31      	ldr	r3, [pc, #196]	@ (8010344 <xPortStartScheduler+0x134>)
 8010280:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010282:	4b31      	ldr	r3, [pc, #196]	@ (8010348 <xPortStartScheduler+0x138>)
 8010284:	2207      	movs	r2, #7
 8010286:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010288:	e009      	b.n	801029e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801028a:	4b2f      	ldr	r3, [pc, #188]	@ (8010348 <xPortStartScheduler+0x138>)
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	3b01      	subs	r3, #1
 8010290:	4a2d      	ldr	r2, [pc, #180]	@ (8010348 <xPortStartScheduler+0x138>)
 8010292:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010294:	78fb      	ldrb	r3, [r7, #3]
 8010296:	b2db      	uxtb	r3, r3
 8010298:	005b      	lsls	r3, r3, #1
 801029a:	b2db      	uxtb	r3, r3
 801029c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801029e:	78fb      	ldrb	r3, [r7, #3]
 80102a0:	b2db      	uxtb	r3, r3
 80102a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80102a6:	2b80      	cmp	r3, #128	@ 0x80
 80102a8:	d0ef      	beq.n	801028a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80102aa:	4b27      	ldr	r3, [pc, #156]	@ (8010348 <xPortStartScheduler+0x138>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	f1c3 0307 	rsb	r3, r3, #7
 80102b2:	2b04      	cmp	r3, #4
 80102b4:	d00b      	beq.n	80102ce <xPortStartScheduler+0xbe>
	__asm volatile
 80102b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102ba:	f383 8811 	msr	BASEPRI, r3
 80102be:	f3bf 8f6f 	isb	sy
 80102c2:	f3bf 8f4f 	dsb	sy
 80102c6:	60bb      	str	r3, [r7, #8]
}
 80102c8:	bf00      	nop
 80102ca:	bf00      	nop
 80102cc:	e7fd      	b.n	80102ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80102ce:	4b1e      	ldr	r3, [pc, #120]	@ (8010348 <xPortStartScheduler+0x138>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	021b      	lsls	r3, r3, #8
 80102d4:	4a1c      	ldr	r2, [pc, #112]	@ (8010348 <xPortStartScheduler+0x138>)
 80102d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80102d8:	4b1b      	ldr	r3, [pc, #108]	@ (8010348 <xPortStartScheduler+0x138>)
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80102e0:	4a19      	ldr	r2, [pc, #100]	@ (8010348 <xPortStartScheduler+0x138>)
 80102e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	b2da      	uxtb	r2, r3
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80102ec:	4b17      	ldr	r3, [pc, #92]	@ (801034c <xPortStartScheduler+0x13c>)
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	4a16      	ldr	r2, [pc, #88]	@ (801034c <xPortStartScheduler+0x13c>)
 80102f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80102f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80102f8:	4b14      	ldr	r3, [pc, #80]	@ (801034c <xPortStartScheduler+0x13c>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	4a13      	ldr	r2, [pc, #76]	@ (801034c <xPortStartScheduler+0x13c>)
 80102fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010302:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010304:	f000 f8da 	bl	80104bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010308:	4b11      	ldr	r3, [pc, #68]	@ (8010350 <xPortStartScheduler+0x140>)
 801030a:	2200      	movs	r2, #0
 801030c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801030e:	f000 f8f9 	bl	8010504 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010312:	4b10      	ldr	r3, [pc, #64]	@ (8010354 <xPortStartScheduler+0x144>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	4a0f      	ldr	r2, [pc, #60]	@ (8010354 <xPortStartScheduler+0x144>)
 8010318:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801031c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801031e:	f7ff ff63 	bl	80101e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010322:	f7fe fe55 	bl	800efd0 <vTaskSwitchContext>
	prvTaskExitError();
 8010326:	f7ff ff1b 	bl	8010160 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801032a:	2300      	movs	r3, #0
}
 801032c:	4618      	mov	r0, r3
 801032e:	3718      	adds	r7, #24
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}
 8010334:	e000ed00 	.word	0xe000ed00
 8010338:	410fc271 	.word	0x410fc271
 801033c:	410fc270 	.word	0x410fc270
 8010340:	e000e400 	.word	0xe000e400
 8010344:	20002f00 	.word	0x20002f00
 8010348:	20002f04 	.word	0x20002f04
 801034c:	e000ed20 	.word	0xe000ed20
 8010350:	200001a8 	.word	0x200001a8
 8010354:	e000ef34 	.word	0xe000ef34

08010358 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010358:	b480      	push	{r7}
 801035a:	b083      	sub	sp, #12
 801035c:	af00      	add	r7, sp, #0
	__asm volatile
 801035e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010362:	f383 8811 	msr	BASEPRI, r3
 8010366:	f3bf 8f6f 	isb	sy
 801036a:	f3bf 8f4f 	dsb	sy
 801036e:	607b      	str	r3, [r7, #4]
}
 8010370:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010372:	4b10      	ldr	r3, [pc, #64]	@ (80103b4 <vPortEnterCritical+0x5c>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	3301      	adds	r3, #1
 8010378:	4a0e      	ldr	r2, [pc, #56]	@ (80103b4 <vPortEnterCritical+0x5c>)
 801037a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801037c:	4b0d      	ldr	r3, [pc, #52]	@ (80103b4 <vPortEnterCritical+0x5c>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	2b01      	cmp	r3, #1
 8010382:	d110      	bne.n	80103a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010384:	4b0c      	ldr	r3, [pc, #48]	@ (80103b8 <vPortEnterCritical+0x60>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	b2db      	uxtb	r3, r3
 801038a:	2b00      	cmp	r3, #0
 801038c:	d00b      	beq.n	80103a6 <vPortEnterCritical+0x4e>
	__asm volatile
 801038e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010392:	f383 8811 	msr	BASEPRI, r3
 8010396:	f3bf 8f6f 	isb	sy
 801039a:	f3bf 8f4f 	dsb	sy
 801039e:	603b      	str	r3, [r7, #0]
}
 80103a0:	bf00      	nop
 80103a2:	bf00      	nop
 80103a4:	e7fd      	b.n	80103a2 <vPortEnterCritical+0x4a>
	}
}
 80103a6:	bf00      	nop
 80103a8:	370c      	adds	r7, #12
 80103aa:	46bd      	mov	sp, r7
 80103ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b0:	4770      	bx	lr
 80103b2:	bf00      	nop
 80103b4:	200001a8 	.word	0x200001a8
 80103b8:	e000ed04 	.word	0xe000ed04

080103bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80103bc:	b480      	push	{r7}
 80103be:	b083      	sub	sp, #12
 80103c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80103c2:	4b12      	ldr	r3, [pc, #72]	@ (801040c <vPortExitCritical+0x50>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d10b      	bne.n	80103e2 <vPortExitCritical+0x26>
	__asm volatile
 80103ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ce:	f383 8811 	msr	BASEPRI, r3
 80103d2:	f3bf 8f6f 	isb	sy
 80103d6:	f3bf 8f4f 	dsb	sy
 80103da:	607b      	str	r3, [r7, #4]
}
 80103dc:	bf00      	nop
 80103de:	bf00      	nop
 80103e0:	e7fd      	b.n	80103de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80103e2:	4b0a      	ldr	r3, [pc, #40]	@ (801040c <vPortExitCritical+0x50>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	3b01      	subs	r3, #1
 80103e8:	4a08      	ldr	r2, [pc, #32]	@ (801040c <vPortExitCritical+0x50>)
 80103ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80103ec:	4b07      	ldr	r3, [pc, #28]	@ (801040c <vPortExitCritical+0x50>)
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d105      	bne.n	8010400 <vPortExitCritical+0x44>
 80103f4:	2300      	movs	r3, #0
 80103f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80103f8:	683b      	ldr	r3, [r7, #0]
 80103fa:	f383 8811 	msr	BASEPRI, r3
}
 80103fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010400:	bf00      	nop
 8010402:	370c      	adds	r7, #12
 8010404:	46bd      	mov	sp, r7
 8010406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040a:	4770      	bx	lr
 801040c:	200001a8 	.word	0x200001a8

08010410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010410:	f3ef 8009 	mrs	r0, PSP
 8010414:	f3bf 8f6f 	isb	sy
 8010418:	4b15      	ldr	r3, [pc, #84]	@ (8010470 <pxCurrentTCBConst>)
 801041a:	681a      	ldr	r2, [r3, #0]
 801041c:	f01e 0f10 	tst.w	lr, #16
 8010420:	bf08      	it	eq
 8010422:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010426:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801042a:	6010      	str	r0, [r2, #0]
 801042c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010430:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010434:	f380 8811 	msr	BASEPRI, r0
 8010438:	f3bf 8f4f 	dsb	sy
 801043c:	f3bf 8f6f 	isb	sy
 8010440:	f7fe fdc6 	bl	800efd0 <vTaskSwitchContext>
 8010444:	f04f 0000 	mov.w	r0, #0
 8010448:	f380 8811 	msr	BASEPRI, r0
 801044c:	bc09      	pop	{r0, r3}
 801044e:	6819      	ldr	r1, [r3, #0]
 8010450:	6808      	ldr	r0, [r1, #0]
 8010452:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010456:	f01e 0f10 	tst.w	lr, #16
 801045a:	bf08      	it	eq
 801045c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010460:	f380 8809 	msr	PSP, r0
 8010464:	f3bf 8f6f 	isb	sy
 8010468:	4770      	bx	lr
 801046a:	bf00      	nop
 801046c:	f3af 8000 	nop.w

08010470 <pxCurrentTCBConst>:
 8010470:	200028d4 	.word	0x200028d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010474:	bf00      	nop
 8010476:	bf00      	nop

08010478 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b082      	sub	sp, #8
 801047c:	af00      	add	r7, sp, #0
	__asm volatile
 801047e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010482:	f383 8811 	msr	BASEPRI, r3
 8010486:	f3bf 8f6f 	isb	sy
 801048a:	f3bf 8f4f 	dsb	sy
 801048e:	607b      	str	r3, [r7, #4]
}
 8010490:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010492:	f7fe fce3 	bl	800ee5c <xTaskIncrementTick>
 8010496:	4603      	mov	r3, r0
 8010498:	2b00      	cmp	r3, #0
 801049a:	d003      	beq.n	80104a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801049c:	4b06      	ldr	r3, [pc, #24]	@ (80104b8 <xPortSysTickHandler+0x40>)
 801049e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104a2:	601a      	str	r2, [r3, #0]
 80104a4:	2300      	movs	r3, #0
 80104a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	f383 8811 	msr	BASEPRI, r3
}
 80104ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80104b0:	bf00      	nop
 80104b2:	3708      	adds	r7, #8
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	e000ed04 	.word	0xe000ed04

080104bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80104bc:	b480      	push	{r7}
 80104be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80104c0:	4b0b      	ldr	r3, [pc, #44]	@ (80104f0 <vPortSetupTimerInterrupt+0x34>)
 80104c2:	2200      	movs	r2, #0
 80104c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80104c6:	4b0b      	ldr	r3, [pc, #44]	@ (80104f4 <vPortSetupTimerInterrupt+0x38>)
 80104c8:	2200      	movs	r2, #0
 80104ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80104cc:	4b0a      	ldr	r3, [pc, #40]	@ (80104f8 <vPortSetupTimerInterrupt+0x3c>)
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	4a0a      	ldr	r2, [pc, #40]	@ (80104fc <vPortSetupTimerInterrupt+0x40>)
 80104d2:	fba2 2303 	umull	r2, r3, r2, r3
 80104d6:	099b      	lsrs	r3, r3, #6
 80104d8:	4a09      	ldr	r2, [pc, #36]	@ (8010500 <vPortSetupTimerInterrupt+0x44>)
 80104da:	3b01      	subs	r3, #1
 80104dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80104de:	4b04      	ldr	r3, [pc, #16]	@ (80104f0 <vPortSetupTimerInterrupt+0x34>)
 80104e0:	2207      	movs	r2, #7
 80104e2:	601a      	str	r2, [r3, #0]
}
 80104e4:	bf00      	nop
 80104e6:	46bd      	mov	sp, r7
 80104e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ec:	4770      	bx	lr
 80104ee:	bf00      	nop
 80104f0:	e000e010 	.word	0xe000e010
 80104f4:	e000e018 	.word	0xe000e018
 80104f8:	2000019c 	.word	0x2000019c
 80104fc:	10624dd3 	.word	0x10624dd3
 8010500:	e000e014 	.word	0xe000e014

08010504 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010504:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010514 <vPortEnableVFP+0x10>
 8010508:	6801      	ldr	r1, [r0, #0]
 801050a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801050e:	6001      	str	r1, [r0, #0]
 8010510:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010512:	bf00      	nop
 8010514:	e000ed88 	.word	0xe000ed88

08010518 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010518:	b480      	push	{r7}
 801051a:	b085      	sub	sp, #20
 801051c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801051e:	f3ef 8305 	mrs	r3, IPSR
 8010522:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	2b0f      	cmp	r3, #15
 8010528:	d915      	bls.n	8010556 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801052a:	4a18      	ldr	r2, [pc, #96]	@ (801058c <vPortValidateInterruptPriority+0x74>)
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	4413      	add	r3, r2
 8010530:	781b      	ldrb	r3, [r3, #0]
 8010532:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010534:	4b16      	ldr	r3, [pc, #88]	@ (8010590 <vPortValidateInterruptPriority+0x78>)
 8010536:	781b      	ldrb	r3, [r3, #0]
 8010538:	7afa      	ldrb	r2, [r7, #11]
 801053a:	429a      	cmp	r2, r3
 801053c:	d20b      	bcs.n	8010556 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801053e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010542:	f383 8811 	msr	BASEPRI, r3
 8010546:	f3bf 8f6f 	isb	sy
 801054a:	f3bf 8f4f 	dsb	sy
 801054e:	607b      	str	r3, [r7, #4]
}
 8010550:	bf00      	nop
 8010552:	bf00      	nop
 8010554:	e7fd      	b.n	8010552 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010556:	4b0f      	ldr	r3, [pc, #60]	@ (8010594 <vPortValidateInterruptPriority+0x7c>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801055e:	4b0e      	ldr	r3, [pc, #56]	@ (8010598 <vPortValidateInterruptPriority+0x80>)
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	429a      	cmp	r2, r3
 8010564:	d90b      	bls.n	801057e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801056a:	f383 8811 	msr	BASEPRI, r3
 801056e:	f3bf 8f6f 	isb	sy
 8010572:	f3bf 8f4f 	dsb	sy
 8010576:	603b      	str	r3, [r7, #0]
}
 8010578:	bf00      	nop
 801057a:	bf00      	nop
 801057c:	e7fd      	b.n	801057a <vPortValidateInterruptPriority+0x62>
	}
 801057e:	bf00      	nop
 8010580:	3714      	adds	r7, #20
 8010582:	46bd      	mov	sp, r7
 8010584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010588:	4770      	bx	lr
 801058a:	bf00      	nop
 801058c:	e000e3f0 	.word	0xe000e3f0
 8010590:	20002f00 	.word	0x20002f00
 8010594:	e000ed0c 	.word	0xe000ed0c
 8010598:	20002f04 	.word	0x20002f04

0801059c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b08a      	sub	sp, #40	@ 0x28
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80105a4:	2300      	movs	r3, #0
 80105a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80105a8:	f7fe fb9c 	bl	800ece4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80105ac:	4b5c      	ldr	r3, [pc, #368]	@ (8010720 <pvPortMalloc+0x184>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d101      	bne.n	80105b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80105b4:	f000 f924 	bl	8010800 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80105b8:	4b5a      	ldr	r3, [pc, #360]	@ (8010724 <pvPortMalloc+0x188>)
 80105ba:	681a      	ldr	r2, [r3, #0]
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	4013      	ands	r3, r2
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	f040 8095 	bne.w	80106f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d01e      	beq.n	801060a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80105cc:	2208      	movs	r2, #8
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	4413      	add	r3, r2
 80105d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	f003 0307 	and.w	r3, r3, #7
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d015      	beq.n	801060a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f023 0307 	bic.w	r3, r3, #7
 80105e4:	3308      	adds	r3, #8
 80105e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	f003 0307 	and.w	r3, r3, #7
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d00b      	beq.n	801060a <pvPortMalloc+0x6e>
	__asm volatile
 80105f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105f6:	f383 8811 	msr	BASEPRI, r3
 80105fa:	f3bf 8f6f 	isb	sy
 80105fe:	f3bf 8f4f 	dsb	sy
 8010602:	617b      	str	r3, [r7, #20]
}
 8010604:	bf00      	nop
 8010606:	bf00      	nop
 8010608:	e7fd      	b.n	8010606 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d06f      	beq.n	80106f0 <pvPortMalloc+0x154>
 8010610:	4b45      	ldr	r3, [pc, #276]	@ (8010728 <pvPortMalloc+0x18c>)
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	429a      	cmp	r2, r3
 8010618:	d86a      	bhi.n	80106f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801061a:	4b44      	ldr	r3, [pc, #272]	@ (801072c <pvPortMalloc+0x190>)
 801061c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801061e:	4b43      	ldr	r3, [pc, #268]	@ (801072c <pvPortMalloc+0x190>)
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010624:	e004      	b.n	8010630 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8010626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010628:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801062a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010632:	685b      	ldr	r3, [r3, #4]
 8010634:	687a      	ldr	r2, [r7, #4]
 8010636:	429a      	cmp	r2, r3
 8010638:	d903      	bls.n	8010642 <pvPortMalloc+0xa6>
 801063a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d1f1      	bne.n	8010626 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010642:	4b37      	ldr	r3, [pc, #220]	@ (8010720 <pvPortMalloc+0x184>)
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010648:	429a      	cmp	r2, r3
 801064a:	d051      	beq.n	80106f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801064c:	6a3b      	ldr	r3, [r7, #32]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	2208      	movs	r2, #8
 8010652:	4413      	add	r3, r2
 8010654:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010658:	681a      	ldr	r2, [r3, #0]
 801065a:	6a3b      	ldr	r3, [r7, #32]
 801065c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801065e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010660:	685a      	ldr	r2, [r3, #4]
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	1ad2      	subs	r2, r2, r3
 8010666:	2308      	movs	r3, #8
 8010668:	005b      	lsls	r3, r3, #1
 801066a:	429a      	cmp	r2, r3
 801066c:	d920      	bls.n	80106b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801066e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	4413      	add	r3, r2
 8010674:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010676:	69bb      	ldr	r3, [r7, #24]
 8010678:	f003 0307 	and.w	r3, r3, #7
 801067c:	2b00      	cmp	r3, #0
 801067e:	d00b      	beq.n	8010698 <pvPortMalloc+0xfc>
	__asm volatile
 8010680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010684:	f383 8811 	msr	BASEPRI, r3
 8010688:	f3bf 8f6f 	isb	sy
 801068c:	f3bf 8f4f 	dsb	sy
 8010690:	613b      	str	r3, [r7, #16]
}
 8010692:	bf00      	nop
 8010694:	bf00      	nop
 8010696:	e7fd      	b.n	8010694 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801069a:	685a      	ldr	r2, [r3, #4]
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	1ad2      	subs	r2, r2, r3
 80106a0:	69bb      	ldr	r3, [r7, #24]
 80106a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80106a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106a6:	687a      	ldr	r2, [r7, #4]
 80106a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80106aa:	69b8      	ldr	r0, [r7, #24]
 80106ac:	f000 f90a 	bl	80108c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80106b0:	4b1d      	ldr	r3, [pc, #116]	@ (8010728 <pvPortMalloc+0x18c>)
 80106b2:	681a      	ldr	r2, [r3, #0]
 80106b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106b6:	685b      	ldr	r3, [r3, #4]
 80106b8:	1ad3      	subs	r3, r2, r3
 80106ba:	4a1b      	ldr	r2, [pc, #108]	@ (8010728 <pvPortMalloc+0x18c>)
 80106bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80106be:	4b1a      	ldr	r3, [pc, #104]	@ (8010728 <pvPortMalloc+0x18c>)
 80106c0:	681a      	ldr	r2, [r3, #0]
 80106c2:	4b1b      	ldr	r3, [pc, #108]	@ (8010730 <pvPortMalloc+0x194>)
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	429a      	cmp	r2, r3
 80106c8:	d203      	bcs.n	80106d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80106ca:	4b17      	ldr	r3, [pc, #92]	@ (8010728 <pvPortMalloc+0x18c>)
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	4a18      	ldr	r2, [pc, #96]	@ (8010730 <pvPortMalloc+0x194>)
 80106d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80106d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106d4:	685a      	ldr	r2, [r3, #4]
 80106d6:	4b13      	ldr	r3, [pc, #76]	@ (8010724 <pvPortMalloc+0x188>)
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	431a      	orrs	r2, r3
 80106dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80106e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106e2:	2200      	movs	r2, #0
 80106e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80106e6:	4b13      	ldr	r3, [pc, #76]	@ (8010734 <pvPortMalloc+0x198>)
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	3301      	adds	r3, #1
 80106ec:	4a11      	ldr	r2, [pc, #68]	@ (8010734 <pvPortMalloc+0x198>)
 80106ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80106f0:	f7fe fb06 	bl	800ed00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80106f4:	69fb      	ldr	r3, [r7, #28]
 80106f6:	f003 0307 	and.w	r3, r3, #7
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d00b      	beq.n	8010716 <pvPortMalloc+0x17a>
	__asm volatile
 80106fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010702:	f383 8811 	msr	BASEPRI, r3
 8010706:	f3bf 8f6f 	isb	sy
 801070a:	f3bf 8f4f 	dsb	sy
 801070e:	60fb      	str	r3, [r7, #12]
}
 8010710:	bf00      	nop
 8010712:	bf00      	nop
 8010714:	e7fd      	b.n	8010712 <pvPortMalloc+0x176>
	return pvReturn;
 8010716:	69fb      	ldr	r3, [r7, #28]
}
 8010718:	4618      	mov	r0, r3
 801071a:	3728      	adds	r7, #40	@ 0x28
 801071c:	46bd      	mov	sp, r7
 801071e:	bd80      	pop	{r7, pc}
 8010720:	2000cb50 	.word	0x2000cb50
 8010724:	2000cb64 	.word	0x2000cb64
 8010728:	2000cb54 	.word	0x2000cb54
 801072c:	2000cb48 	.word	0x2000cb48
 8010730:	2000cb58 	.word	0x2000cb58
 8010734:	2000cb5c 	.word	0x2000cb5c

08010738 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b086      	sub	sp, #24
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d04f      	beq.n	80107ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801074a:	2308      	movs	r3, #8
 801074c:	425b      	negs	r3, r3
 801074e:	697a      	ldr	r2, [r7, #20]
 8010750:	4413      	add	r3, r2
 8010752:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010758:	693b      	ldr	r3, [r7, #16]
 801075a:	685a      	ldr	r2, [r3, #4]
 801075c:	4b25      	ldr	r3, [pc, #148]	@ (80107f4 <vPortFree+0xbc>)
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	4013      	ands	r3, r2
 8010762:	2b00      	cmp	r3, #0
 8010764:	d10b      	bne.n	801077e <vPortFree+0x46>
	__asm volatile
 8010766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801076a:	f383 8811 	msr	BASEPRI, r3
 801076e:	f3bf 8f6f 	isb	sy
 8010772:	f3bf 8f4f 	dsb	sy
 8010776:	60fb      	str	r3, [r7, #12]
}
 8010778:	bf00      	nop
 801077a:	bf00      	nop
 801077c:	e7fd      	b.n	801077a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d00b      	beq.n	801079e <vPortFree+0x66>
	__asm volatile
 8010786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801078a:	f383 8811 	msr	BASEPRI, r3
 801078e:	f3bf 8f6f 	isb	sy
 8010792:	f3bf 8f4f 	dsb	sy
 8010796:	60bb      	str	r3, [r7, #8]
}
 8010798:	bf00      	nop
 801079a:	bf00      	nop
 801079c:	e7fd      	b.n	801079a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	685a      	ldr	r2, [r3, #4]
 80107a2:	4b14      	ldr	r3, [pc, #80]	@ (80107f4 <vPortFree+0xbc>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	4013      	ands	r3, r2
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d01e      	beq.n	80107ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d11a      	bne.n	80107ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80107b4:	693b      	ldr	r3, [r7, #16]
 80107b6:	685a      	ldr	r2, [r3, #4]
 80107b8:	4b0e      	ldr	r3, [pc, #56]	@ (80107f4 <vPortFree+0xbc>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	43db      	mvns	r3, r3
 80107be:	401a      	ands	r2, r3
 80107c0:	693b      	ldr	r3, [r7, #16]
 80107c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80107c4:	f7fe fa8e 	bl	800ece4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80107c8:	693b      	ldr	r3, [r7, #16]
 80107ca:	685a      	ldr	r2, [r3, #4]
 80107cc:	4b0a      	ldr	r3, [pc, #40]	@ (80107f8 <vPortFree+0xc0>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	4413      	add	r3, r2
 80107d2:	4a09      	ldr	r2, [pc, #36]	@ (80107f8 <vPortFree+0xc0>)
 80107d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80107d6:	6938      	ldr	r0, [r7, #16]
 80107d8:	f000 f874 	bl	80108c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80107dc:	4b07      	ldr	r3, [pc, #28]	@ (80107fc <vPortFree+0xc4>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	3301      	adds	r3, #1
 80107e2:	4a06      	ldr	r2, [pc, #24]	@ (80107fc <vPortFree+0xc4>)
 80107e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80107e6:	f7fe fa8b 	bl	800ed00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80107ea:	bf00      	nop
 80107ec:	3718      	adds	r7, #24
 80107ee:	46bd      	mov	sp, r7
 80107f0:	bd80      	pop	{r7, pc}
 80107f2:	bf00      	nop
 80107f4:	2000cb64 	.word	0x2000cb64
 80107f8:	2000cb54 	.word	0x2000cb54
 80107fc:	2000cb60 	.word	0x2000cb60

08010800 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010800:	b480      	push	{r7}
 8010802:	b085      	sub	sp, #20
 8010804:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010806:	f649 4340 	movw	r3, #40000	@ 0x9c40
 801080a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801080c:	4b27      	ldr	r3, [pc, #156]	@ (80108ac <prvHeapInit+0xac>)
 801080e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	f003 0307 	and.w	r3, r3, #7
 8010816:	2b00      	cmp	r3, #0
 8010818:	d00c      	beq.n	8010834 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	3307      	adds	r3, #7
 801081e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	f023 0307 	bic.w	r3, r3, #7
 8010826:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010828:	68ba      	ldr	r2, [r7, #8]
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	1ad3      	subs	r3, r2, r3
 801082e:	4a1f      	ldr	r2, [pc, #124]	@ (80108ac <prvHeapInit+0xac>)
 8010830:	4413      	add	r3, r2
 8010832:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010838:	4a1d      	ldr	r2, [pc, #116]	@ (80108b0 <prvHeapInit+0xb0>)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801083e:	4b1c      	ldr	r3, [pc, #112]	@ (80108b0 <prvHeapInit+0xb0>)
 8010840:	2200      	movs	r2, #0
 8010842:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	68ba      	ldr	r2, [r7, #8]
 8010848:	4413      	add	r3, r2
 801084a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801084c:	2208      	movs	r2, #8
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	1a9b      	subs	r3, r3, r2
 8010852:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	f023 0307 	bic.w	r3, r3, #7
 801085a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	4a15      	ldr	r2, [pc, #84]	@ (80108b4 <prvHeapInit+0xb4>)
 8010860:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010862:	4b14      	ldr	r3, [pc, #80]	@ (80108b4 <prvHeapInit+0xb4>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	2200      	movs	r2, #0
 8010868:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801086a:	4b12      	ldr	r3, [pc, #72]	@ (80108b4 <prvHeapInit+0xb4>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	2200      	movs	r2, #0
 8010870:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	68fa      	ldr	r2, [r7, #12]
 801087a:	1ad2      	subs	r2, r2, r3
 801087c:	683b      	ldr	r3, [r7, #0]
 801087e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010880:	4b0c      	ldr	r3, [pc, #48]	@ (80108b4 <prvHeapInit+0xb4>)
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	685b      	ldr	r3, [r3, #4]
 801088c:	4a0a      	ldr	r2, [pc, #40]	@ (80108b8 <prvHeapInit+0xb8>)
 801088e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	4a09      	ldr	r2, [pc, #36]	@ (80108bc <prvHeapInit+0xbc>)
 8010896:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010898:	4b09      	ldr	r3, [pc, #36]	@ (80108c0 <prvHeapInit+0xc0>)
 801089a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801089e:	601a      	str	r2, [r3, #0]
}
 80108a0:	bf00      	nop
 80108a2:	3714      	adds	r7, #20
 80108a4:	46bd      	mov	sp, r7
 80108a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108aa:	4770      	bx	lr
 80108ac:	20002f08 	.word	0x20002f08
 80108b0:	2000cb48 	.word	0x2000cb48
 80108b4:	2000cb50 	.word	0x2000cb50
 80108b8:	2000cb58 	.word	0x2000cb58
 80108bc:	2000cb54 	.word	0x2000cb54
 80108c0:	2000cb64 	.word	0x2000cb64

080108c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80108c4:	b480      	push	{r7}
 80108c6:	b085      	sub	sp, #20
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80108cc:	4b28      	ldr	r3, [pc, #160]	@ (8010970 <prvInsertBlockIntoFreeList+0xac>)
 80108ce:	60fb      	str	r3, [r7, #12]
 80108d0:	e002      	b.n	80108d8 <prvInsertBlockIntoFreeList+0x14>
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	60fb      	str	r3, [r7, #12]
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	687a      	ldr	r2, [r7, #4]
 80108de:	429a      	cmp	r2, r3
 80108e0:	d8f7      	bhi.n	80108d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	685b      	ldr	r3, [r3, #4]
 80108ea:	68ba      	ldr	r2, [r7, #8]
 80108ec:	4413      	add	r3, r2
 80108ee:	687a      	ldr	r2, [r7, #4]
 80108f0:	429a      	cmp	r2, r3
 80108f2:	d108      	bne.n	8010906 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	685a      	ldr	r2, [r3, #4]
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	685b      	ldr	r3, [r3, #4]
 80108fc:	441a      	add	r2, r3
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	685b      	ldr	r3, [r3, #4]
 801090e:	68ba      	ldr	r2, [r7, #8]
 8010910:	441a      	add	r2, r3
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	429a      	cmp	r2, r3
 8010918:	d118      	bne.n	801094c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	681a      	ldr	r2, [r3, #0]
 801091e:	4b15      	ldr	r3, [pc, #84]	@ (8010974 <prvInsertBlockIntoFreeList+0xb0>)
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	429a      	cmp	r2, r3
 8010924:	d00d      	beq.n	8010942 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	685a      	ldr	r2, [r3, #4]
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	685b      	ldr	r3, [r3, #4]
 8010930:	441a      	add	r2, r3
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	681a      	ldr	r2, [r3, #0]
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	601a      	str	r2, [r3, #0]
 8010940:	e008      	b.n	8010954 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010942:	4b0c      	ldr	r3, [pc, #48]	@ (8010974 <prvInsertBlockIntoFreeList+0xb0>)
 8010944:	681a      	ldr	r2, [r3, #0]
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	601a      	str	r2, [r3, #0]
 801094a:	e003      	b.n	8010954 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	681a      	ldr	r2, [r3, #0]
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010954:	68fa      	ldr	r2, [r7, #12]
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	429a      	cmp	r2, r3
 801095a:	d002      	beq.n	8010962 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	687a      	ldr	r2, [r7, #4]
 8010960:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010962:	bf00      	nop
 8010964:	3714      	adds	r7, #20
 8010966:	46bd      	mov	sp, r7
 8010968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096c:	4770      	bx	lr
 801096e:	bf00      	nop
 8010970:	2000cb48 	.word	0x2000cb48
 8010974:	2000cb50 	.word	0x2000cb50

08010978 <atoi>:
 8010978:	220a      	movs	r2, #10
 801097a:	2100      	movs	r1, #0
 801097c:	f000 b87a 	b.w	8010a74 <strtol>

08010980 <_strtol_l.constprop.0>:
 8010980:	2b24      	cmp	r3, #36	@ 0x24
 8010982:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010986:	4686      	mov	lr, r0
 8010988:	4690      	mov	r8, r2
 801098a:	d801      	bhi.n	8010990 <_strtol_l.constprop.0+0x10>
 801098c:	2b01      	cmp	r3, #1
 801098e:	d106      	bne.n	801099e <_strtol_l.constprop.0+0x1e>
 8010990:	f000 fed6 	bl	8011740 <__errno>
 8010994:	2316      	movs	r3, #22
 8010996:	6003      	str	r3, [r0, #0]
 8010998:	2000      	movs	r0, #0
 801099a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801099e:	4834      	ldr	r0, [pc, #208]	@ (8010a70 <_strtol_l.constprop.0+0xf0>)
 80109a0:	460d      	mov	r5, r1
 80109a2:	462a      	mov	r2, r5
 80109a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80109a8:	5d06      	ldrb	r6, [r0, r4]
 80109aa:	f016 0608 	ands.w	r6, r6, #8
 80109ae:	d1f8      	bne.n	80109a2 <_strtol_l.constprop.0+0x22>
 80109b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80109b2:	d12d      	bne.n	8010a10 <_strtol_l.constprop.0+0x90>
 80109b4:	782c      	ldrb	r4, [r5, #0]
 80109b6:	2601      	movs	r6, #1
 80109b8:	1c95      	adds	r5, r2, #2
 80109ba:	f033 0210 	bics.w	r2, r3, #16
 80109be:	d109      	bne.n	80109d4 <_strtol_l.constprop.0+0x54>
 80109c0:	2c30      	cmp	r4, #48	@ 0x30
 80109c2:	d12a      	bne.n	8010a1a <_strtol_l.constprop.0+0x9a>
 80109c4:	782a      	ldrb	r2, [r5, #0]
 80109c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80109ca:	2a58      	cmp	r2, #88	@ 0x58
 80109cc:	d125      	bne.n	8010a1a <_strtol_l.constprop.0+0x9a>
 80109ce:	786c      	ldrb	r4, [r5, #1]
 80109d0:	2310      	movs	r3, #16
 80109d2:	3502      	adds	r5, #2
 80109d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80109d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80109dc:	2200      	movs	r2, #0
 80109de:	fbbc f9f3 	udiv	r9, ip, r3
 80109e2:	4610      	mov	r0, r2
 80109e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80109e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80109ec:	2f09      	cmp	r7, #9
 80109ee:	d81b      	bhi.n	8010a28 <_strtol_l.constprop.0+0xa8>
 80109f0:	463c      	mov	r4, r7
 80109f2:	42a3      	cmp	r3, r4
 80109f4:	dd27      	ble.n	8010a46 <_strtol_l.constprop.0+0xc6>
 80109f6:	1c57      	adds	r7, r2, #1
 80109f8:	d007      	beq.n	8010a0a <_strtol_l.constprop.0+0x8a>
 80109fa:	4581      	cmp	r9, r0
 80109fc:	d320      	bcc.n	8010a40 <_strtol_l.constprop.0+0xc0>
 80109fe:	d101      	bne.n	8010a04 <_strtol_l.constprop.0+0x84>
 8010a00:	45a2      	cmp	sl, r4
 8010a02:	db1d      	blt.n	8010a40 <_strtol_l.constprop.0+0xc0>
 8010a04:	fb00 4003 	mla	r0, r0, r3, r4
 8010a08:	2201      	movs	r2, #1
 8010a0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010a0e:	e7eb      	b.n	80109e8 <_strtol_l.constprop.0+0x68>
 8010a10:	2c2b      	cmp	r4, #43	@ 0x2b
 8010a12:	bf04      	itt	eq
 8010a14:	782c      	ldrbeq	r4, [r5, #0]
 8010a16:	1c95      	addeq	r5, r2, #2
 8010a18:	e7cf      	b.n	80109ba <_strtol_l.constprop.0+0x3a>
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d1da      	bne.n	80109d4 <_strtol_l.constprop.0+0x54>
 8010a1e:	2c30      	cmp	r4, #48	@ 0x30
 8010a20:	bf0c      	ite	eq
 8010a22:	2308      	moveq	r3, #8
 8010a24:	230a      	movne	r3, #10
 8010a26:	e7d5      	b.n	80109d4 <_strtol_l.constprop.0+0x54>
 8010a28:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010a2c:	2f19      	cmp	r7, #25
 8010a2e:	d801      	bhi.n	8010a34 <_strtol_l.constprop.0+0xb4>
 8010a30:	3c37      	subs	r4, #55	@ 0x37
 8010a32:	e7de      	b.n	80109f2 <_strtol_l.constprop.0+0x72>
 8010a34:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010a38:	2f19      	cmp	r7, #25
 8010a3a:	d804      	bhi.n	8010a46 <_strtol_l.constprop.0+0xc6>
 8010a3c:	3c57      	subs	r4, #87	@ 0x57
 8010a3e:	e7d8      	b.n	80109f2 <_strtol_l.constprop.0+0x72>
 8010a40:	f04f 32ff 	mov.w	r2, #4294967295
 8010a44:	e7e1      	b.n	8010a0a <_strtol_l.constprop.0+0x8a>
 8010a46:	1c53      	adds	r3, r2, #1
 8010a48:	d108      	bne.n	8010a5c <_strtol_l.constprop.0+0xdc>
 8010a4a:	2322      	movs	r3, #34	@ 0x22
 8010a4c:	f8ce 3000 	str.w	r3, [lr]
 8010a50:	4660      	mov	r0, ip
 8010a52:	f1b8 0f00 	cmp.w	r8, #0
 8010a56:	d0a0      	beq.n	801099a <_strtol_l.constprop.0+0x1a>
 8010a58:	1e69      	subs	r1, r5, #1
 8010a5a:	e006      	b.n	8010a6a <_strtol_l.constprop.0+0xea>
 8010a5c:	b106      	cbz	r6, 8010a60 <_strtol_l.constprop.0+0xe0>
 8010a5e:	4240      	negs	r0, r0
 8010a60:	f1b8 0f00 	cmp.w	r8, #0
 8010a64:	d099      	beq.n	801099a <_strtol_l.constprop.0+0x1a>
 8010a66:	2a00      	cmp	r2, #0
 8010a68:	d1f6      	bne.n	8010a58 <_strtol_l.constprop.0+0xd8>
 8010a6a:	f8c8 1000 	str.w	r1, [r8]
 8010a6e:	e794      	b.n	801099a <_strtol_l.constprop.0+0x1a>
 8010a70:	08014815 	.word	0x08014815

08010a74 <strtol>:
 8010a74:	4613      	mov	r3, r2
 8010a76:	460a      	mov	r2, r1
 8010a78:	4601      	mov	r1, r0
 8010a7a:	4802      	ldr	r0, [pc, #8]	@ (8010a84 <strtol+0x10>)
 8010a7c:	6800      	ldr	r0, [r0, #0]
 8010a7e:	f7ff bf7f 	b.w	8010980 <_strtol_l.constprop.0>
 8010a82:	bf00      	nop
 8010a84:	200001b8 	.word	0x200001b8

08010a88 <__cvt>:
 8010a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010a8c:	ec57 6b10 	vmov	r6, r7, d0
 8010a90:	2f00      	cmp	r7, #0
 8010a92:	460c      	mov	r4, r1
 8010a94:	4619      	mov	r1, r3
 8010a96:	463b      	mov	r3, r7
 8010a98:	bfbb      	ittet	lt
 8010a9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010a9e:	461f      	movlt	r7, r3
 8010aa0:	2300      	movge	r3, #0
 8010aa2:	232d      	movlt	r3, #45	@ 0x2d
 8010aa4:	700b      	strb	r3, [r1, #0]
 8010aa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010aa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010aac:	4691      	mov	r9, r2
 8010aae:	f023 0820 	bic.w	r8, r3, #32
 8010ab2:	bfbc      	itt	lt
 8010ab4:	4632      	movlt	r2, r6
 8010ab6:	4616      	movlt	r6, r2
 8010ab8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010abc:	d005      	beq.n	8010aca <__cvt+0x42>
 8010abe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010ac2:	d100      	bne.n	8010ac6 <__cvt+0x3e>
 8010ac4:	3401      	adds	r4, #1
 8010ac6:	2102      	movs	r1, #2
 8010ac8:	e000      	b.n	8010acc <__cvt+0x44>
 8010aca:	2103      	movs	r1, #3
 8010acc:	ab03      	add	r3, sp, #12
 8010ace:	9301      	str	r3, [sp, #4]
 8010ad0:	ab02      	add	r3, sp, #8
 8010ad2:	9300      	str	r3, [sp, #0]
 8010ad4:	ec47 6b10 	vmov	d0, r6, r7
 8010ad8:	4653      	mov	r3, sl
 8010ada:	4622      	mov	r2, r4
 8010adc:	f000 ff1c 	bl	8011918 <_dtoa_r>
 8010ae0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010ae4:	4605      	mov	r5, r0
 8010ae6:	d119      	bne.n	8010b1c <__cvt+0x94>
 8010ae8:	f019 0f01 	tst.w	r9, #1
 8010aec:	d00e      	beq.n	8010b0c <__cvt+0x84>
 8010aee:	eb00 0904 	add.w	r9, r0, r4
 8010af2:	2200      	movs	r2, #0
 8010af4:	2300      	movs	r3, #0
 8010af6:	4630      	mov	r0, r6
 8010af8:	4639      	mov	r1, r7
 8010afa:	f7ef ffe5 	bl	8000ac8 <__aeabi_dcmpeq>
 8010afe:	b108      	cbz	r0, 8010b04 <__cvt+0x7c>
 8010b00:	f8cd 900c 	str.w	r9, [sp, #12]
 8010b04:	2230      	movs	r2, #48	@ 0x30
 8010b06:	9b03      	ldr	r3, [sp, #12]
 8010b08:	454b      	cmp	r3, r9
 8010b0a:	d31e      	bcc.n	8010b4a <__cvt+0xc2>
 8010b0c:	9b03      	ldr	r3, [sp, #12]
 8010b0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010b10:	1b5b      	subs	r3, r3, r5
 8010b12:	4628      	mov	r0, r5
 8010b14:	6013      	str	r3, [r2, #0]
 8010b16:	b004      	add	sp, #16
 8010b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010b20:	eb00 0904 	add.w	r9, r0, r4
 8010b24:	d1e5      	bne.n	8010af2 <__cvt+0x6a>
 8010b26:	7803      	ldrb	r3, [r0, #0]
 8010b28:	2b30      	cmp	r3, #48	@ 0x30
 8010b2a:	d10a      	bne.n	8010b42 <__cvt+0xba>
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	2300      	movs	r3, #0
 8010b30:	4630      	mov	r0, r6
 8010b32:	4639      	mov	r1, r7
 8010b34:	f7ef ffc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8010b38:	b918      	cbnz	r0, 8010b42 <__cvt+0xba>
 8010b3a:	f1c4 0401 	rsb	r4, r4, #1
 8010b3e:	f8ca 4000 	str.w	r4, [sl]
 8010b42:	f8da 3000 	ldr.w	r3, [sl]
 8010b46:	4499      	add	r9, r3
 8010b48:	e7d3      	b.n	8010af2 <__cvt+0x6a>
 8010b4a:	1c59      	adds	r1, r3, #1
 8010b4c:	9103      	str	r1, [sp, #12]
 8010b4e:	701a      	strb	r2, [r3, #0]
 8010b50:	e7d9      	b.n	8010b06 <__cvt+0x7e>

08010b52 <__exponent>:
 8010b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b54:	2900      	cmp	r1, #0
 8010b56:	bfba      	itte	lt
 8010b58:	4249      	neglt	r1, r1
 8010b5a:	232d      	movlt	r3, #45	@ 0x2d
 8010b5c:	232b      	movge	r3, #43	@ 0x2b
 8010b5e:	2909      	cmp	r1, #9
 8010b60:	7002      	strb	r2, [r0, #0]
 8010b62:	7043      	strb	r3, [r0, #1]
 8010b64:	dd29      	ble.n	8010bba <__exponent+0x68>
 8010b66:	f10d 0307 	add.w	r3, sp, #7
 8010b6a:	461d      	mov	r5, r3
 8010b6c:	270a      	movs	r7, #10
 8010b6e:	461a      	mov	r2, r3
 8010b70:	fbb1 f6f7 	udiv	r6, r1, r7
 8010b74:	fb07 1416 	mls	r4, r7, r6, r1
 8010b78:	3430      	adds	r4, #48	@ 0x30
 8010b7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010b7e:	460c      	mov	r4, r1
 8010b80:	2c63      	cmp	r4, #99	@ 0x63
 8010b82:	f103 33ff 	add.w	r3, r3, #4294967295
 8010b86:	4631      	mov	r1, r6
 8010b88:	dcf1      	bgt.n	8010b6e <__exponent+0x1c>
 8010b8a:	3130      	adds	r1, #48	@ 0x30
 8010b8c:	1e94      	subs	r4, r2, #2
 8010b8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010b92:	1c41      	adds	r1, r0, #1
 8010b94:	4623      	mov	r3, r4
 8010b96:	42ab      	cmp	r3, r5
 8010b98:	d30a      	bcc.n	8010bb0 <__exponent+0x5e>
 8010b9a:	f10d 0309 	add.w	r3, sp, #9
 8010b9e:	1a9b      	subs	r3, r3, r2
 8010ba0:	42ac      	cmp	r4, r5
 8010ba2:	bf88      	it	hi
 8010ba4:	2300      	movhi	r3, #0
 8010ba6:	3302      	adds	r3, #2
 8010ba8:	4403      	add	r3, r0
 8010baa:	1a18      	subs	r0, r3, r0
 8010bac:	b003      	add	sp, #12
 8010bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010bb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010bb8:	e7ed      	b.n	8010b96 <__exponent+0x44>
 8010bba:	2330      	movs	r3, #48	@ 0x30
 8010bbc:	3130      	adds	r1, #48	@ 0x30
 8010bbe:	7083      	strb	r3, [r0, #2]
 8010bc0:	70c1      	strb	r1, [r0, #3]
 8010bc2:	1d03      	adds	r3, r0, #4
 8010bc4:	e7f1      	b.n	8010baa <__exponent+0x58>
	...

08010bc8 <_printf_float>:
 8010bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bcc:	b08d      	sub	sp, #52	@ 0x34
 8010bce:	460c      	mov	r4, r1
 8010bd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010bd4:	4616      	mov	r6, r2
 8010bd6:	461f      	mov	r7, r3
 8010bd8:	4605      	mov	r5, r0
 8010bda:	f000 fd11 	bl	8011600 <_localeconv_r>
 8010bde:	6803      	ldr	r3, [r0, #0]
 8010be0:	9304      	str	r3, [sp, #16]
 8010be2:	4618      	mov	r0, r3
 8010be4:	f7ef fb44 	bl	8000270 <strlen>
 8010be8:	2300      	movs	r3, #0
 8010bea:	930a      	str	r3, [sp, #40]	@ 0x28
 8010bec:	f8d8 3000 	ldr.w	r3, [r8]
 8010bf0:	9005      	str	r0, [sp, #20]
 8010bf2:	3307      	adds	r3, #7
 8010bf4:	f023 0307 	bic.w	r3, r3, #7
 8010bf8:	f103 0208 	add.w	r2, r3, #8
 8010bfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010c00:	f8d4 b000 	ldr.w	fp, [r4]
 8010c04:	f8c8 2000 	str.w	r2, [r8]
 8010c08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010c0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010c10:	9307      	str	r3, [sp, #28]
 8010c12:	f8cd 8018 	str.w	r8, [sp, #24]
 8010c16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010c1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010c1e:	4b9c      	ldr	r3, [pc, #624]	@ (8010e90 <_printf_float+0x2c8>)
 8010c20:	f04f 32ff 	mov.w	r2, #4294967295
 8010c24:	f7ef ff82 	bl	8000b2c <__aeabi_dcmpun>
 8010c28:	bb70      	cbnz	r0, 8010c88 <_printf_float+0xc0>
 8010c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010c2e:	4b98      	ldr	r3, [pc, #608]	@ (8010e90 <_printf_float+0x2c8>)
 8010c30:	f04f 32ff 	mov.w	r2, #4294967295
 8010c34:	f7ef ff5c 	bl	8000af0 <__aeabi_dcmple>
 8010c38:	bb30      	cbnz	r0, 8010c88 <_printf_float+0xc0>
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	4640      	mov	r0, r8
 8010c40:	4649      	mov	r1, r9
 8010c42:	f7ef ff4b 	bl	8000adc <__aeabi_dcmplt>
 8010c46:	b110      	cbz	r0, 8010c4e <_printf_float+0x86>
 8010c48:	232d      	movs	r3, #45	@ 0x2d
 8010c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c4e:	4a91      	ldr	r2, [pc, #580]	@ (8010e94 <_printf_float+0x2cc>)
 8010c50:	4b91      	ldr	r3, [pc, #580]	@ (8010e98 <_printf_float+0x2d0>)
 8010c52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010c56:	bf94      	ite	ls
 8010c58:	4690      	movls	r8, r2
 8010c5a:	4698      	movhi	r8, r3
 8010c5c:	2303      	movs	r3, #3
 8010c5e:	6123      	str	r3, [r4, #16]
 8010c60:	f02b 0304 	bic.w	r3, fp, #4
 8010c64:	6023      	str	r3, [r4, #0]
 8010c66:	f04f 0900 	mov.w	r9, #0
 8010c6a:	9700      	str	r7, [sp, #0]
 8010c6c:	4633      	mov	r3, r6
 8010c6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010c70:	4621      	mov	r1, r4
 8010c72:	4628      	mov	r0, r5
 8010c74:	f000 f9d2 	bl	801101c <_printf_common>
 8010c78:	3001      	adds	r0, #1
 8010c7a:	f040 808d 	bne.w	8010d98 <_printf_float+0x1d0>
 8010c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8010c82:	b00d      	add	sp, #52	@ 0x34
 8010c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c88:	4642      	mov	r2, r8
 8010c8a:	464b      	mov	r3, r9
 8010c8c:	4640      	mov	r0, r8
 8010c8e:	4649      	mov	r1, r9
 8010c90:	f7ef ff4c 	bl	8000b2c <__aeabi_dcmpun>
 8010c94:	b140      	cbz	r0, 8010ca8 <_printf_float+0xe0>
 8010c96:	464b      	mov	r3, r9
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	bfbc      	itt	lt
 8010c9c:	232d      	movlt	r3, #45	@ 0x2d
 8010c9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010ca2:	4a7e      	ldr	r2, [pc, #504]	@ (8010e9c <_printf_float+0x2d4>)
 8010ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8010ea0 <_printf_float+0x2d8>)
 8010ca6:	e7d4      	b.n	8010c52 <_printf_float+0x8a>
 8010ca8:	6863      	ldr	r3, [r4, #4]
 8010caa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010cae:	9206      	str	r2, [sp, #24]
 8010cb0:	1c5a      	adds	r2, r3, #1
 8010cb2:	d13b      	bne.n	8010d2c <_printf_float+0x164>
 8010cb4:	2306      	movs	r3, #6
 8010cb6:	6063      	str	r3, [r4, #4]
 8010cb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	6022      	str	r2, [r4, #0]
 8010cc0:	9303      	str	r3, [sp, #12]
 8010cc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8010cc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010cc8:	ab09      	add	r3, sp, #36	@ 0x24
 8010cca:	9300      	str	r3, [sp, #0]
 8010ccc:	6861      	ldr	r1, [r4, #4]
 8010cce:	ec49 8b10 	vmov	d0, r8, r9
 8010cd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010cd6:	4628      	mov	r0, r5
 8010cd8:	f7ff fed6 	bl	8010a88 <__cvt>
 8010cdc:	9b06      	ldr	r3, [sp, #24]
 8010cde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ce0:	2b47      	cmp	r3, #71	@ 0x47
 8010ce2:	4680      	mov	r8, r0
 8010ce4:	d129      	bne.n	8010d3a <_printf_float+0x172>
 8010ce6:	1cc8      	adds	r0, r1, #3
 8010ce8:	db02      	blt.n	8010cf0 <_printf_float+0x128>
 8010cea:	6863      	ldr	r3, [r4, #4]
 8010cec:	4299      	cmp	r1, r3
 8010cee:	dd41      	ble.n	8010d74 <_printf_float+0x1ac>
 8010cf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8010cf4:	fa5f fa8a 	uxtb.w	sl, sl
 8010cf8:	3901      	subs	r1, #1
 8010cfa:	4652      	mov	r2, sl
 8010cfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010d00:	9109      	str	r1, [sp, #36]	@ 0x24
 8010d02:	f7ff ff26 	bl	8010b52 <__exponent>
 8010d06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d08:	1813      	adds	r3, r2, r0
 8010d0a:	2a01      	cmp	r2, #1
 8010d0c:	4681      	mov	r9, r0
 8010d0e:	6123      	str	r3, [r4, #16]
 8010d10:	dc02      	bgt.n	8010d18 <_printf_float+0x150>
 8010d12:	6822      	ldr	r2, [r4, #0]
 8010d14:	07d2      	lsls	r2, r2, #31
 8010d16:	d501      	bpl.n	8010d1c <_printf_float+0x154>
 8010d18:	3301      	adds	r3, #1
 8010d1a:	6123      	str	r3, [r4, #16]
 8010d1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d0a2      	beq.n	8010c6a <_printf_float+0xa2>
 8010d24:	232d      	movs	r3, #45	@ 0x2d
 8010d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010d2a:	e79e      	b.n	8010c6a <_printf_float+0xa2>
 8010d2c:	9a06      	ldr	r2, [sp, #24]
 8010d2e:	2a47      	cmp	r2, #71	@ 0x47
 8010d30:	d1c2      	bne.n	8010cb8 <_printf_float+0xf0>
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d1c0      	bne.n	8010cb8 <_printf_float+0xf0>
 8010d36:	2301      	movs	r3, #1
 8010d38:	e7bd      	b.n	8010cb6 <_printf_float+0xee>
 8010d3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010d3e:	d9db      	bls.n	8010cf8 <_printf_float+0x130>
 8010d40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010d44:	d118      	bne.n	8010d78 <_printf_float+0x1b0>
 8010d46:	2900      	cmp	r1, #0
 8010d48:	6863      	ldr	r3, [r4, #4]
 8010d4a:	dd0b      	ble.n	8010d64 <_printf_float+0x19c>
 8010d4c:	6121      	str	r1, [r4, #16]
 8010d4e:	b913      	cbnz	r3, 8010d56 <_printf_float+0x18e>
 8010d50:	6822      	ldr	r2, [r4, #0]
 8010d52:	07d0      	lsls	r0, r2, #31
 8010d54:	d502      	bpl.n	8010d5c <_printf_float+0x194>
 8010d56:	3301      	adds	r3, #1
 8010d58:	440b      	add	r3, r1
 8010d5a:	6123      	str	r3, [r4, #16]
 8010d5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010d5e:	f04f 0900 	mov.w	r9, #0
 8010d62:	e7db      	b.n	8010d1c <_printf_float+0x154>
 8010d64:	b913      	cbnz	r3, 8010d6c <_printf_float+0x1a4>
 8010d66:	6822      	ldr	r2, [r4, #0]
 8010d68:	07d2      	lsls	r2, r2, #31
 8010d6a:	d501      	bpl.n	8010d70 <_printf_float+0x1a8>
 8010d6c:	3302      	adds	r3, #2
 8010d6e:	e7f4      	b.n	8010d5a <_printf_float+0x192>
 8010d70:	2301      	movs	r3, #1
 8010d72:	e7f2      	b.n	8010d5a <_printf_float+0x192>
 8010d74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d7a:	4299      	cmp	r1, r3
 8010d7c:	db05      	blt.n	8010d8a <_printf_float+0x1c2>
 8010d7e:	6823      	ldr	r3, [r4, #0]
 8010d80:	6121      	str	r1, [r4, #16]
 8010d82:	07d8      	lsls	r0, r3, #31
 8010d84:	d5ea      	bpl.n	8010d5c <_printf_float+0x194>
 8010d86:	1c4b      	adds	r3, r1, #1
 8010d88:	e7e7      	b.n	8010d5a <_printf_float+0x192>
 8010d8a:	2900      	cmp	r1, #0
 8010d8c:	bfd4      	ite	le
 8010d8e:	f1c1 0202 	rsble	r2, r1, #2
 8010d92:	2201      	movgt	r2, #1
 8010d94:	4413      	add	r3, r2
 8010d96:	e7e0      	b.n	8010d5a <_printf_float+0x192>
 8010d98:	6823      	ldr	r3, [r4, #0]
 8010d9a:	055a      	lsls	r2, r3, #21
 8010d9c:	d407      	bmi.n	8010dae <_printf_float+0x1e6>
 8010d9e:	6923      	ldr	r3, [r4, #16]
 8010da0:	4642      	mov	r2, r8
 8010da2:	4631      	mov	r1, r6
 8010da4:	4628      	mov	r0, r5
 8010da6:	47b8      	blx	r7
 8010da8:	3001      	adds	r0, #1
 8010daa:	d12b      	bne.n	8010e04 <_printf_float+0x23c>
 8010dac:	e767      	b.n	8010c7e <_printf_float+0xb6>
 8010dae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010db2:	f240 80dd 	bls.w	8010f70 <_printf_float+0x3a8>
 8010db6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010dba:	2200      	movs	r2, #0
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	f7ef fe83 	bl	8000ac8 <__aeabi_dcmpeq>
 8010dc2:	2800      	cmp	r0, #0
 8010dc4:	d033      	beq.n	8010e2e <_printf_float+0x266>
 8010dc6:	4a37      	ldr	r2, [pc, #220]	@ (8010ea4 <_printf_float+0x2dc>)
 8010dc8:	2301      	movs	r3, #1
 8010dca:	4631      	mov	r1, r6
 8010dcc:	4628      	mov	r0, r5
 8010dce:	47b8      	blx	r7
 8010dd0:	3001      	adds	r0, #1
 8010dd2:	f43f af54 	beq.w	8010c7e <_printf_float+0xb6>
 8010dd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010dda:	4543      	cmp	r3, r8
 8010ddc:	db02      	blt.n	8010de4 <_printf_float+0x21c>
 8010dde:	6823      	ldr	r3, [r4, #0]
 8010de0:	07d8      	lsls	r0, r3, #31
 8010de2:	d50f      	bpl.n	8010e04 <_printf_float+0x23c>
 8010de4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010de8:	4631      	mov	r1, r6
 8010dea:	4628      	mov	r0, r5
 8010dec:	47b8      	blx	r7
 8010dee:	3001      	adds	r0, #1
 8010df0:	f43f af45 	beq.w	8010c7e <_printf_float+0xb6>
 8010df4:	f04f 0900 	mov.w	r9, #0
 8010df8:	f108 38ff 	add.w	r8, r8, #4294967295
 8010dfc:	f104 0a1a 	add.w	sl, r4, #26
 8010e00:	45c8      	cmp	r8, r9
 8010e02:	dc09      	bgt.n	8010e18 <_printf_float+0x250>
 8010e04:	6823      	ldr	r3, [r4, #0]
 8010e06:	079b      	lsls	r3, r3, #30
 8010e08:	f100 8103 	bmi.w	8011012 <_printf_float+0x44a>
 8010e0c:	68e0      	ldr	r0, [r4, #12]
 8010e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e10:	4298      	cmp	r0, r3
 8010e12:	bfb8      	it	lt
 8010e14:	4618      	movlt	r0, r3
 8010e16:	e734      	b.n	8010c82 <_printf_float+0xba>
 8010e18:	2301      	movs	r3, #1
 8010e1a:	4652      	mov	r2, sl
 8010e1c:	4631      	mov	r1, r6
 8010e1e:	4628      	mov	r0, r5
 8010e20:	47b8      	blx	r7
 8010e22:	3001      	adds	r0, #1
 8010e24:	f43f af2b 	beq.w	8010c7e <_printf_float+0xb6>
 8010e28:	f109 0901 	add.w	r9, r9, #1
 8010e2c:	e7e8      	b.n	8010e00 <_printf_float+0x238>
 8010e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	dc39      	bgt.n	8010ea8 <_printf_float+0x2e0>
 8010e34:	4a1b      	ldr	r2, [pc, #108]	@ (8010ea4 <_printf_float+0x2dc>)
 8010e36:	2301      	movs	r3, #1
 8010e38:	4631      	mov	r1, r6
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	47b8      	blx	r7
 8010e3e:	3001      	adds	r0, #1
 8010e40:	f43f af1d 	beq.w	8010c7e <_printf_float+0xb6>
 8010e44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010e48:	ea59 0303 	orrs.w	r3, r9, r3
 8010e4c:	d102      	bne.n	8010e54 <_printf_float+0x28c>
 8010e4e:	6823      	ldr	r3, [r4, #0]
 8010e50:	07d9      	lsls	r1, r3, #31
 8010e52:	d5d7      	bpl.n	8010e04 <_printf_float+0x23c>
 8010e54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e58:	4631      	mov	r1, r6
 8010e5a:	4628      	mov	r0, r5
 8010e5c:	47b8      	blx	r7
 8010e5e:	3001      	adds	r0, #1
 8010e60:	f43f af0d 	beq.w	8010c7e <_printf_float+0xb6>
 8010e64:	f04f 0a00 	mov.w	sl, #0
 8010e68:	f104 0b1a 	add.w	fp, r4, #26
 8010e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e6e:	425b      	negs	r3, r3
 8010e70:	4553      	cmp	r3, sl
 8010e72:	dc01      	bgt.n	8010e78 <_printf_float+0x2b0>
 8010e74:	464b      	mov	r3, r9
 8010e76:	e793      	b.n	8010da0 <_printf_float+0x1d8>
 8010e78:	2301      	movs	r3, #1
 8010e7a:	465a      	mov	r2, fp
 8010e7c:	4631      	mov	r1, r6
 8010e7e:	4628      	mov	r0, r5
 8010e80:	47b8      	blx	r7
 8010e82:	3001      	adds	r0, #1
 8010e84:	f43f aefb 	beq.w	8010c7e <_printf_float+0xb6>
 8010e88:	f10a 0a01 	add.w	sl, sl, #1
 8010e8c:	e7ee      	b.n	8010e6c <_printf_float+0x2a4>
 8010e8e:	bf00      	nop
 8010e90:	7fefffff 	.word	0x7fefffff
 8010e94:	08014915 	.word	0x08014915
 8010e98:	08014919 	.word	0x08014919
 8010e9c:	0801491d 	.word	0x0801491d
 8010ea0:	08014921 	.word	0x08014921
 8010ea4:	08014925 	.word	0x08014925
 8010ea8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010eaa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010eae:	4553      	cmp	r3, sl
 8010eb0:	bfa8      	it	ge
 8010eb2:	4653      	movge	r3, sl
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	4699      	mov	r9, r3
 8010eb8:	dc36      	bgt.n	8010f28 <_printf_float+0x360>
 8010eba:	f04f 0b00 	mov.w	fp, #0
 8010ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010ec2:	f104 021a 	add.w	r2, r4, #26
 8010ec6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010ec8:	9306      	str	r3, [sp, #24]
 8010eca:	eba3 0309 	sub.w	r3, r3, r9
 8010ece:	455b      	cmp	r3, fp
 8010ed0:	dc31      	bgt.n	8010f36 <_printf_float+0x36e>
 8010ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ed4:	459a      	cmp	sl, r3
 8010ed6:	dc3a      	bgt.n	8010f4e <_printf_float+0x386>
 8010ed8:	6823      	ldr	r3, [r4, #0]
 8010eda:	07da      	lsls	r2, r3, #31
 8010edc:	d437      	bmi.n	8010f4e <_printf_float+0x386>
 8010ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ee0:	ebaa 0903 	sub.w	r9, sl, r3
 8010ee4:	9b06      	ldr	r3, [sp, #24]
 8010ee6:	ebaa 0303 	sub.w	r3, sl, r3
 8010eea:	4599      	cmp	r9, r3
 8010eec:	bfa8      	it	ge
 8010eee:	4699      	movge	r9, r3
 8010ef0:	f1b9 0f00 	cmp.w	r9, #0
 8010ef4:	dc33      	bgt.n	8010f5e <_printf_float+0x396>
 8010ef6:	f04f 0800 	mov.w	r8, #0
 8010efa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010efe:	f104 0b1a 	add.w	fp, r4, #26
 8010f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f04:	ebaa 0303 	sub.w	r3, sl, r3
 8010f08:	eba3 0309 	sub.w	r3, r3, r9
 8010f0c:	4543      	cmp	r3, r8
 8010f0e:	f77f af79 	ble.w	8010e04 <_printf_float+0x23c>
 8010f12:	2301      	movs	r3, #1
 8010f14:	465a      	mov	r2, fp
 8010f16:	4631      	mov	r1, r6
 8010f18:	4628      	mov	r0, r5
 8010f1a:	47b8      	blx	r7
 8010f1c:	3001      	adds	r0, #1
 8010f1e:	f43f aeae 	beq.w	8010c7e <_printf_float+0xb6>
 8010f22:	f108 0801 	add.w	r8, r8, #1
 8010f26:	e7ec      	b.n	8010f02 <_printf_float+0x33a>
 8010f28:	4642      	mov	r2, r8
 8010f2a:	4631      	mov	r1, r6
 8010f2c:	4628      	mov	r0, r5
 8010f2e:	47b8      	blx	r7
 8010f30:	3001      	adds	r0, #1
 8010f32:	d1c2      	bne.n	8010eba <_printf_float+0x2f2>
 8010f34:	e6a3      	b.n	8010c7e <_printf_float+0xb6>
 8010f36:	2301      	movs	r3, #1
 8010f38:	4631      	mov	r1, r6
 8010f3a:	4628      	mov	r0, r5
 8010f3c:	9206      	str	r2, [sp, #24]
 8010f3e:	47b8      	blx	r7
 8010f40:	3001      	adds	r0, #1
 8010f42:	f43f ae9c 	beq.w	8010c7e <_printf_float+0xb6>
 8010f46:	9a06      	ldr	r2, [sp, #24]
 8010f48:	f10b 0b01 	add.w	fp, fp, #1
 8010f4c:	e7bb      	b.n	8010ec6 <_printf_float+0x2fe>
 8010f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f52:	4631      	mov	r1, r6
 8010f54:	4628      	mov	r0, r5
 8010f56:	47b8      	blx	r7
 8010f58:	3001      	adds	r0, #1
 8010f5a:	d1c0      	bne.n	8010ede <_printf_float+0x316>
 8010f5c:	e68f      	b.n	8010c7e <_printf_float+0xb6>
 8010f5e:	9a06      	ldr	r2, [sp, #24]
 8010f60:	464b      	mov	r3, r9
 8010f62:	4442      	add	r2, r8
 8010f64:	4631      	mov	r1, r6
 8010f66:	4628      	mov	r0, r5
 8010f68:	47b8      	blx	r7
 8010f6a:	3001      	adds	r0, #1
 8010f6c:	d1c3      	bne.n	8010ef6 <_printf_float+0x32e>
 8010f6e:	e686      	b.n	8010c7e <_printf_float+0xb6>
 8010f70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010f74:	f1ba 0f01 	cmp.w	sl, #1
 8010f78:	dc01      	bgt.n	8010f7e <_printf_float+0x3b6>
 8010f7a:	07db      	lsls	r3, r3, #31
 8010f7c:	d536      	bpl.n	8010fec <_printf_float+0x424>
 8010f7e:	2301      	movs	r3, #1
 8010f80:	4642      	mov	r2, r8
 8010f82:	4631      	mov	r1, r6
 8010f84:	4628      	mov	r0, r5
 8010f86:	47b8      	blx	r7
 8010f88:	3001      	adds	r0, #1
 8010f8a:	f43f ae78 	beq.w	8010c7e <_printf_float+0xb6>
 8010f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f92:	4631      	mov	r1, r6
 8010f94:	4628      	mov	r0, r5
 8010f96:	47b8      	blx	r7
 8010f98:	3001      	adds	r0, #1
 8010f9a:	f43f ae70 	beq.w	8010c7e <_printf_float+0xb6>
 8010f9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010faa:	f7ef fd8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8010fae:	b9c0      	cbnz	r0, 8010fe2 <_printf_float+0x41a>
 8010fb0:	4653      	mov	r3, sl
 8010fb2:	f108 0201 	add.w	r2, r8, #1
 8010fb6:	4631      	mov	r1, r6
 8010fb8:	4628      	mov	r0, r5
 8010fba:	47b8      	blx	r7
 8010fbc:	3001      	adds	r0, #1
 8010fbe:	d10c      	bne.n	8010fda <_printf_float+0x412>
 8010fc0:	e65d      	b.n	8010c7e <_printf_float+0xb6>
 8010fc2:	2301      	movs	r3, #1
 8010fc4:	465a      	mov	r2, fp
 8010fc6:	4631      	mov	r1, r6
 8010fc8:	4628      	mov	r0, r5
 8010fca:	47b8      	blx	r7
 8010fcc:	3001      	adds	r0, #1
 8010fce:	f43f ae56 	beq.w	8010c7e <_printf_float+0xb6>
 8010fd2:	f108 0801 	add.w	r8, r8, #1
 8010fd6:	45d0      	cmp	r8, sl
 8010fd8:	dbf3      	blt.n	8010fc2 <_printf_float+0x3fa>
 8010fda:	464b      	mov	r3, r9
 8010fdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010fe0:	e6df      	b.n	8010da2 <_printf_float+0x1da>
 8010fe2:	f04f 0800 	mov.w	r8, #0
 8010fe6:	f104 0b1a 	add.w	fp, r4, #26
 8010fea:	e7f4      	b.n	8010fd6 <_printf_float+0x40e>
 8010fec:	2301      	movs	r3, #1
 8010fee:	4642      	mov	r2, r8
 8010ff0:	e7e1      	b.n	8010fb6 <_printf_float+0x3ee>
 8010ff2:	2301      	movs	r3, #1
 8010ff4:	464a      	mov	r2, r9
 8010ff6:	4631      	mov	r1, r6
 8010ff8:	4628      	mov	r0, r5
 8010ffa:	47b8      	blx	r7
 8010ffc:	3001      	adds	r0, #1
 8010ffe:	f43f ae3e 	beq.w	8010c7e <_printf_float+0xb6>
 8011002:	f108 0801 	add.w	r8, r8, #1
 8011006:	68e3      	ldr	r3, [r4, #12]
 8011008:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801100a:	1a5b      	subs	r3, r3, r1
 801100c:	4543      	cmp	r3, r8
 801100e:	dcf0      	bgt.n	8010ff2 <_printf_float+0x42a>
 8011010:	e6fc      	b.n	8010e0c <_printf_float+0x244>
 8011012:	f04f 0800 	mov.w	r8, #0
 8011016:	f104 0919 	add.w	r9, r4, #25
 801101a:	e7f4      	b.n	8011006 <_printf_float+0x43e>

0801101c <_printf_common>:
 801101c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011020:	4616      	mov	r6, r2
 8011022:	4698      	mov	r8, r3
 8011024:	688a      	ldr	r2, [r1, #8]
 8011026:	690b      	ldr	r3, [r1, #16]
 8011028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801102c:	4293      	cmp	r3, r2
 801102e:	bfb8      	it	lt
 8011030:	4613      	movlt	r3, r2
 8011032:	6033      	str	r3, [r6, #0]
 8011034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011038:	4607      	mov	r7, r0
 801103a:	460c      	mov	r4, r1
 801103c:	b10a      	cbz	r2, 8011042 <_printf_common+0x26>
 801103e:	3301      	adds	r3, #1
 8011040:	6033      	str	r3, [r6, #0]
 8011042:	6823      	ldr	r3, [r4, #0]
 8011044:	0699      	lsls	r1, r3, #26
 8011046:	bf42      	ittt	mi
 8011048:	6833      	ldrmi	r3, [r6, #0]
 801104a:	3302      	addmi	r3, #2
 801104c:	6033      	strmi	r3, [r6, #0]
 801104e:	6825      	ldr	r5, [r4, #0]
 8011050:	f015 0506 	ands.w	r5, r5, #6
 8011054:	d106      	bne.n	8011064 <_printf_common+0x48>
 8011056:	f104 0a19 	add.w	sl, r4, #25
 801105a:	68e3      	ldr	r3, [r4, #12]
 801105c:	6832      	ldr	r2, [r6, #0]
 801105e:	1a9b      	subs	r3, r3, r2
 8011060:	42ab      	cmp	r3, r5
 8011062:	dc26      	bgt.n	80110b2 <_printf_common+0x96>
 8011064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011068:	6822      	ldr	r2, [r4, #0]
 801106a:	3b00      	subs	r3, #0
 801106c:	bf18      	it	ne
 801106e:	2301      	movne	r3, #1
 8011070:	0692      	lsls	r2, r2, #26
 8011072:	d42b      	bmi.n	80110cc <_printf_common+0xb0>
 8011074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011078:	4641      	mov	r1, r8
 801107a:	4638      	mov	r0, r7
 801107c:	47c8      	blx	r9
 801107e:	3001      	adds	r0, #1
 8011080:	d01e      	beq.n	80110c0 <_printf_common+0xa4>
 8011082:	6823      	ldr	r3, [r4, #0]
 8011084:	6922      	ldr	r2, [r4, #16]
 8011086:	f003 0306 	and.w	r3, r3, #6
 801108a:	2b04      	cmp	r3, #4
 801108c:	bf02      	ittt	eq
 801108e:	68e5      	ldreq	r5, [r4, #12]
 8011090:	6833      	ldreq	r3, [r6, #0]
 8011092:	1aed      	subeq	r5, r5, r3
 8011094:	68a3      	ldr	r3, [r4, #8]
 8011096:	bf0c      	ite	eq
 8011098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801109c:	2500      	movne	r5, #0
 801109e:	4293      	cmp	r3, r2
 80110a0:	bfc4      	itt	gt
 80110a2:	1a9b      	subgt	r3, r3, r2
 80110a4:	18ed      	addgt	r5, r5, r3
 80110a6:	2600      	movs	r6, #0
 80110a8:	341a      	adds	r4, #26
 80110aa:	42b5      	cmp	r5, r6
 80110ac:	d11a      	bne.n	80110e4 <_printf_common+0xc8>
 80110ae:	2000      	movs	r0, #0
 80110b0:	e008      	b.n	80110c4 <_printf_common+0xa8>
 80110b2:	2301      	movs	r3, #1
 80110b4:	4652      	mov	r2, sl
 80110b6:	4641      	mov	r1, r8
 80110b8:	4638      	mov	r0, r7
 80110ba:	47c8      	blx	r9
 80110bc:	3001      	adds	r0, #1
 80110be:	d103      	bne.n	80110c8 <_printf_common+0xac>
 80110c0:	f04f 30ff 	mov.w	r0, #4294967295
 80110c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110c8:	3501      	adds	r5, #1
 80110ca:	e7c6      	b.n	801105a <_printf_common+0x3e>
 80110cc:	18e1      	adds	r1, r4, r3
 80110ce:	1c5a      	adds	r2, r3, #1
 80110d0:	2030      	movs	r0, #48	@ 0x30
 80110d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80110d6:	4422      	add	r2, r4
 80110d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80110dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80110e0:	3302      	adds	r3, #2
 80110e2:	e7c7      	b.n	8011074 <_printf_common+0x58>
 80110e4:	2301      	movs	r3, #1
 80110e6:	4622      	mov	r2, r4
 80110e8:	4641      	mov	r1, r8
 80110ea:	4638      	mov	r0, r7
 80110ec:	47c8      	blx	r9
 80110ee:	3001      	adds	r0, #1
 80110f0:	d0e6      	beq.n	80110c0 <_printf_common+0xa4>
 80110f2:	3601      	adds	r6, #1
 80110f4:	e7d9      	b.n	80110aa <_printf_common+0x8e>
	...

080110f8 <_printf_i>:
 80110f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80110fc:	7e0f      	ldrb	r7, [r1, #24]
 80110fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011100:	2f78      	cmp	r7, #120	@ 0x78
 8011102:	4691      	mov	r9, r2
 8011104:	4680      	mov	r8, r0
 8011106:	460c      	mov	r4, r1
 8011108:	469a      	mov	sl, r3
 801110a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801110e:	d807      	bhi.n	8011120 <_printf_i+0x28>
 8011110:	2f62      	cmp	r7, #98	@ 0x62
 8011112:	d80a      	bhi.n	801112a <_printf_i+0x32>
 8011114:	2f00      	cmp	r7, #0
 8011116:	f000 80d2 	beq.w	80112be <_printf_i+0x1c6>
 801111a:	2f58      	cmp	r7, #88	@ 0x58
 801111c:	f000 80b9 	beq.w	8011292 <_printf_i+0x19a>
 8011120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011128:	e03a      	b.n	80111a0 <_printf_i+0xa8>
 801112a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801112e:	2b15      	cmp	r3, #21
 8011130:	d8f6      	bhi.n	8011120 <_printf_i+0x28>
 8011132:	a101      	add	r1, pc, #4	@ (adr r1, 8011138 <_printf_i+0x40>)
 8011134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011138:	08011191 	.word	0x08011191
 801113c:	080111a5 	.word	0x080111a5
 8011140:	08011121 	.word	0x08011121
 8011144:	08011121 	.word	0x08011121
 8011148:	08011121 	.word	0x08011121
 801114c:	08011121 	.word	0x08011121
 8011150:	080111a5 	.word	0x080111a5
 8011154:	08011121 	.word	0x08011121
 8011158:	08011121 	.word	0x08011121
 801115c:	08011121 	.word	0x08011121
 8011160:	08011121 	.word	0x08011121
 8011164:	080112a5 	.word	0x080112a5
 8011168:	080111cf 	.word	0x080111cf
 801116c:	0801125f 	.word	0x0801125f
 8011170:	08011121 	.word	0x08011121
 8011174:	08011121 	.word	0x08011121
 8011178:	080112c7 	.word	0x080112c7
 801117c:	08011121 	.word	0x08011121
 8011180:	080111cf 	.word	0x080111cf
 8011184:	08011121 	.word	0x08011121
 8011188:	08011121 	.word	0x08011121
 801118c:	08011267 	.word	0x08011267
 8011190:	6833      	ldr	r3, [r6, #0]
 8011192:	1d1a      	adds	r2, r3, #4
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	6032      	str	r2, [r6, #0]
 8011198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801119c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80111a0:	2301      	movs	r3, #1
 80111a2:	e09d      	b.n	80112e0 <_printf_i+0x1e8>
 80111a4:	6833      	ldr	r3, [r6, #0]
 80111a6:	6820      	ldr	r0, [r4, #0]
 80111a8:	1d19      	adds	r1, r3, #4
 80111aa:	6031      	str	r1, [r6, #0]
 80111ac:	0606      	lsls	r6, r0, #24
 80111ae:	d501      	bpl.n	80111b4 <_printf_i+0xbc>
 80111b0:	681d      	ldr	r5, [r3, #0]
 80111b2:	e003      	b.n	80111bc <_printf_i+0xc4>
 80111b4:	0645      	lsls	r5, r0, #25
 80111b6:	d5fb      	bpl.n	80111b0 <_printf_i+0xb8>
 80111b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80111bc:	2d00      	cmp	r5, #0
 80111be:	da03      	bge.n	80111c8 <_printf_i+0xd0>
 80111c0:	232d      	movs	r3, #45	@ 0x2d
 80111c2:	426d      	negs	r5, r5
 80111c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111c8:	4859      	ldr	r0, [pc, #356]	@ (8011330 <_printf_i+0x238>)
 80111ca:	230a      	movs	r3, #10
 80111cc:	e011      	b.n	80111f2 <_printf_i+0xfa>
 80111ce:	6821      	ldr	r1, [r4, #0]
 80111d0:	6833      	ldr	r3, [r6, #0]
 80111d2:	0608      	lsls	r0, r1, #24
 80111d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80111d8:	d402      	bmi.n	80111e0 <_printf_i+0xe8>
 80111da:	0649      	lsls	r1, r1, #25
 80111dc:	bf48      	it	mi
 80111de:	b2ad      	uxthmi	r5, r5
 80111e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80111e2:	4853      	ldr	r0, [pc, #332]	@ (8011330 <_printf_i+0x238>)
 80111e4:	6033      	str	r3, [r6, #0]
 80111e6:	bf14      	ite	ne
 80111e8:	230a      	movne	r3, #10
 80111ea:	2308      	moveq	r3, #8
 80111ec:	2100      	movs	r1, #0
 80111ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80111f2:	6866      	ldr	r6, [r4, #4]
 80111f4:	60a6      	str	r6, [r4, #8]
 80111f6:	2e00      	cmp	r6, #0
 80111f8:	bfa2      	ittt	ge
 80111fa:	6821      	ldrge	r1, [r4, #0]
 80111fc:	f021 0104 	bicge.w	r1, r1, #4
 8011200:	6021      	strge	r1, [r4, #0]
 8011202:	b90d      	cbnz	r5, 8011208 <_printf_i+0x110>
 8011204:	2e00      	cmp	r6, #0
 8011206:	d04b      	beq.n	80112a0 <_printf_i+0x1a8>
 8011208:	4616      	mov	r6, r2
 801120a:	fbb5 f1f3 	udiv	r1, r5, r3
 801120e:	fb03 5711 	mls	r7, r3, r1, r5
 8011212:	5dc7      	ldrb	r7, [r0, r7]
 8011214:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011218:	462f      	mov	r7, r5
 801121a:	42bb      	cmp	r3, r7
 801121c:	460d      	mov	r5, r1
 801121e:	d9f4      	bls.n	801120a <_printf_i+0x112>
 8011220:	2b08      	cmp	r3, #8
 8011222:	d10b      	bne.n	801123c <_printf_i+0x144>
 8011224:	6823      	ldr	r3, [r4, #0]
 8011226:	07df      	lsls	r7, r3, #31
 8011228:	d508      	bpl.n	801123c <_printf_i+0x144>
 801122a:	6923      	ldr	r3, [r4, #16]
 801122c:	6861      	ldr	r1, [r4, #4]
 801122e:	4299      	cmp	r1, r3
 8011230:	bfde      	ittt	le
 8011232:	2330      	movle	r3, #48	@ 0x30
 8011234:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011238:	f106 36ff 	addle.w	r6, r6, #4294967295
 801123c:	1b92      	subs	r2, r2, r6
 801123e:	6122      	str	r2, [r4, #16]
 8011240:	f8cd a000 	str.w	sl, [sp]
 8011244:	464b      	mov	r3, r9
 8011246:	aa03      	add	r2, sp, #12
 8011248:	4621      	mov	r1, r4
 801124a:	4640      	mov	r0, r8
 801124c:	f7ff fee6 	bl	801101c <_printf_common>
 8011250:	3001      	adds	r0, #1
 8011252:	d14a      	bne.n	80112ea <_printf_i+0x1f2>
 8011254:	f04f 30ff 	mov.w	r0, #4294967295
 8011258:	b004      	add	sp, #16
 801125a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801125e:	6823      	ldr	r3, [r4, #0]
 8011260:	f043 0320 	orr.w	r3, r3, #32
 8011264:	6023      	str	r3, [r4, #0]
 8011266:	4833      	ldr	r0, [pc, #204]	@ (8011334 <_printf_i+0x23c>)
 8011268:	2778      	movs	r7, #120	@ 0x78
 801126a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801126e:	6823      	ldr	r3, [r4, #0]
 8011270:	6831      	ldr	r1, [r6, #0]
 8011272:	061f      	lsls	r7, r3, #24
 8011274:	f851 5b04 	ldr.w	r5, [r1], #4
 8011278:	d402      	bmi.n	8011280 <_printf_i+0x188>
 801127a:	065f      	lsls	r7, r3, #25
 801127c:	bf48      	it	mi
 801127e:	b2ad      	uxthmi	r5, r5
 8011280:	6031      	str	r1, [r6, #0]
 8011282:	07d9      	lsls	r1, r3, #31
 8011284:	bf44      	itt	mi
 8011286:	f043 0320 	orrmi.w	r3, r3, #32
 801128a:	6023      	strmi	r3, [r4, #0]
 801128c:	b11d      	cbz	r5, 8011296 <_printf_i+0x19e>
 801128e:	2310      	movs	r3, #16
 8011290:	e7ac      	b.n	80111ec <_printf_i+0xf4>
 8011292:	4827      	ldr	r0, [pc, #156]	@ (8011330 <_printf_i+0x238>)
 8011294:	e7e9      	b.n	801126a <_printf_i+0x172>
 8011296:	6823      	ldr	r3, [r4, #0]
 8011298:	f023 0320 	bic.w	r3, r3, #32
 801129c:	6023      	str	r3, [r4, #0]
 801129e:	e7f6      	b.n	801128e <_printf_i+0x196>
 80112a0:	4616      	mov	r6, r2
 80112a2:	e7bd      	b.n	8011220 <_printf_i+0x128>
 80112a4:	6833      	ldr	r3, [r6, #0]
 80112a6:	6825      	ldr	r5, [r4, #0]
 80112a8:	6961      	ldr	r1, [r4, #20]
 80112aa:	1d18      	adds	r0, r3, #4
 80112ac:	6030      	str	r0, [r6, #0]
 80112ae:	062e      	lsls	r6, r5, #24
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	d501      	bpl.n	80112b8 <_printf_i+0x1c0>
 80112b4:	6019      	str	r1, [r3, #0]
 80112b6:	e002      	b.n	80112be <_printf_i+0x1c6>
 80112b8:	0668      	lsls	r0, r5, #25
 80112ba:	d5fb      	bpl.n	80112b4 <_printf_i+0x1bc>
 80112bc:	8019      	strh	r1, [r3, #0]
 80112be:	2300      	movs	r3, #0
 80112c0:	6123      	str	r3, [r4, #16]
 80112c2:	4616      	mov	r6, r2
 80112c4:	e7bc      	b.n	8011240 <_printf_i+0x148>
 80112c6:	6833      	ldr	r3, [r6, #0]
 80112c8:	1d1a      	adds	r2, r3, #4
 80112ca:	6032      	str	r2, [r6, #0]
 80112cc:	681e      	ldr	r6, [r3, #0]
 80112ce:	6862      	ldr	r2, [r4, #4]
 80112d0:	2100      	movs	r1, #0
 80112d2:	4630      	mov	r0, r6
 80112d4:	f7ee ff7c 	bl	80001d0 <memchr>
 80112d8:	b108      	cbz	r0, 80112de <_printf_i+0x1e6>
 80112da:	1b80      	subs	r0, r0, r6
 80112dc:	6060      	str	r0, [r4, #4]
 80112de:	6863      	ldr	r3, [r4, #4]
 80112e0:	6123      	str	r3, [r4, #16]
 80112e2:	2300      	movs	r3, #0
 80112e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80112e8:	e7aa      	b.n	8011240 <_printf_i+0x148>
 80112ea:	6923      	ldr	r3, [r4, #16]
 80112ec:	4632      	mov	r2, r6
 80112ee:	4649      	mov	r1, r9
 80112f0:	4640      	mov	r0, r8
 80112f2:	47d0      	blx	sl
 80112f4:	3001      	adds	r0, #1
 80112f6:	d0ad      	beq.n	8011254 <_printf_i+0x15c>
 80112f8:	6823      	ldr	r3, [r4, #0]
 80112fa:	079b      	lsls	r3, r3, #30
 80112fc:	d413      	bmi.n	8011326 <_printf_i+0x22e>
 80112fe:	68e0      	ldr	r0, [r4, #12]
 8011300:	9b03      	ldr	r3, [sp, #12]
 8011302:	4298      	cmp	r0, r3
 8011304:	bfb8      	it	lt
 8011306:	4618      	movlt	r0, r3
 8011308:	e7a6      	b.n	8011258 <_printf_i+0x160>
 801130a:	2301      	movs	r3, #1
 801130c:	4632      	mov	r2, r6
 801130e:	4649      	mov	r1, r9
 8011310:	4640      	mov	r0, r8
 8011312:	47d0      	blx	sl
 8011314:	3001      	adds	r0, #1
 8011316:	d09d      	beq.n	8011254 <_printf_i+0x15c>
 8011318:	3501      	adds	r5, #1
 801131a:	68e3      	ldr	r3, [r4, #12]
 801131c:	9903      	ldr	r1, [sp, #12]
 801131e:	1a5b      	subs	r3, r3, r1
 8011320:	42ab      	cmp	r3, r5
 8011322:	dcf2      	bgt.n	801130a <_printf_i+0x212>
 8011324:	e7eb      	b.n	80112fe <_printf_i+0x206>
 8011326:	2500      	movs	r5, #0
 8011328:	f104 0619 	add.w	r6, r4, #25
 801132c:	e7f5      	b.n	801131a <_printf_i+0x222>
 801132e:	bf00      	nop
 8011330:	08014927 	.word	0x08014927
 8011334:	08014938 	.word	0x08014938

08011338 <std>:
 8011338:	2300      	movs	r3, #0
 801133a:	b510      	push	{r4, lr}
 801133c:	4604      	mov	r4, r0
 801133e:	e9c0 3300 	strd	r3, r3, [r0]
 8011342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011346:	6083      	str	r3, [r0, #8]
 8011348:	8181      	strh	r1, [r0, #12]
 801134a:	6643      	str	r3, [r0, #100]	@ 0x64
 801134c:	81c2      	strh	r2, [r0, #14]
 801134e:	6183      	str	r3, [r0, #24]
 8011350:	4619      	mov	r1, r3
 8011352:	2208      	movs	r2, #8
 8011354:	305c      	adds	r0, #92	@ 0x5c
 8011356:	f000 f914 	bl	8011582 <memset>
 801135a:	4b0d      	ldr	r3, [pc, #52]	@ (8011390 <std+0x58>)
 801135c:	6263      	str	r3, [r4, #36]	@ 0x24
 801135e:	4b0d      	ldr	r3, [pc, #52]	@ (8011394 <std+0x5c>)
 8011360:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011362:	4b0d      	ldr	r3, [pc, #52]	@ (8011398 <std+0x60>)
 8011364:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011366:	4b0d      	ldr	r3, [pc, #52]	@ (801139c <std+0x64>)
 8011368:	6323      	str	r3, [r4, #48]	@ 0x30
 801136a:	4b0d      	ldr	r3, [pc, #52]	@ (80113a0 <std+0x68>)
 801136c:	6224      	str	r4, [r4, #32]
 801136e:	429c      	cmp	r4, r3
 8011370:	d006      	beq.n	8011380 <std+0x48>
 8011372:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011376:	4294      	cmp	r4, r2
 8011378:	d002      	beq.n	8011380 <std+0x48>
 801137a:	33d0      	adds	r3, #208	@ 0xd0
 801137c:	429c      	cmp	r4, r3
 801137e:	d105      	bne.n	801138c <std+0x54>
 8011380:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011388:	f000 ba04 	b.w	8011794 <__retarget_lock_init_recursive>
 801138c:	bd10      	pop	{r4, pc}
 801138e:	bf00      	nop
 8011390:	080114fd 	.word	0x080114fd
 8011394:	0801151f 	.word	0x0801151f
 8011398:	08011557 	.word	0x08011557
 801139c:	0801157b 	.word	0x0801157b
 80113a0:	2000cb68 	.word	0x2000cb68

080113a4 <stdio_exit_handler>:
 80113a4:	4a02      	ldr	r2, [pc, #8]	@ (80113b0 <stdio_exit_handler+0xc>)
 80113a6:	4903      	ldr	r1, [pc, #12]	@ (80113b4 <stdio_exit_handler+0x10>)
 80113a8:	4803      	ldr	r0, [pc, #12]	@ (80113b8 <stdio_exit_handler+0x14>)
 80113aa:	f000 b869 	b.w	8011480 <_fwalk_sglue>
 80113ae:	bf00      	nop
 80113b0:	200001ac 	.word	0x200001ac
 80113b4:	0801315d 	.word	0x0801315d
 80113b8:	200001bc 	.word	0x200001bc

080113bc <cleanup_stdio>:
 80113bc:	6841      	ldr	r1, [r0, #4]
 80113be:	4b0c      	ldr	r3, [pc, #48]	@ (80113f0 <cleanup_stdio+0x34>)
 80113c0:	4299      	cmp	r1, r3
 80113c2:	b510      	push	{r4, lr}
 80113c4:	4604      	mov	r4, r0
 80113c6:	d001      	beq.n	80113cc <cleanup_stdio+0x10>
 80113c8:	f001 fec8 	bl	801315c <_fflush_r>
 80113cc:	68a1      	ldr	r1, [r4, #8]
 80113ce:	4b09      	ldr	r3, [pc, #36]	@ (80113f4 <cleanup_stdio+0x38>)
 80113d0:	4299      	cmp	r1, r3
 80113d2:	d002      	beq.n	80113da <cleanup_stdio+0x1e>
 80113d4:	4620      	mov	r0, r4
 80113d6:	f001 fec1 	bl	801315c <_fflush_r>
 80113da:	68e1      	ldr	r1, [r4, #12]
 80113dc:	4b06      	ldr	r3, [pc, #24]	@ (80113f8 <cleanup_stdio+0x3c>)
 80113de:	4299      	cmp	r1, r3
 80113e0:	d004      	beq.n	80113ec <cleanup_stdio+0x30>
 80113e2:	4620      	mov	r0, r4
 80113e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113e8:	f001 beb8 	b.w	801315c <_fflush_r>
 80113ec:	bd10      	pop	{r4, pc}
 80113ee:	bf00      	nop
 80113f0:	2000cb68 	.word	0x2000cb68
 80113f4:	2000cbd0 	.word	0x2000cbd0
 80113f8:	2000cc38 	.word	0x2000cc38

080113fc <global_stdio_init.part.0>:
 80113fc:	b510      	push	{r4, lr}
 80113fe:	4b0b      	ldr	r3, [pc, #44]	@ (801142c <global_stdio_init.part.0+0x30>)
 8011400:	4c0b      	ldr	r4, [pc, #44]	@ (8011430 <global_stdio_init.part.0+0x34>)
 8011402:	4a0c      	ldr	r2, [pc, #48]	@ (8011434 <global_stdio_init.part.0+0x38>)
 8011404:	601a      	str	r2, [r3, #0]
 8011406:	4620      	mov	r0, r4
 8011408:	2200      	movs	r2, #0
 801140a:	2104      	movs	r1, #4
 801140c:	f7ff ff94 	bl	8011338 <std>
 8011410:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011414:	2201      	movs	r2, #1
 8011416:	2109      	movs	r1, #9
 8011418:	f7ff ff8e 	bl	8011338 <std>
 801141c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011420:	2202      	movs	r2, #2
 8011422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011426:	2112      	movs	r1, #18
 8011428:	f7ff bf86 	b.w	8011338 <std>
 801142c:	2000cca0 	.word	0x2000cca0
 8011430:	2000cb68 	.word	0x2000cb68
 8011434:	080113a5 	.word	0x080113a5

08011438 <__sfp_lock_acquire>:
 8011438:	4801      	ldr	r0, [pc, #4]	@ (8011440 <__sfp_lock_acquire+0x8>)
 801143a:	f000 b9ac 	b.w	8011796 <__retarget_lock_acquire_recursive>
 801143e:	bf00      	nop
 8011440:	2000cca9 	.word	0x2000cca9

08011444 <__sfp_lock_release>:
 8011444:	4801      	ldr	r0, [pc, #4]	@ (801144c <__sfp_lock_release+0x8>)
 8011446:	f000 b9a7 	b.w	8011798 <__retarget_lock_release_recursive>
 801144a:	bf00      	nop
 801144c:	2000cca9 	.word	0x2000cca9

08011450 <__sinit>:
 8011450:	b510      	push	{r4, lr}
 8011452:	4604      	mov	r4, r0
 8011454:	f7ff fff0 	bl	8011438 <__sfp_lock_acquire>
 8011458:	6a23      	ldr	r3, [r4, #32]
 801145a:	b11b      	cbz	r3, 8011464 <__sinit+0x14>
 801145c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011460:	f7ff bff0 	b.w	8011444 <__sfp_lock_release>
 8011464:	4b04      	ldr	r3, [pc, #16]	@ (8011478 <__sinit+0x28>)
 8011466:	6223      	str	r3, [r4, #32]
 8011468:	4b04      	ldr	r3, [pc, #16]	@ (801147c <__sinit+0x2c>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d1f5      	bne.n	801145c <__sinit+0xc>
 8011470:	f7ff ffc4 	bl	80113fc <global_stdio_init.part.0>
 8011474:	e7f2      	b.n	801145c <__sinit+0xc>
 8011476:	bf00      	nop
 8011478:	080113bd 	.word	0x080113bd
 801147c:	2000cca0 	.word	0x2000cca0

08011480 <_fwalk_sglue>:
 8011480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011484:	4607      	mov	r7, r0
 8011486:	4688      	mov	r8, r1
 8011488:	4614      	mov	r4, r2
 801148a:	2600      	movs	r6, #0
 801148c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011490:	f1b9 0901 	subs.w	r9, r9, #1
 8011494:	d505      	bpl.n	80114a2 <_fwalk_sglue+0x22>
 8011496:	6824      	ldr	r4, [r4, #0]
 8011498:	2c00      	cmp	r4, #0
 801149a:	d1f7      	bne.n	801148c <_fwalk_sglue+0xc>
 801149c:	4630      	mov	r0, r6
 801149e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114a2:	89ab      	ldrh	r3, [r5, #12]
 80114a4:	2b01      	cmp	r3, #1
 80114a6:	d907      	bls.n	80114b8 <_fwalk_sglue+0x38>
 80114a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80114ac:	3301      	adds	r3, #1
 80114ae:	d003      	beq.n	80114b8 <_fwalk_sglue+0x38>
 80114b0:	4629      	mov	r1, r5
 80114b2:	4638      	mov	r0, r7
 80114b4:	47c0      	blx	r8
 80114b6:	4306      	orrs	r6, r0
 80114b8:	3568      	adds	r5, #104	@ 0x68
 80114ba:	e7e9      	b.n	8011490 <_fwalk_sglue+0x10>

080114bc <siprintf>:
 80114bc:	b40e      	push	{r1, r2, r3}
 80114be:	b500      	push	{lr}
 80114c0:	b09c      	sub	sp, #112	@ 0x70
 80114c2:	ab1d      	add	r3, sp, #116	@ 0x74
 80114c4:	9002      	str	r0, [sp, #8]
 80114c6:	9006      	str	r0, [sp, #24]
 80114c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80114cc:	4809      	ldr	r0, [pc, #36]	@ (80114f4 <siprintf+0x38>)
 80114ce:	9107      	str	r1, [sp, #28]
 80114d0:	9104      	str	r1, [sp, #16]
 80114d2:	4909      	ldr	r1, [pc, #36]	@ (80114f8 <siprintf+0x3c>)
 80114d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80114d8:	9105      	str	r1, [sp, #20]
 80114da:	6800      	ldr	r0, [r0, #0]
 80114dc:	9301      	str	r3, [sp, #4]
 80114de:	a902      	add	r1, sp, #8
 80114e0:	f001 fcbc 	bl	8012e5c <_svfiprintf_r>
 80114e4:	9b02      	ldr	r3, [sp, #8]
 80114e6:	2200      	movs	r2, #0
 80114e8:	701a      	strb	r2, [r3, #0]
 80114ea:	b01c      	add	sp, #112	@ 0x70
 80114ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80114f0:	b003      	add	sp, #12
 80114f2:	4770      	bx	lr
 80114f4:	200001b8 	.word	0x200001b8
 80114f8:	ffff0208 	.word	0xffff0208

080114fc <__sread>:
 80114fc:	b510      	push	{r4, lr}
 80114fe:	460c      	mov	r4, r1
 8011500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011504:	f000 f8f8 	bl	80116f8 <_read_r>
 8011508:	2800      	cmp	r0, #0
 801150a:	bfab      	itete	ge
 801150c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801150e:	89a3      	ldrhlt	r3, [r4, #12]
 8011510:	181b      	addge	r3, r3, r0
 8011512:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011516:	bfac      	ite	ge
 8011518:	6563      	strge	r3, [r4, #84]	@ 0x54
 801151a:	81a3      	strhlt	r3, [r4, #12]
 801151c:	bd10      	pop	{r4, pc}

0801151e <__swrite>:
 801151e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011522:	461f      	mov	r7, r3
 8011524:	898b      	ldrh	r3, [r1, #12]
 8011526:	05db      	lsls	r3, r3, #23
 8011528:	4605      	mov	r5, r0
 801152a:	460c      	mov	r4, r1
 801152c:	4616      	mov	r6, r2
 801152e:	d505      	bpl.n	801153c <__swrite+0x1e>
 8011530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011534:	2302      	movs	r3, #2
 8011536:	2200      	movs	r2, #0
 8011538:	f000 f8cc 	bl	80116d4 <_lseek_r>
 801153c:	89a3      	ldrh	r3, [r4, #12]
 801153e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011542:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011546:	81a3      	strh	r3, [r4, #12]
 8011548:	4632      	mov	r2, r6
 801154a:	463b      	mov	r3, r7
 801154c:	4628      	mov	r0, r5
 801154e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011552:	f000 b8e3 	b.w	801171c <_write_r>

08011556 <__sseek>:
 8011556:	b510      	push	{r4, lr}
 8011558:	460c      	mov	r4, r1
 801155a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801155e:	f000 f8b9 	bl	80116d4 <_lseek_r>
 8011562:	1c43      	adds	r3, r0, #1
 8011564:	89a3      	ldrh	r3, [r4, #12]
 8011566:	bf15      	itete	ne
 8011568:	6560      	strne	r0, [r4, #84]	@ 0x54
 801156a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801156e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011572:	81a3      	strheq	r3, [r4, #12]
 8011574:	bf18      	it	ne
 8011576:	81a3      	strhne	r3, [r4, #12]
 8011578:	bd10      	pop	{r4, pc}

0801157a <__sclose>:
 801157a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801157e:	f000 b843 	b.w	8011608 <_close_r>

08011582 <memset>:
 8011582:	4402      	add	r2, r0
 8011584:	4603      	mov	r3, r0
 8011586:	4293      	cmp	r3, r2
 8011588:	d100      	bne.n	801158c <memset+0xa>
 801158a:	4770      	bx	lr
 801158c:	f803 1b01 	strb.w	r1, [r3], #1
 8011590:	e7f9      	b.n	8011586 <memset+0x4>

08011592 <strchr>:
 8011592:	b2c9      	uxtb	r1, r1
 8011594:	4603      	mov	r3, r0
 8011596:	4618      	mov	r0, r3
 8011598:	f813 2b01 	ldrb.w	r2, [r3], #1
 801159c:	b112      	cbz	r2, 80115a4 <strchr+0x12>
 801159e:	428a      	cmp	r2, r1
 80115a0:	d1f9      	bne.n	8011596 <strchr+0x4>
 80115a2:	4770      	bx	lr
 80115a4:	2900      	cmp	r1, #0
 80115a6:	bf18      	it	ne
 80115a8:	2000      	movne	r0, #0
 80115aa:	4770      	bx	lr

080115ac <strncpy>:
 80115ac:	b510      	push	{r4, lr}
 80115ae:	3901      	subs	r1, #1
 80115b0:	4603      	mov	r3, r0
 80115b2:	b132      	cbz	r2, 80115c2 <strncpy+0x16>
 80115b4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80115b8:	f803 4b01 	strb.w	r4, [r3], #1
 80115bc:	3a01      	subs	r2, #1
 80115be:	2c00      	cmp	r4, #0
 80115c0:	d1f7      	bne.n	80115b2 <strncpy+0x6>
 80115c2:	441a      	add	r2, r3
 80115c4:	2100      	movs	r1, #0
 80115c6:	4293      	cmp	r3, r2
 80115c8:	d100      	bne.n	80115cc <strncpy+0x20>
 80115ca:	bd10      	pop	{r4, pc}
 80115cc:	f803 1b01 	strb.w	r1, [r3], #1
 80115d0:	e7f9      	b.n	80115c6 <strncpy+0x1a>

080115d2 <strstr>:
 80115d2:	780a      	ldrb	r2, [r1, #0]
 80115d4:	b570      	push	{r4, r5, r6, lr}
 80115d6:	b96a      	cbnz	r2, 80115f4 <strstr+0x22>
 80115d8:	bd70      	pop	{r4, r5, r6, pc}
 80115da:	429a      	cmp	r2, r3
 80115dc:	d109      	bne.n	80115f2 <strstr+0x20>
 80115de:	460c      	mov	r4, r1
 80115e0:	4605      	mov	r5, r0
 80115e2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d0f6      	beq.n	80115d8 <strstr+0x6>
 80115ea:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80115ee:	429e      	cmp	r6, r3
 80115f0:	d0f7      	beq.n	80115e2 <strstr+0x10>
 80115f2:	3001      	adds	r0, #1
 80115f4:	7803      	ldrb	r3, [r0, #0]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d1ef      	bne.n	80115da <strstr+0x8>
 80115fa:	4618      	mov	r0, r3
 80115fc:	e7ec      	b.n	80115d8 <strstr+0x6>
	...

08011600 <_localeconv_r>:
 8011600:	4800      	ldr	r0, [pc, #0]	@ (8011604 <_localeconv_r+0x4>)
 8011602:	4770      	bx	lr
 8011604:	200002f8 	.word	0x200002f8

08011608 <_close_r>:
 8011608:	b538      	push	{r3, r4, r5, lr}
 801160a:	4d06      	ldr	r5, [pc, #24]	@ (8011624 <_close_r+0x1c>)
 801160c:	2300      	movs	r3, #0
 801160e:	4604      	mov	r4, r0
 8011610:	4608      	mov	r0, r1
 8011612:	602b      	str	r3, [r5, #0]
 8011614:	f7f6 fc66 	bl	8007ee4 <_close>
 8011618:	1c43      	adds	r3, r0, #1
 801161a:	d102      	bne.n	8011622 <_close_r+0x1a>
 801161c:	682b      	ldr	r3, [r5, #0]
 801161e:	b103      	cbz	r3, 8011622 <_close_r+0x1a>
 8011620:	6023      	str	r3, [r4, #0]
 8011622:	bd38      	pop	{r3, r4, r5, pc}
 8011624:	2000cca4 	.word	0x2000cca4

08011628 <_reclaim_reent>:
 8011628:	4b29      	ldr	r3, [pc, #164]	@ (80116d0 <_reclaim_reent+0xa8>)
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	4283      	cmp	r3, r0
 801162e:	b570      	push	{r4, r5, r6, lr}
 8011630:	4604      	mov	r4, r0
 8011632:	d04b      	beq.n	80116cc <_reclaim_reent+0xa4>
 8011634:	69c3      	ldr	r3, [r0, #28]
 8011636:	b1ab      	cbz	r3, 8011664 <_reclaim_reent+0x3c>
 8011638:	68db      	ldr	r3, [r3, #12]
 801163a:	b16b      	cbz	r3, 8011658 <_reclaim_reent+0x30>
 801163c:	2500      	movs	r5, #0
 801163e:	69e3      	ldr	r3, [r4, #28]
 8011640:	68db      	ldr	r3, [r3, #12]
 8011642:	5959      	ldr	r1, [r3, r5]
 8011644:	2900      	cmp	r1, #0
 8011646:	d13b      	bne.n	80116c0 <_reclaim_reent+0x98>
 8011648:	3504      	adds	r5, #4
 801164a:	2d80      	cmp	r5, #128	@ 0x80
 801164c:	d1f7      	bne.n	801163e <_reclaim_reent+0x16>
 801164e:	69e3      	ldr	r3, [r4, #28]
 8011650:	4620      	mov	r0, r4
 8011652:	68d9      	ldr	r1, [r3, #12]
 8011654:	f000 ff24 	bl	80124a0 <_free_r>
 8011658:	69e3      	ldr	r3, [r4, #28]
 801165a:	6819      	ldr	r1, [r3, #0]
 801165c:	b111      	cbz	r1, 8011664 <_reclaim_reent+0x3c>
 801165e:	4620      	mov	r0, r4
 8011660:	f000 ff1e 	bl	80124a0 <_free_r>
 8011664:	6961      	ldr	r1, [r4, #20]
 8011666:	b111      	cbz	r1, 801166e <_reclaim_reent+0x46>
 8011668:	4620      	mov	r0, r4
 801166a:	f000 ff19 	bl	80124a0 <_free_r>
 801166e:	69e1      	ldr	r1, [r4, #28]
 8011670:	b111      	cbz	r1, 8011678 <_reclaim_reent+0x50>
 8011672:	4620      	mov	r0, r4
 8011674:	f000 ff14 	bl	80124a0 <_free_r>
 8011678:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801167a:	b111      	cbz	r1, 8011682 <_reclaim_reent+0x5a>
 801167c:	4620      	mov	r0, r4
 801167e:	f000 ff0f 	bl	80124a0 <_free_r>
 8011682:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011684:	b111      	cbz	r1, 801168c <_reclaim_reent+0x64>
 8011686:	4620      	mov	r0, r4
 8011688:	f000 ff0a 	bl	80124a0 <_free_r>
 801168c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801168e:	b111      	cbz	r1, 8011696 <_reclaim_reent+0x6e>
 8011690:	4620      	mov	r0, r4
 8011692:	f000 ff05 	bl	80124a0 <_free_r>
 8011696:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8011698:	b111      	cbz	r1, 80116a0 <_reclaim_reent+0x78>
 801169a:	4620      	mov	r0, r4
 801169c:	f000 ff00 	bl	80124a0 <_free_r>
 80116a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80116a2:	b111      	cbz	r1, 80116aa <_reclaim_reent+0x82>
 80116a4:	4620      	mov	r0, r4
 80116a6:	f000 fefb 	bl	80124a0 <_free_r>
 80116aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80116ac:	b111      	cbz	r1, 80116b4 <_reclaim_reent+0x8c>
 80116ae:	4620      	mov	r0, r4
 80116b0:	f000 fef6 	bl	80124a0 <_free_r>
 80116b4:	6a23      	ldr	r3, [r4, #32]
 80116b6:	b14b      	cbz	r3, 80116cc <_reclaim_reent+0xa4>
 80116b8:	4620      	mov	r0, r4
 80116ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80116be:	4718      	bx	r3
 80116c0:	680e      	ldr	r6, [r1, #0]
 80116c2:	4620      	mov	r0, r4
 80116c4:	f000 feec 	bl	80124a0 <_free_r>
 80116c8:	4631      	mov	r1, r6
 80116ca:	e7bb      	b.n	8011644 <_reclaim_reent+0x1c>
 80116cc:	bd70      	pop	{r4, r5, r6, pc}
 80116ce:	bf00      	nop
 80116d0:	200001b8 	.word	0x200001b8

080116d4 <_lseek_r>:
 80116d4:	b538      	push	{r3, r4, r5, lr}
 80116d6:	4d07      	ldr	r5, [pc, #28]	@ (80116f4 <_lseek_r+0x20>)
 80116d8:	4604      	mov	r4, r0
 80116da:	4608      	mov	r0, r1
 80116dc:	4611      	mov	r1, r2
 80116de:	2200      	movs	r2, #0
 80116e0:	602a      	str	r2, [r5, #0]
 80116e2:	461a      	mov	r2, r3
 80116e4:	f7f6 fc25 	bl	8007f32 <_lseek>
 80116e8:	1c43      	adds	r3, r0, #1
 80116ea:	d102      	bne.n	80116f2 <_lseek_r+0x1e>
 80116ec:	682b      	ldr	r3, [r5, #0]
 80116ee:	b103      	cbz	r3, 80116f2 <_lseek_r+0x1e>
 80116f0:	6023      	str	r3, [r4, #0]
 80116f2:	bd38      	pop	{r3, r4, r5, pc}
 80116f4:	2000cca4 	.word	0x2000cca4

080116f8 <_read_r>:
 80116f8:	b538      	push	{r3, r4, r5, lr}
 80116fa:	4d07      	ldr	r5, [pc, #28]	@ (8011718 <_read_r+0x20>)
 80116fc:	4604      	mov	r4, r0
 80116fe:	4608      	mov	r0, r1
 8011700:	4611      	mov	r1, r2
 8011702:	2200      	movs	r2, #0
 8011704:	602a      	str	r2, [r5, #0]
 8011706:	461a      	mov	r2, r3
 8011708:	f7f6 fbb3 	bl	8007e72 <_read>
 801170c:	1c43      	adds	r3, r0, #1
 801170e:	d102      	bne.n	8011716 <_read_r+0x1e>
 8011710:	682b      	ldr	r3, [r5, #0]
 8011712:	b103      	cbz	r3, 8011716 <_read_r+0x1e>
 8011714:	6023      	str	r3, [r4, #0]
 8011716:	bd38      	pop	{r3, r4, r5, pc}
 8011718:	2000cca4 	.word	0x2000cca4

0801171c <_write_r>:
 801171c:	b538      	push	{r3, r4, r5, lr}
 801171e:	4d07      	ldr	r5, [pc, #28]	@ (801173c <_write_r+0x20>)
 8011720:	4604      	mov	r4, r0
 8011722:	4608      	mov	r0, r1
 8011724:	4611      	mov	r1, r2
 8011726:	2200      	movs	r2, #0
 8011728:	602a      	str	r2, [r5, #0]
 801172a:	461a      	mov	r2, r3
 801172c:	f7f6 fbbe 	bl	8007eac <_write>
 8011730:	1c43      	adds	r3, r0, #1
 8011732:	d102      	bne.n	801173a <_write_r+0x1e>
 8011734:	682b      	ldr	r3, [r5, #0]
 8011736:	b103      	cbz	r3, 801173a <_write_r+0x1e>
 8011738:	6023      	str	r3, [r4, #0]
 801173a:	bd38      	pop	{r3, r4, r5, pc}
 801173c:	2000cca4 	.word	0x2000cca4

08011740 <__errno>:
 8011740:	4b01      	ldr	r3, [pc, #4]	@ (8011748 <__errno+0x8>)
 8011742:	6818      	ldr	r0, [r3, #0]
 8011744:	4770      	bx	lr
 8011746:	bf00      	nop
 8011748:	200001b8 	.word	0x200001b8

0801174c <__libc_init_array>:
 801174c:	b570      	push	{r4, r5, r6, lr}
 801174e:	4d0d      	ldr	r5, [pc, #52]	@ (8011784 <__libc_init_array+0x38>)
 8011750:	4c0d      	ldr	r4, [pc, #52]	@ (8011788 <__libc_init_array+0x3c>)
 8011752:	1b64      	subs	r4, r4, r5
 8011754:	10a4      	asrs	r4, r4, #2
 8011756:	2600      	movs	r6, #0
 8011758:	42a6      	cmp	r6, r4
 801175a:	d109      	bne.n	8011770 <__libc_init_array+0x24>
 801175c:	4d0b      	ldr	r5, [pc, #44]	@ (801178c <__libc_init_array+0x40>)
 801175e:	4c0c      	ldr	r4, [pc, #48]	@ (8011790 <__libc_init_array+0x44>)
 8011760:	f002 f86e 	bl	8013840 <_init>
 8011764:	1b64      	subs	r4, r4, r5
 8011766:	10a4      	asrs	r4, r4, #2
 8011768:	2600      	movs	r6, #0
 801176a:	42a6      	cmp	r6, r4
 801176c:	d105      	bne.n	801177a <__libc_init_array+0x2e>
 801176e:	bd70      	pop	{r4, r5, r6, pc}
 8011770:	f855 3b04 	ldr.w	r3, [r5], #4
 8011774:	4798      	blx	r3
 8011776:	3601      	adds	r6, #1
 8011778:	e7ee      	b.n	8011758 <__libc_init_array+0xc>
 801177a:	f855 3b04 	ldr.w	r3, [r5], #4
 801177e:	4798      	blx	r3
 8011780:	3601      	adds	r6, #1
 8011782:	e7f2      	b.n	801176a <__libc_init_array+0x1e>
 8011784:	08015368 	.word	0x08015368
 8011788:	08015368 	.word	0x08015368
 801178c:	08015368 	.word	0x08015368
 8011790:	0801537c 	.word	0x0801537c

08011794 <__retarget_lock_init_recursive>:
 8011794:	4770      	bx	lr

08011796 <__retarget_lock_acquire_recursive>:
 8011796:	4770      	bx	lr

08011798 <__retarget_lock_release_recursive>:
 8011798:	4770      	bx	lr

0801179a <strcpy>:
 801179a:	4603      	mov	r3, r0
 801179c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117a0:	f803 2b01 	strb.w	r2, [r3], #1
 80117a4:	2a00      	cmp	r2, #0
 80117a6:	d1f9      	bne.n	801179c <strcpy+0x2>
 80117a8:	4770      	bx	lr

080117aa <memcpy>:
 80117aa:	440a      	add	r2, r1
 80117ac:	4291      	cmp	r1, r2
 80117ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80117b2:	d100      	bne.n	80117b6 <memcpy+0xc>
 80117b4:	4770      	bx	lr
 80117b6:	b510      	push	{r4, lr}
 80117b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80117bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80117c0:	4291      	cmp	r1, r2
 80117c2:	d1f9      	bne.n	80117b8 <memcpy+0xe>
 80117c4:	bd10      	pop	{r4, pc}
	...

080117c8 <__assert_func>:
 80117c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80117ca:	4614      	mov	r4, r2
 80117cc:	461a      	mov	r2, r3
 80117ce:	4b09      	ldr	r3, [pc, #36]	@ (80117f4 <__assert_func+0x2c>)
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	4605      	mov	r5, r0
 80117d4:	68d8      	ldr	r0, [r3, #12]
 80117d6:	b954      	cbnz	r4, 80117ee <__assert_func+0x26>
 80117d8:	4b07      	ldr	r3, [pc, #28]	@ (80117f8 <__assert_func+0x30>)
 80117da:	461c      	mov	r4, r3
 80117dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80117e0:	9100      	str	r1, [sp, #0]
 80117e2:	462b      	mov	r3, r5
 80117e4:	4905      	ldr	r1, [pc, #20]	@ (80117fc <__assert_func+0x34>)
 80117e6:	f001 fce1 	bl	80131ac <fiprintf>
 80117ea:	f001 fdaf 	bl	801334c <abort>
 80117ee:	4b04      	ldr	r3, [pc, #16]	@ (8011800 <__assert_func+0x38>)
 80117f0:	e7f4      	b.n	80117dc <__assert_func+0x14>
 80117f2:	bf00      	nop
 80117f4:	200001b8 	.word	0x200001b8
 80117f8:	08014984 	.word	0x08014984
 80117fc:	08014956 	.word	0x08014956
 8011800:	08014949 	.word	0x08014949

08011804 <quorem>:
 8011804:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011808:	6903      	ldr	r3, [r0, #16]
 801180a:	690c      	ldr	r4, [r1, #16]
 801180c:	42a3      	cmp	r3, r4
 801180e:	4607      	mov	r7, r0
 8011810:	db7e      	blt.n	8011910 <quorem+0x10c>
 8011812:	3c01      	subs	r4, #1
 8011814:	f101 0814 	add.w	r8, r1, #20
 8011818:	00a3      	lsls	r3, r4, #2
 801181a:	f100 0514 	add.w	r5, r0, #20
 801181e:	9300      	str	r3, [sp, #0]
 8011820:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011824:	9301      	str	r3, [sp, #4]
 8011826:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801182a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801182e:	3301      	adds	r3, #1
 8011830:	429a      	cmp	r2, r3
 8011832:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011836:	fbb2 f6f3 	udiv	r6, r2, r3
 801183a:	d32e      	bcc.n	801189a <quorem+0x96>
 801183c:	f04f 0a00 	mov.w	sl, #0
 8011840:	46c4      	mov	ip, r8
 8011842:	46ae      	mov	lr, r5
 8011844:	46d3      	mov	fp, sl
 8011846:	f85c 3b04 	ldr.w	r3, [ip], #4
 801184a:	b298      	uxth	r0, r3
 801184c:	fb06 a000 	mla	r0, r6, r0, sl
 8011850:	0c02      	lsrs	r2, r0, #16
 8011852:	0c1b      	lsrs	r3, r3, #16
 8011854:	fb06 2303 	mla	r3, r6, r3, r2
 8011858:	f8de 2000 	ldr.w	r2, [lr]
 801185c:	b280      	uxth	r0, r0
 801185e:	b292      	uxth	r2, r2
 8011860:	1a12      	subs	r2, r2, r0
 8011862:	445a      	add	r2, fp
 8011864:	f8de 0000 	ldr.w	r0, [lr]
 8011868:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801186c:	b29b      	uxth	r3, r3
 801186e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011872:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011876:	b292      	uxth	r2, r2
 8011878:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801187c:	45e1      	cmp	r9, ip
 801187e:	f84e 2b04 	str.w	r2, [lr], #4
 8011882:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011886:	d2de      	bcs.n	8011846 <quorem+0x42>
 8011888:	9b00      	ldr	r3, [sp, #0]
 801188a:	58eb      	ldr	r3, [r5, r3]
 801188c:	b92b      	cbnz	r3, 801189a <quorem+0x96>
 801188e:	9b01      	ldr	r3, [sp, #4]
 8011890:	3b04      	subs	r3, #4
 8011892:	429d      	cmp	r5, r3
 8011894:	461a      	mov	r2, r3
 8011896:	d32f      	bcc.n	80118f8 <quorem+0xf4>
 8011898:	613c      	str	r4, [r7, #16]
 801189a:	4638      	mov	r0, r7
 801189c:	f001 f97a 	bl	8012b94 <__mcmp>
 80118a0:	2800      	cmp	r0, #0
 80118a2:	db25      	blt.n	80118f0 <quorem+0xec>
 80118a4:	4629      	mov	r1, r5
 80118a6:	2000      	movs	r0, #0
 80118a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80118ac:	f8d1 c000 	ldr.w	ip, [r1]
 80118b0:	fa1f fe82 	uxth.w	lr, r2
 80118b4:	fa1f f38c 	uxth.w	r3, ip
 80118b8:	eba3 030e 	sub.w	r3, r3, lr
 80118bc:	4403      	add	r3, r0
 80118be:	0c12      	lsrs	r2, r2, #16
 80118c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80118c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80118c8:	b29b      	uxth	r3, r3
 80118ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80118ce:	45c1      	cmp	r9, r8
 80118d0:	f841 3b04 	str.w	r3, [r1], #4
 80118d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80118d8:	d2e6      	bcs.n	80118a8 <quorem+0xa4>
 80118da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80118de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80118e2:	b922      	cbnz	r2, 80118ee <quorem+0xea>
 80118e4:	3b04      	subs	r3, #4
 80118e6:	429d      	cmp	r5, r3
 80118e8:	461a      	mov	r2, r3
 80118ea:	d30b      	bcc.n	8011904 <quorem+0x100>
 80118ec:	613c      	str	r4, [r7, #16]
 80118ee:	3601      	adds	r6, #1
 80118f0:	4630      	mov	r0, r6
 80118f2:	b003      	add	sp, #12
 80118f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118f8:	6812      	ldr	r2, [r2, #0]
 80118fa:	3b04      	subs	r3, #4
 80118fc:	2a00      	cmp	r2, #0
 80118fe:	d1cb      	bne.n	8011898 <quorem+0x94>
 8011900:	3c01      	subs	r4, #1
 8011902:	e7c6      	b.n	8011892 <quorem+0x8e>
 8011904:	6812      	ldr	r2, [r2, #0]
 8011906:	3b04      	subs	r3, #4
 8011908:	2a00      	cmp	r2, #0
 801190a:	d1ef      	bne.n	80118ec <quorem+0xe8>
 801190c:	3c01      	subs	r4, #1
 801190e:	e7ea      	b.n	80118e6 <quorem+0xe2>
 8011910:	2000      	movs	r0, #0
 8011912:	e7ee      	b.n	80118f2 <quorem+0xee>
 8011914:	0000      	movs	r0, r0
	...

08011918 <_dtoa_r>:
 8011918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801191c:	69c7      	ldr	r7, [r0, #28]
 801191e:	b099      	sub	sp, #100	@ 0x64
 8011920:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011924:	ec55 4b10 	vmov	r4, r5, d0
 8011928:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801192a:	9109      	str	r1, [sp, #36]	@ 0x24
 801192c:	4683      	mov	fp, r0
 801192e:	920e      	str	r2, [sp, #56]	@ 0x38
 8011930:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011932:	b97f      	cbnz	r7, 8011954 <_dtoa_r+0x3c>
 8011934:	2010      	movs	r0, #16
 8011936:	f000 fdfd 	bl	8012534 <malloc>
 801193a:	4602      	mov	r2, r0
 801193c:	f8cb 001c 	str.w	r0, [fp, #28]
 8011940:	b920      	cbnz	r0, 801194c <_dtoa_r+0x34>
 8011942:	4ba7      	ldr	r3, [pc, #668]	@ (8011be0 <_dtoa_r+0x2c8>)
 8011944:	21ef      	movs	r1, #239	@ 0xef
 8011946:	48a7      	ldr	r0, [pc, #668]	@ (8011be4 <_dtoa_r+0x2cc>)
 8011948:	f7ff ff3e 	bl	80117c8 <__assert_func>
 801194c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011950:	6007      	str	r7, [r0, #0]
 8011952:	60c7      	str	r7, [r0, #12]
 8011954:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011958:	6819      	ldr	r1, [r3, #0]
 801195a:	b159      	cbz	r1, 8011974 <_dtoa_r+0x5c>
 801195c:	685a      	ldr	r2, [r3, #4]
 801195e:	604a      	str	r2, [r1, #4]
 8011960:	2301      	movs	r3, #1
 8011962:	4093      	lsls	r3, r2
 8011964:	608b      	str	r3, [r1, #8]
 8011966:	4658      	mov	r0, fp
 8011968:	f000 feda 	bl	8012720 <_Bfree>
 801196c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011970:	2200      	movs	r2, #0
 8011972:	601a      	str	r2, [r3, #0]
 8011974:	1e2b      	subs	r3, r5, #0
 8011976:	bfb9      	ittee	lt
 8011978:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801197c:	9303      	strlt	r3, [sp, #12]
 801197e:	2300      	movge	r3, #0
 8011980:	6033      	strge	r3, [r6, #0]
 8011982:	9f03      	ldr	r7, [sp, #12]
 8011984:	4b98      	ldr	r3, [pc, #608]	@ (8011be8 <_dtoa_r+0x2d0>)
 8011986:	bfbc      	itt	lt
 8011988:	2201      	movlt	r2, #1
 801198a:	6032      	strlt	r2, [r6, #0]
 801198c:	43bb      	bics	r3, r7
 801198e:	d112      	bne.n	80119b6 <_dtoa_r+0x9e>
 8011990:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8011992:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011996:	6013      	str	r3, [r2, #0]
 8011998:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801199c:	4323      	orrs	r3, r4
 801199e:	f000 854d 	beq.w	801243c <_dtoa_r+0xb24>
 80119a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80119a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8011bfc <_dtoa_r+0x2e4>
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	f000 854f 	beq.w	801244c <_dtoa_r+0xb34>
 80119ae:	f10a 0303 	add.w	r3, sl, #3
 80119b2:	f000 bd49 	b.w	8012448 <_dtoa_r+0xb30>
 80119b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80119ba:	2200      	movs	r2, #0
 80119bc:	ec51 0b17 	vmov	r0, r1, d7
 80119c0:	2300      	movs	r3, #0
 80119c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80119c6:	f7ef f87f 	bl	8000ac8 <__aeabi_dcmpeq>
 80119ca:	4680      	mov	r8, r0
 80119cc:	b158      	cbz	r0, 80119e6 <_dtoa_r+0xce>
 80119ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80119d0:	2301      	movs	r3, #1
 80119d2:	6013      	str	r3, [r2, #0]
 80119d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80119d6:	b113      	cbz	r3, 80119de <_dtoa_r+0xc6>
 80119d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80119da:	4b84      	ldr	r3, [pc, #528]	@ (8011bec <_dtoa_r+0x2d4>)
 80119dc:	6013      	str	r3, [r2, #0]
 80119de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8011c00 <_dtoa_r+0x2e8>
 80119e2:	f000 bd33 	b.w	801244c <_dtoa_r+0xb34>
 80119e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80119ea:	aa16      	add	r2, sp, #88	@ 0x58
 80119ec:	a917      	add	r1, sp, #92	@ 0x5c
 80119ee:	4658      	mov	r0, fp
 80119f0:	f001 f980 	bl	8012cf4 <__d2b>
 80119f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80119f8:	4681      	mov	r9, r0
 80119fa:	2e00      	cmp	r6, #0
 80119fc:	d077      	beq.n	8011aee <_dtoa_r+0x1d6>
 80119fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8011a04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011a0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011a10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011a14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011a18:	4619      	mov	r1, r3
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	4b74      	ldr	r3, [pc, #464]	@ (8011bf0 <_dtoa_r+0x2d8>)
 8011a1e:	f7ee fc33 	bl	8000288 <__aeabi_dsub>
 8011a22:	a369      	add	r3, pc, #420	@ (adr r3, 8011bc8 <_dtoa_r+0x2b0>)
 8011a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a28:	f7ee fde6 	bl	80005f8 <__aeabi_dmul>
 8011a2c:	a368      	add	r3, pc, #416	@ (adr r3, 8011bd0 <_dtoa_r+0x2b8>)
 8011a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a32:	f7ee fc2b 	bl	800028c <__adddf3>
 8011a36:	4604      	mov	r4, r0
 8011a38:	4630      	mov	r0, r6
 8011a3a:	460d      	mov	r5, r1
 8011a3c:	f7ee fd72 	bl	8000524 <__aeabi_i2d>
 8011a40:	a365      	add	r3, pc, #404	@ (adr r3, 8011bd8 <_dtoa_r+0x2c0>)
 8011a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a46:	f7ee fdd7 	bl	80005f8 <__aeabi_dmul>
 8011a4a:	4602      	mov	r2, r0
 8011a4c:	460b      	mov	r3, r1
 8011a4e:	4620      	mov	r0, r4
 8011a50:	4629      	mov	r1, r5
 8011a52:	f7ee fc1b 	bl	800028c <__adddf3>
 8011a56:	4604      	mov	r4, r0
 8011a58:	460d      	mov	r5, r1
 8011a5a:	f7ef f87d 	bl	8000b58 <__aeabi_d2iz>
 8011a5e:	2200      	movs	r2, #0
 8011a60:	4607      	mov	r7, r0
 8011a62:	2300      	movs	r3, #0
 8011a64:	4620      	mov	r0, r4
 8011a66:	4629      	mov	r1, r5
 8011a68:	f7ef f838 	bl	8000adc <__aeabi_dcmplt>
 8011a6c:	b140      	cbz	r0, 8011a80 <_dtoa_r+0x168>
 8011a6e:	4638      	mov	r0, r7
 8011a70:	f7ee fd58 	bl	8000524 <__aeabi_i2d>
 8011a74:	4622      	mov	r2, r4
 8011a76:	462b      	mov	r3, r5
 8011a78:	f7ef f826 	bl	8000ac8 <__aeabi_dcmpeq>
 8011a7c:	b900      	cbnz	r0, 8011a80 <_dtoa_r+0x168>
 8011a7e:	3f01      	subs	r7, #1
 8011a80:	2f16      	cmp	r7, #22
 8011a82:	d851      	bhi.n	8011b28 <_dtoa_r+0x210>
 8011a84:	4b5b      	ldr	r3, [pc, #364]	@ (8011bf4 <_dtoa_r+0x2dc>)
 8011a86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011a92:	f7ef f823 	bl	8000adc <__aeabi_dcmplt>
 8011a96:	2800      	cmp	r0, #0
 8011a98:	d048      	beq.n	8011b2c <_dtoa_r+0x214>
 8011a9a:	3f01      	subs	r7, #1
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8011aa0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011aa2:	1b9b      	subs	r3, r3, r6
 8011aa4:	1e5a      	subs	r2, r3, #1
 8011aa6:	bf44      	itt	mi
 8011aa8:	f1c3 0801 	rsbmi	r8, r3, #1
 8011aac:	2300      	movmi	r3, #0
 8011aae:	9208      	str	r2, [sp, #32]
 8011ab0:	bf54      	ite	pl
 8011ab2:	f04f 0800 	movpl.w	r8, #0
 8011ab6:	9308      	strmi	r3, [sp, #32]
 8011ab8:	2f00      	cmp	r7, #0
 8011aba:	db39      	blt.n	8011b30 <_dtoa_r+0x218>
 8011abc:	9b08      	ldr	r3, [sp, #32]
 8011abe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8011ac0:	443b      	add	r3, r7
 8011ac2:	9308      	str	r3, [sp, #32]
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8011ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011aca:	2b09      	cmp	r3, #9
 8011acc:	d864      	bhi.n	8011b98 <_dtoa_r+0x280>
 8011ace:	2b05      	cmp	r3, #5
 8011ad0:	bfc4      	itt	gt
 8011ad2:	3b04      	subgt	r3, #4
 8011ad4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8011ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ad8:	f1a3 0302 	sub.w	r3, r3, #2
 8011adc:	bfcc      	ite	gt
 8011ade:	2400      	movgt	r4, #0
 8011ae0:	2401      	movle	r4, #1
 8011ae2:	2b03      	cmp	r3, #3
 8011ae4:	d863      	bhi.n	8011bae <_dtoa_r+0x296>
 8011ae6:	e8df f003 	tbb	[pc, r3]
 8011aea:	372a      	.short	0x372a
 8011aec:	5535      	.short	0x5535
 8011aee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8011af2:	441e      	add	r6, r3
 8011af4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011af8:	2b20      	cmp	r3, #32
 8011afa:	bfc1      	itttt	gt
 8011afc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011b00:	409f      	lslgt	r7, r3
 8011b02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011b06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011b0a:	bfd6      	itet	le
 8011b0c:	f1c3 0320 	rsble	r3, r3, #32
 8011b10:	ea47 0003 	orrgt.w	r0, r7, r3
 8011b14:	fa04 f003 	lslle.w	r0, r4, r3
 8011b18:	f7ee fcf4 	bl	8000504 <__aeabi_ui2d>
 8011b1c:	2201      	movs	r2, #1
 8011b1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011b22:	3e01      	subs	r6, #1
 8011b24:	9214      	str	r2, [sp, #80]	@ 0x50
 8011b26:	e777      	b.n	8011a18 <_dtoa_r+0x100>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	e7b8      	b.n	8011a9e <_dtoa_r+0x186>
 8011b2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8011b2e:	e7b7      	b.n	8011aa0 <_dtoa_r+0x188>
 8011b30:	427b      	negs	r3, r7
 8011b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b34:	2300      	movs	r3, #0
 8011b36:	eba8 0807 	sub.w	r8, r8, r7
 8011b3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011b3c:	e7c4      	b.n	8011ac8 <_dtoa_r+0x1b0>
 8011b3e:	2300      	movs	r3, #0
 8011b40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	dc35      	bgt.n	8011bb4 <_dtoa_r+0x29c>
 8011b48:	2301      	movs	r3, #1
 8011b4a:	9300      	str	r3, [sp, #0]
 8011b4c:	9307      	str	r3, [sp, #28]
 8011b4e:	461a      	mov	r2, r3
 8011b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8011b52:	e00b      	b.n	8011b6c <_dtoa_r+0x254>
 8011b54:	2301      	movs	r3, #1
 8011b56:	e7f3      	b.n	8011b40 <_dtoa_r+0x228>
 8011b58:	2300      	movs	r3, #0
 8011b5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011b5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b5e:	18fb      	adds	r3, r7, r3
 8011b60:	9300      	str	r3, [sp, #0]
 8011b62:	3301      	adds	r3, #1
 8011b64:	2b01      	cmp	r3, #1
 8011b66:	9307      	str	r3, [sp, #28]
 8011b68:	bfb8      	it	lt
 8011b6a:	2301      	movlt	r3, #1
 8011b6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8011b70:	2100      	movs	r1, #0
 8011b72:	2204      	movs	r2, #4
 8011b74:	f102 0514 	add.w	r5, r2, #20
 8011b78:	429d      	cmp	r5, r3
 8011b7a:	d91f      	bls.n	8011bbc <_dtoa_r+0x2a4>
 8011b7c:	6041      	str	r1, [r0, #4]
 8011b7e:	4658      	mov	r0, fp
 8011b80:	f000 fd8e 	bl	80126a0 <_Balloc>
 8011b84:	4682      	mov	sl, r0
 8011b86:	2800      	cmp	r0, #0
 8011b88:	d13c      	bne.n	8011c04 <_dtoa_r+0x2ec>
 8011b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8011bf8 <_dtoa_r+0x2e0>)
 8011b8c:	4602      	mov	r2, r0
 8011b8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011b92:	e6d8      	b.n	8011946 <_dtoa_r+0x2e>
 8011b94:	2301      	movs	r3, #1
 8011b96:	e7e0      	b.n	8011b5a <_dtoa_r+0x242>
 8011b98:	2401      	movs	r4, #1
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ba4:	9300      	str	r3, [sp, #0]
 8011ba6:	9307      	str	r3, [sp, #28]
 8011ba8:	2200      	movs	r2, #0
 8011baa:	2312      	movs	r3, #18
 8011bac:	e7d0      	b.n	8011b50 <_dtoa_r+0x238>
 8011bae:	2301      	movs	r3, #1
 8011bb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011bb2:	e7f5      	b.n	8011ba0 <_dtoa_r+0x288>
 8011bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011bb6:	9300      	str	r3, [sp, #0]
 8011bb8:	9307      	str	r3, [sp, #28]
 8011bba:	e7d7      	b.n	8011b6c <_dtoa_r+0x254>
 8011bbc:	3101      	adds	r1, #1
 8011bbe:	0052      	lsls	r2, r2, #1
 8011bc0:	e7d8      	b.n	8011b74 <_dtoa_r+0x25c>
 8011bc2:	bf00      	nop
 8011bc4:	f3af 8000 	nop.w
 8011bc8:	636f4361 	.word	0x636f4361
 8011bcc:	3fd287a7 	.word	0x3fd287a7
 8011bd0:	8b60c8b3 	.word	0x8b60c8b3
 8011bd4:	3fc68a28 	.word	0x3fc68a28
 8011bd8:	509f79fb 	.word	0x509f79fb
 8011bdc:	3fd34413 	.word	0x3fd34413
 8011be0:	08014992 	.word	0x08014992
 8011be4:	080149a9 	.word	0x080149a9
 8011be8:	7ff00000 	.word	0x7ff00000
 8011bec:	08014926 	.word	0x08014926
 8011bf0:	3ff80000 	.word	0x3ff80000
 8011bf4:	08014aa0 	.word	0x08014aa0
 8011bf8:	08014a01 	.word	0x08014a01
 8011bfc:	0801498e 	.word	0x0801498e
 8011c00:	08014925 	.word	0x08014925
 8011c04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011c08:	6018      	str	r0, [r3, #0]
 8011c0a:	9b07      	ldr	r3, [sp, #28]
 8011c0c:	2b0e      	cmp	r3, #14
 8011c0e:	f200 80a4 	bhi.w	8011d5a <_dtoa_r+0x442>
 8011c12:	2c00      	cmp	r4, #0
 8011c14:	f000 80a1 	beq.w	8011d5a <_dtoa_r+0x442>
 8011c18:	2f00      	cmp	r7, #0
 8011c1a:	dd33      	ble.n	8011c84 <_dtoa_r+0x36c>
 8011c1c:	4bad      	ldr	r3, [pc, #692]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011c1e:	f007 020f 	and.w	r2, r7, #15
 8011c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c26:	ed93 7b00 	vldr	d7, [r3]
 8011c2a:	05f8      	lsls	r0, r7, #23
 8011c2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011c30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011c34:	d516      	bpl.n	8011c64 <_dtoa_r+0x34c>
 8011c36:	4ba8      	ldr	r3, [pc, #672]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011c3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011c40:	f7ee fe04 	bl	800084c <__aeabi_ddiv>
 8011c44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c48:	f004 040f 	and.w	r4, r4, #15
 8011c4c:	2603      	movs	r6, #3
 8011c4e:	4da2      	ldr	r5, [pc, #648]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c50:	b954      	cbnz	r4, 8011c68 <_dtoa_r+0x350>
 8011c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c5a:	f7ee fdf7 	bl	800084c <__aeabi_ddiv>
 8011c5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c62:	e028      	b.n	8011cb6 <_dtoa_r+0x39e>
 8011c64:	2602      	movs	r6, #2
 8011c66:	e7f2      	b.n	8011c4e <_dtoa_r+0x336>
 8011c68:	07e1      	lsls	r1, r4, #31
 8011c6a:	d508      	bpl.n	8011c7e <_dtoa_r+0x366>
 8011c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c74:	f7ee fcc0 	bl	80005f8 <__aeabi_dmul>
 8011c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011c7c:	3601      	adds	r6, #1
 8011c7e:	1064      	asrs	r4, r4, #1
 8011c80:	3508      	adds	r5, #8
 8011c82:	e7e5      	b.n	8011c50 <_dtoa_r+0x338>
 8011c84:	f000 80d2 	beq.w	8011e2c <_dtoa_r+0x514>
 8011c88:	427c      	negs	r4, r7
 8011c8a:	4b92      	ldr	r3, [pc, #584]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011c8c:	4d92      	ldr	r5, [pc, #584]	@ (8011ed8 <_dtoa_r+0x5c0>)
 8011c8e:	f004 020f 	and.w	r2, r4, #15
 8011c92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011c9e:	f7ee fcab 	bl	80005f8 <__aeabi_dmul>
 8011ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ca6:	1124      	asrs	r4, r4, #4
 8011ca8:	2300      	movs	r3, #0
 8011caa:	2602      	movs	r6, #2
 8011cac:	2c00      	cmp	r4, #0
 8011cae:	f040 80b2 	bne.w	8011e16 <_dtoa_r+0x4fe>
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d1d3      	bne.n	8011c5e <_dtoa_r+0x346>
 8011cb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011cb8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	f000 80b7 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cc2:	4b86      	ldr	r3, [pc, #536]	@ (8011edc <_dtoa_r+0x5c4>)
 8011cc4:	2200      	movs	r2, #0
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	4629      	mov	r1, r5
 8011cca:	f7ee ff07 	bl	8000adc <__aeabi_dcmplt>
 8011cce:	2800      	cmp	r0, #0
 8011cd0:	f000 80ae 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cd4:	9b07      	ldr	r3, [sp, #28]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	f000 80aa 	beq.w	8011e30 <_dtoa_r+0x518>
 8011cdc:	9b00      	ldr	r3, [sp, #0]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	dd37      	ble.n	8011d52 <_dtoa_r+0x43a>
 8011ce2:	1e7b      	subs	r3, r7, #1
 8011ce4:	9304      	str	r3, [sp, #16]
 8011ce6:	4620      	mov	r0, r4
 8011ce8:	4b7d      	ldr	r3, [pc, #500]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011cea:	2200      	movs	r2, #0
 8011cec:	4629      	mov	r1, r5
 8011cee:	f7ee fc83 	bl	80005f8 <__aeabi_dmul>
 8011cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011cf6:	9c00      	ldr	r4, [sp, #0]
 8011cf8:	3601      	adds	r6, #1
 8011cfa:	4630      	mov	r0, r6
 8011cfc:	f7ee fc12 	bl	8000524 <__aeabi_i2d>
 8011d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d04:	f7ee fc78 	bl	80005f8 <__aeabi_dmul>
 8011d08:	4b76      	ldr	r3, [pc, #472]	@ (8011ee4 <_dtoa_r+0x5cc>)
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	f7ee fabe 	bl	800028c <__adddf3>
 8011d10:	4605      	mov	r5, r0
 8011d12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011d16:	2c00      	cmp	r4, #0
 8011d18:	f040 808d 	bne.w	8011e36 <_dtoa_r+0x51e>
 8011d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d20:	4b71      	ldr	r3, [pc, #452]	@ (8011ee8 <_dtoa_r+0x5d0>)
 8011d22:	2200      	movs	r2, #0
 8011d24:	f7ee fab0 	bl	8000288 <__aeabi_dsub>
 8011d28:	4602      	mov	r2, r0
 8011d2a:	460b      	mov	r3, r1
 8011d2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011d30:	462a      	mov	r2, r5
 8011d32:	4633      	mov	r3, r6
 8011d34:	f7ee fef0 	bl	8000b18 <__aeabi_dcmpgt>
 8011d38:	2800      	cmp	r0, #0
 8011d3a:	f040 828b 	bne.w	8012254 <_dtoa_r+0x93c>
 8011d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d42:	462a      	mov	r2, r5
 8011d44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011d48:	f7ee fec8 	bl	8000adc <__aeabi_dcmplt>
 8011d4c:	2800      	cmp	r0, #0
 8011d4e:	f040 8128 	bne.w	8011fa2 <_dtoa_r+0x68a>
 8011d52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8011d56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011d5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	f2c0 815a 	blt.w	8012016 <_dtoa_r+0x6fe>
 8011d62:	2f0e      	cmp	r7, #14
 8011d64:	f300 8157 	bgt.w	8012016 <_dtoa_r+0x6fe>
 8011d68:	4b5a      	ldr	r3, [pc, #360]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011d6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011d6e:	ed93 7b00 	vldr	d7, [r3]
 8011d72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	ed8d 7b00 	vstr	d7, [sp]
 8011d7a:	da03      	bge.n	8011d84 <_dtoa_r+0x46c>
 8011d7c:	9b07      	ldr	r3, [sp, #28]
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	f340 8101 	ble.w	8011f86 <_dtoa_r+0x66e>
 8011d84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011d88:	4656      	mov	r6, sl
 8011d8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d8e:	4620      	mov	r0, r4
 8011d90:	4629      	mov	r1, r5
 8011d92:	f7ee fd5b 	bl	800084c <__aeabi_ddiv>
 8011d96:	f7ee fedf 	bl	8000b58 <__aeabi_d2iz>
 8011d9a:	4680      	mov	r8, r0
 8011d9c:	f7ee fbc2 	bl	8000524 <__aeabi_i2d>
 8011da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011da4:	f7ee fc28 	bl	80005f8 <__aeabi_dmul>
 8011da8:	4602      	mov	r2, r0
 8011daa:	460b      	mov	r3, r1
 8011dac:	4620      	mov	r0, r4
 8011dae:	4629      	mov	r1, r5
 8011db0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011db4:	f7ee fa68 	bl	8000288 <__aeabi_dsub>
 8011db8:	f806 4b01 	strb.w	r4, [r6], #1
 8011dbc:	9d07      	ldr	r5, [sp, #28]
 8011dbe:	eba6 040a 	sub.w	r4, r6, sl
 8011dc2:	42a5      	cmp	r5, r4
 8011dc4:	4602      	mov	r2, r0
 8011dc6:	460b      	mov	r3, r1
 8011dc8:	f040 8117 	bne.w	8011ffa <_dtoa_r+0x6e2>
 8011dcc:	f7ee fa5e 	bl	800028c <__adddf3>
 8011dd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011dd4:	4604      	mov	r4, r0
 8011dd6:	460d      	mov	r5, r1
 8011dd8:	f7ee fe9e 	bl	8000b18 <__aeabi_dcmpgt>
 8011ddc:	2800      	cmp	r0, #0
 8011dde:	f040 80f9 	bne.w	8011fd4 <_dtoa_r+0x6bc>
 8011de2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011de6:	4620      	mov	r0, r4
 8011de8:	4629      	mov	r1, r5
 8011dea:	f7ee fe6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8011dee:	b118      	cbz	r0, 8011df8 <_dtoa_r+0x4e0>
 8011df0:	f018 0f01 	tst.w	r8, #1
 8011df4:	f040 80ee 	bne.w	8011fd4 <_dtoa_r+0x6bc>
 8011df8:	4649      	mov	r1, r9
 8011dfa:	4658      	mov	r0, fp
 8011dfc:	f000 fc90 	bl	8012720 <_Bfree>
 8011e00:	2300      	movs	r3, #0
 8011e02:	7033      	strb	r3, [r6, #0]
 8011e04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011e06:	3701      	adds	r7, #1
 8011e08:	601f      	str	r7, [r3, #0]
 8011e0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	f000 831d 	beq.w	801244c <_dtoa_r+0xb34>
 8011e12:	601e      	str	r6, [r3, #0]
 8011e14:	e31a      	b.n	801244c <_dtoa_r+0xb34>
 8011e16:	07e2      	lsls	r2, r4, #31
 8011e18:	d505      	bpl.n	8011e26 <_dtoa_r+0x50e>
 8011e1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011e1e:	f7ee fbeb 	bl	80005f8 <__aeabi_dmul>
 8011e22:	3601      	adds	r6, #1
 8011e24:	2301      	movs	r3, #1
 8011e26:	1064      	asrs	r4, r4, #1
 8011e28:	3508      	adds	r5, #8
 8011e2a:	e73f      	b.n	8011cac <_dtoa_r+0x394>
 8011e2c:	2602      	movs	r6, #2
 8011e2e:	e742      	b.n	8011cb6 <_dtoa_r+0x39e>
 8011e30:	9c07      	ldr	r4, [sp, #28]
 8011e32:	9704      	str	r7, [sp, #16]
 8011e34:	e761      	b.n	8011cfa <_dtoa_r+0x3e2>
 8011e36:	4b27      	ldr	r3, [pc, #156]	@ (8011ed4 <_dtoa_r+0x5bc>)
 8011e38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011e3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011e3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011e42:	4454      	add	r4, sl
 8011e44:	2900      	cmp	r1, #0
 8011e46:	d053      	beq.n	8011ef0 <_dtoa_r+0x5d8>
 8011e48:	4928      	ldr	r1, [pc, #160]	@ (8011eec <_dtoa_r+0x5d4>)
 8011e4a:	2000      	movs	r0, #0
 8011e4c:	f7ee fcfe 	bl	800084c <__aeabi_ddiv>
 8011e50:	4633      	mov	r3, r6
 8011e52:	462a      	mov	r2, r5
 8011e54:	f7ee fa18 	bl	8000288 <__aeabi_dsub>
 8011e58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011e5c:	4656      	mov	r6, sl
 8011e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e62:	f7ee fe79 	bl	8000b58 <__aeabi_d2iz>
 8011e66:	4605      	mov	r5, r0
 8011e68:	f7ee fb5c 	bl	8000524 <__aeabi_i2d>
 8011e6c:	4602      	mov	r2, r0
 8011e6e:	460b      	mov	r3, r1
 8011e70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e74:	f7ee fa08 	bl	8000288 <__aeabi_dsub>
 8011e78:	3530      	adds	r5, #48	@ 0x30
 8011e7a:	4602      	mov	r2, r0
 8011e7c:	460b      	mov	r3, r1
 8011e7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011e82:	f806 5b01 	strb.w	r5, [r6], #1
 8011e86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011e8a:	f7ee fe27 	bl	8000adc <__aeabi_dcmplt>
 8011e8e:	2800      	cmp	r0, #0
 8011e90:	d171      	bne.n	8011f76 <_dtoa_r+0x65e>
 8011e92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011e96:	4911      	ldr	r1, [pc, #68]	@ (8011edc <_dtoa_r+0x5c4>)
 8011e98:	2000      	movs	r0, #0
 8011e9a:	f7ee f9f5 	bl	8000288 <__aeabi_dsub>
 8011e9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011ea2:	f7ee fe1b 	bl	8000adc <__aeabi_dcmplt>
 8011ea6:	2800      	cmp	r0, #0
 8011ea8:	f040 8095 	bne.w	8011fd6 <_dtoa_r+0x6be>
 8011eac:	42a6      	cmp	r6, r4
 8011eae:	f43f af50 	beq.w	8011d52 <_dtoa_r+0x43a>
 8011eb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	f7ee fb9d 	bl	80005f8 <__aeabi_dmul>
 8011ebe:	4b08      	ldr	r3, [pc, #32]	@ (8011ee0 <_dtoa_r+0x5c8>)
 8011ec0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011eca:	f7ee fb95 	bl	80005f8 <__aeabi_dmul>
 8011ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ed2:	e7c4      	b.n	8011e5e <_dtoa_r+0x546>
 8011ed4:	08014aa0 	.word	0x08014aa0
 8011ed8:	08014a78 	.word	0x08014a78
 8011edc:	3ff00000 	.word	0x3ff00000
 8011ee0:	40240000 	.word	0x40240000
 8011ee4:	401c0000 	.word	0x401c0000
 8011ee8:	40140000 	.word	0x40140000
 8011eec:	3fe00000 	.word	0x3fe00000
 8011ef0:	4631      	mov	r1, r6
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	f7ee fb80 	bl	80005f8 <__aeabi_dmul>
 8011ef8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011efc:	9415      	str	r4, [sp, #84]	@ 0x54
 8011efe:	4656      	mov	r6, sl
 8011f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f04:	f7ee fe28 	bl	8000b58 <__aeabi_d2iz>
 8011f08:	4605      	mov	r5, r0
 8011f0a:	f7ee fb0b 	bl	8000524 <__aeabi_i2d>
 8011f0e:	4602      	mov	r2, r0
 8011f10:	460b      	mov	r3, r1
 8011f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f16:	f7ee f9b7 	bl	8000288 <__aeabi_dsub>
 8011f1a:	3530      	adds	r5, #48	@ 0x30
 8011f1c:	f806 5b01 	strb.w	r5, [r6], #1
 8011f20:	4602      	mov	r2, r0
 8011f22:	460b      	mov	r3, r1
 8011f24:	42a6      	cmp	r6, r4
 8011f26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011f2a:	f04f 0200 	mov.w	r2, #0
 8011f2e:	d124      	bne.n	8011f7a <_dtoa_r+0x662>
 8011f30:	4bac      	ldr	r3, [pc, #688]	@ (80121e4 <_dtoa_r+0x8cc>)
 8011f32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011f36:	f7ee f9a9 	bl	800028c <__adddf3>
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f42:	f7ee fde9 	bl	8000b18 <__aeabi_dcmpgt>
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d145      	bne.n	8011fd6 <_dtoa_r+0x6be>
 8011f4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011f4e:	49a5      	ldr	r1, [pc, #660]	@ (80121e4 <_dtoa_r+0x8cc>)
 8011f50:	2000      	movs	r0, #0
 8011f52:	f7ee f999 	bl	8000288 <__aeabi_dsub>
 8011f56:	4602      	mov	r2, r0
 8011f58:	460b      	mov	r3, r1
 8011f5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f5e:	f7ee fdbd 	bl	8000adc <__aeabi_dcmplt>
 8011f62:	2800      	cmp	r0, #0
 8011f64:	f43f aef5 	beq.w	8011d52 <_dtoa_r+0x43a>
 8011f68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8011f6a:	1e73      	subs	r3, r6, #1
 8011f6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8011f6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011f72:	2b30      	cmp	r3, #48	@ 0x30
 8011f74:	d0f8      	beq.n	8011f68 <_dtoa_r+0x650>
 8011f76:	9f04      	ldr	r7, [sp, #16]
 8011f78:	e73e      	b.n	8011df8 <_dtoa_r+0x4e0>
 8011f7a:	4b9b      	ldr	r3, [pc, #620]	@ (80121e8 <_dtoa_r+0x8d0>)
 8011f7c:	f7ee fb3c 	bl	80005f8 <__aeabi_dmul>
 8011f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f84:	e7bc      	b.n	8011f00 <_dtoa_r+0x5e8>
 8011f86:	d10c      	bne.n	8011fa2 <_dtoa_r+0x68a>
 8011f88:	4b98      	ldr	r3, [pc, #608]	@ (80121ec <_dtoa_r+0x8d4>)
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011f90:	f7ee fb32 	bl	80005f8 <__aeabi_dmul>
 8011f94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f98:	f7ee fdb4 	bl	8000b04 <__aeabi_dcmpge>
 8011f9c:	2800      	cmp	r0, #0
 8011f9e:	f000 8157 	beq.w	8012250 <_dtoa_r+0x938>
 8011fa2:	2400      	movs	r4, #0
 8011fa4:	4625      	mov	r5, r4
 8011fa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011fa8:	43db      	mvns	r3, r3
 8011faa:	9304      	str	r3, [sp, #16]
 8011fac:	4656      	mov	r6, sl
 8011fae:	2700      	movs	r7, #0
 8011fb0:	4621      	mov	r1, r4
 8011fb2:	4658      	mov	r0, fp
 8011fb4:	f000 fbb4 	bl	8012720 <_Bfree>
 8011fb8:	2d00      	cmp	r5, #0
 8011fba:	d0dc      	beq.n	8011f76 <_dtoa_r+0x65e>
 8011fbc:	b12f      	cbz	r7, 8011fca <_dtoa_r+0x6b2>
 8011fbe:	42af      	cmp	r7, r5
 8011fc0:	d003      	beq.n	8011fca <_dtoa_r+0x6b2>
 8011fc2:	4639      	mov	r1, r7
 8011fc4:	4658      	mov	r0, fp
 8011fc6:	f000 fbab 	bl	8012720 <_Bfree>
 8011fca:	4629      	mov	r1, r5
 8011fcc:	4658      	mov	r0, fp
 8011fce:	f000 fba7 	bl	8012720 <_Bfree>
 8011fd2:	e7d0      	b.n	8011f76 <_dtoa_r+0x65e>
 8011fd4:	9704      	str	r7, [sp, #16]
 8011fd6:	4633      	mov	r3, r6
 8011fd8:	461e      	mov	r6, r3
 8011fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011fde:	2a39      	cmp	r2, #57	@ 0x39
 8011fe0:	d107      	bne.n	8011ff2 <_dtoa_r+0x6da>
 8011fe2:	459a      	cmp	sl, r3
 8011fe4:	d1f8      	bne.n	8011fd8 <_dtoa_r+0x6c0>
 8011fe6:	9a04      	ldr	r2, [sp, #16]
 8011fe8:	3201      	adds	r2, #1
 8011fea:	9204      	str	r2, [sp, #16]
 8011fec:	2230      	movs	r2, #48	@ 0x30
 8011fee:	f88a 2000 	strb.w	r2, [sl]
 8011ff2:	781a      	ldrb	r2, [r3, #0]
 8011ff4:	3201      	adds	r2, #1
 8011ff6:	701a      	strb	r2, [r3, #0]
 8011ff8:	e7bd      	b.n	8011f76 <_dtoa_r+0x65e>
 8011ffa:	4b7b      	ldr	r3, [pc, #492]	@ (80121e8 <_dtoa_r+0x8d0>)
 8011ffc:	2200      	movs	r2, #0
 8011ffe:	f7ee fafb 	bl	80005f8 <__aeabi_dmul>
 8012002:	2200      	movs	r2, #0
 8012004:	2300      	movs	r3, #0
 8012006:	4604      	mov	r4, r0
 8012008:	460d      	mov	r5, r1
 801200a:	f7ee fd5d 	bl	8000ac8 <__aeabi_dcmpeq>
 801200e:	2800      	cmp	r0, #0
 8012010:	f43f aebb 	beq.w	8011d8a <_dtoa_r+0x472>
 8012014:	e6f0      	b.n	8011df8 <_dtoa_r+0x4e0>
 8012016:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012018:	2a00      	cmp	r2, #0
 801201a:	f000 80db 	beq.w	80121d4 <_dtoa_r+0x8bc>
 801201e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012020:	2a01      	cmp	r2, #1
 8012022:	f300 80bf 	bgt.w	80121a4 <_dtoa_r+0x88c>
 8012026:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012028:	2a00      	cmp	r2, #0
 801202a:	f000 80b7 	beq.w	801219c <_dtoa_r+0x884>
 801202e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012032:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012034:	4646      	mov	r6, r8
 8012036:	9a08      	ldr	r2, [sp, #32]
 8012038:	2101      	movs	r1, #1
 801203a:	441a      	add	r2, r3
 801203c:	4658      	mov	r0, fp
 801203e:	4498      	add	r8, r3
 8012040:	9208      	str	r2, [sp, #32]
 8012042:	f000 fc21 	bl	8012888 <__i2b>
 8012046:	4605      	mov	r5, r0
 8012048:	b15e      	cbz	r6, 8012062 <_dtoa_r+0x74a>
 801204a:	9b08      	ldr	r3, [sp, #32]
 801204c:	2b00      	cmp	r3, #0
 801204e:	dd08      	ble.n	8012062 <_dtoa_r+0x74a>
 8012050:	42b3      	cmp	r3, r6
 8012052:	9a08      	ldr	r2, [sp, #32]
 8012054:	bfa8      	it	ge
 8012056:	4633      	movge	r3, r6
 8012058:	eba8 0803 	sub.w	r8, r8, r3
 801205c:	1af6      	subs	r6, r6, r3
 801205e:	1ad3      	subs	r3, r2, r3
 8012060:	9308      	str	r3, [sp, #32]
 8012062:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012064:	b1f3      	cbz	r3, 80120a4 <_dtoa_r+0x78c>
 8012066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012068:	2b00      	cmp	r3, #0
 801206a:	f000 80b7 	beq.w	80121dc <_dtoa_r+0x8c4>
 801206e:	b18c      	cbz	r4, 8012094 <_dtoa_r+0x77c>
 8012070:	4629      	mov	r1, r5
 8012072:	4622      	mov	r2, r4
 8012074:	4658      	mov	r0, fp
 8012076:	f000 fcc7 	bl	8012a08 <__pow5mult>
 801207a:	464a      	mov	r2, r9
 801207c:	4601      	mov	r1, r0
 801207e:	4605      	mov	r5, r0
 8012080:	4658      	mov	r0, fp
 8012082:	f000 fc17 	bl	80128b4 <__multiply>
 8012086:	4649      	mov	r1, r9
 8012088:	9004      	str	r0, [sp, #16]
 801208a:	4658      	mov	r0, fp
 801208c:	f000 fb48 	bl	8012720 <_Bfree>
 8012090:	9b04      	ldr	r3, [sp, #16]
 8012092:	4699      	mov	r9, r3
 8012094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012096:	1b1a      	subs	r2, r3, r4
 8012098:	d004      	beq.n	80120a4 <_dtoa_r+0x78c>
 801209a:	4649      	mov	r1, r9
 801209c:	4658      	mov	r0, fp
 801209e:	f000 fcb3 	bl	8012a08 <__pow5mult>
 80120a2:	4681      	mov	r9, r0
 80120a4:	2101      	movs	r1, #1
 80120a6:	4658      	mov	r0, fp
 80120a8:	f000 fbee 	bl	8012888 <__i2b>
 80120ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120ae:	4604      	mov	r4, r0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	f000 81cf 	beq.w	8012454 <_dtoa_r+0xb3c>
 80120b6:	461a      	mov	r2, r3
 80120b8:	4601      	mov	r1, r0
 80120ba:	4658      	mov	r0, fp
 80120bc:	f000 fca4 	bl	8012a08 <__pow5mult>
 80120c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120c2:	2b01      	cmp	r3, #1
 80120c4:	4604      	mov	r4, r0
 80120c6:	f300 8095 	bgt.w	80121f4 <_dtoa_r+0x8dc>
 80120ca:	9b02      	ldr	r3, [sp, #8]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	f040 8087 	bne.w	80121e0 <_dtoa_r+0x8c8>
 80120d2:	9b03      	ldr	r3, [sp, #12]
 80120d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80120d8:	2b00      	cmp	r3, #0
 80120da:	f040 8089 	bne.w	80121f0 <_dtoa_r+0x8d8>
 80120de:	9b03      	ldr	r3, [sp, #12]
 80120e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80120e4:	0d1b      	lsrs	r3, r3, #20
 80120e6:	051b      	lsls	r3, r3, #20
 80120e8:	b12b      	cbz	r3, 80120f6 <_dtoa_r+0x7de>
 80120ea:	9b08      	ldr	r3, [sp, #32]
 80120ec:	3301      	adds	r3, #1
 80120ee:	9308      	str	r3, [sp, #32]
 80120f0:	f108 0801 	add.w	r8, r8, #1
 80120f4:	2301      	movs	r3, #1
 80120f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80120f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	f000 81b0 	beq.w	8012460 <_dtoa_r+0xb48>
 8012100:	6923      	ldr	r3, [r4, #16]
 8012102:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012106:	6918      	ldr	r0, [r3, #16]
 8012108:	f000 fb72 	bl	80127f0 <__hi0bits>
 801210c:	f1c0 0020 	rsb	r0, r0, #32
 8012110:	9b08      	ldr	r3, [sp, #32]
 8012112:	4418      	add	r0, r3
 8012114:	f010 001f 	ands.w	r0, r0, #31
 8012118:	d077      	beq.n	801220a <_dtoa_r+0x8f2>
 801211a:	f1c0 0320 	rsb	r3, r0, #32
 801211e:	2b04      	cmp	r3, #4
 8012120:	dd6b      	ble.n	80121fa <_dtoa_r+0x8e2>
 8012122:	9b08      	ldr	r3, [sp, #32]
 8012124:	f1c0 001c 	rsb	r0, r0, #28
 8012128:	4403      	add	r3, r0
 801212a:	4480      	add	r8, r0
 801212c:	4406      	add	r6, r0
 801212e:	9308      	str	r3, [sp, #32]
 8012130:	f1b8 0f00 	cmp.w	r8, #0
 8012134:	dd05      	ble.n	8012142 <_dtoa_r+0x82a>
 8012136:	4649      	mov	r1, r9
 8012138:	4642      	mov	r2, r8
 801213a:	4658      	mov	r0, fp
 801213c:	f000 fcbe 	bl	8012abc <__lshift>
 8012140:	4681      	mov	r9, r0
 8012142:	9b08      	ldr	r3, [sp, #32]
 8012144:	2b00      	cmp	r3, #0
 8012146:	dd05      	ble.n	8012154 <_dtoa_r+0x83c>
 8012148:	4621      	mov	r1, r4
 801214a:	461a      	mov	r2, r3
 801214c:	4658      	mov	r0, fp
 801214e:	f000 fcb5 	bl	8012abc <__lshift>
 8012152:	4604      	mov	r4, r0
 8012154:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012156:	2b00      	cmp	r3, #0
 8012158:	d059      	beq.n	801220e <_dtoa_r+0x8f6>
 801215a:	4621      	mov	r1, r4
 801215c:	4648      	mov	r0, r9
 801215e:	f000 fd19 	bl	8012b94 <__mcmp>
 8012162:	2800      	cmp	r0, #0
 8012164:	da53      	bge.n	801220e <_dtoa_r+0x8f6>
 8012166:	1e7b      	subs	r3, r7, #1
 8012168:	9304      	str	r3, [sp, #16]
 801216a:	4649      	mov	r1, r9
 801216c:	2300      	movs	r3, #0
 801216e:	220a      	movs	r2, #10
 8012170:	4658      	mov	r0, fp
 8012172:	f000 faf7 	bl	8012764 <__multadd>
 8012176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012178:	4681      	mov	r9, r0
 801217a:	2b00      	cmp	r3, #0
 801217c:	f000 8172 	beq.w	8012464 <_dtoa_r+0xb4c>
 8012180:	2300      	movs	r3, #0
 8012182:	4629      	mov	r1, r5
 8012184:	220a      	movs	r2, #10
 8012186:	4658      	mov	r0, fp
 8012188:	f000 faec 	bl	8012764 <__multadd>
 801218c:	9b00      	ldr	r3, [sp, #0]
 801218e:	2b00      	cmp	r3, #0
 8012190:	4605      	mov	r5, r0
 8012192:	dc67      	bgt.n	8012264 <_dtoa_r+0x94c>
 8012194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012196:	2b02      	cmp	r3, #2
 8012198:	dc41      	bgt.n	801221e <_dtoa_r+0x906>
 801219a:	e063      	b.n	8012264 <_dtoa_r+0x94c>
 801219c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801219e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80121a2:	e746      	b.n	8012032 <_dtoa_r+0x71a>
 80121a4:	9b07      	ldr	r3, [sp, #28]
 80121a6:	1e5c      	subs	r4, r3, #1
 80121a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80121aa:	42a3      	cmp	r3, r4
 80121ac:	bfbf      	itttt	lt
 80121ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80121b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80121b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80121b4:	1ae3      	sublt	r3, r4, r3
 80121b6:	bfb4      	ite	lt
 80121b8:	18d2      	addlt	r2, r2, r3
 80121ba:	1b1c      	subge	r4, r3, r4
 80121bc:	9b07      	ldr	r3, [sp, #28]
 80121be:	bfbc      	itt	lt
 80121c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80121c2:	2400      	movlt	r4, #0
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	bfb5      	itete	lt
 80121c8:	eba8 0603 	sublt.w	r6, r8, r3
 80121cc:	9b07      	ldrge	r3, [sp, #28]
 80121ce:	2300      	movlt	r3, #0
 80121d0:	4646      	movge	r6, r8
 80121d2:	e730      	b.n	8012036 <_dtoa_r+0x71e>
 80121d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80121d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80121d8:	4646      	mov	r6, r8
 80121da:	e735      	b.n	8012048 <_dtoa_r+0x730>
 80121dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121de:	e75c      	b.n	801209a <_dtoa_r+0x782>
 80121e0:	2300      	movs	r3, #0
 80121e2:	e788      	b.n	80120f6 <_dtoa_r+0x7de>
 80121e4:	3fe00000 	.word	0x3fe00000
 80121e8:	40240000 	.word	0x40240000
 80121ec:	40140000 	.word	0x40140000
 80121f0:	9b02      	ldr	r3, [sp, #8]
 80121f2:	e780      	b.n	80120f6 <_dtoa_r+0x7de>
 80121f4:	2300      	movs	r3, #0
 80121f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80121f8:	e782      	b.n	8012100 <_dtoa_r+0x7e8>
 80121fa:	d099      	beq.n	8012130 <_dtoa_r+0x818>
 80121fc:	9a08      	ldr	r2, [sp, #32]
 80121fe:	331c      	adds	r3, #28
 8012200:	441a      	add	r2, r3
 8012202:	4498      	add	r8, r3
 8012204:	441e      	add	r6, r3
 8012206:	9208      	str	r2, [sp, #32]
 8012208:	e792      	b.n	8012130 <_dtoa_r+0x818>
 801220a:	4603      	mov	r3, r0
 801220c:	e7f6      	b.n	80121fc <_dtoa_r+0x8e4>
 801220e:	9b07      	ldr	r3, [sp, #28]
 8012210:	9704      	str	r7, [sp, #16]
 8012212:	2b00      	cmp	r3, #0
 8012214:	dc20      	bgt.n	8012258 <_dtoa_r+0x940>
 8012216:	9300      	str	r3, [sp, #0]
 8012218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801221a:	2b02      	cmp	r3, #2
 801221c:	dd1e      	ble.n	801225c <_dtoa_r+0x944>
 801221e:	9b00      	ldr	r3, [sp, #0]
 8012220:	2b00      	cmp	r3, #0
 8012222:	f47f aec0 	bne.w	8011fa6 <_dtoa_r+0x68e>
 8012226:	4621      	mov	r1, r4
 8012228:	2205      	movs	r2, #5
 801222a:	4658      	mov	r0, fp
 801222c:	f000 fa9a 	bl	8012764 <__multadd>
 8012230:	4601      	mov	r1, r0
 8012232:	4604      	mov	r4, r0
 8012234:	4648      	mov	r0, r9
 8012236:	f000 fcad 	bl	8012b94 <__mcmp>
 801223a:	2800      	cmp	r0, #0
 801223c:	f77f aeb3 	ble.w	8011fa6 <_dtoa_r+0x68e>
 8012240:	4656      	mov	r6, sl
 8012242:	2331      	movs	r3, #49	@ 0x31
 8012244:	f806 3b01 	strb.w	r3, [r6], #1
 8012248:	9b04      	ldr	r3, [sp, #16]
 801224a:	3301      	adds	r3, #1
 801224c:	9304      	str	r3, [sp, #16]
 801224e:	e6ae      	b.n	8011fae <_dtoa_r+0x696>
 8012250:	9c07      	ldr	r4, [sp, #28]
 8012252:	9704      	str	r7, [sp, #16]
 8012254:	4625      	mov	r5, r4
 8012256:	e7f3      	b.n	8012240 <_dtoa_r+0x928>
 8012258:	9b07      	ldr	r3, [sp, #28]
 801225a:	9300      	str	r3, [sp, #0]
 801225c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801225e:	2b00      	cmp	r3, #0
 8012260:	f000 8104 	beq.w	801246c <_dtoa_r+0xb54>
 8012264:	2e00      	cmp	r6, #0
 8012266:	dd05      	ble.n	8012274 <_dtoa_r+0x95c>
 8012268:	4629      	mov	r1, r5
 801226a:	4632      	mov	r2, r6
 801226c:	4658      	mov	r0, fp
 801226e:	f000 fc25 	bl	8012abc <__lshift>
 8012272:	4605      	mov	r5, r0
 8012274:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012276:	2b00      	cmp	r3, #0
 8012278:	d05a      	beq.n	8012330 <_dtoa_r+0xa18>
 801227a:	6869      	ldr	r1, [r5, #4]
 801227c:	4658      	mov	r0, fp
 801227e:	f000 fa0f 	bl	80126a0 <_Balloc>
 8012282:	4606      	mov	r6, r0
 8012284:	b928      	cbnz	r0, 8012292 <_dtoa_r+0x97a>
 8012286:	4b84      	ldr	r3, [pc, #528]	@ (8012498 <_dtoa_r+0xb80>)
 8012288:	4602      	mov	r2, r0
 801228a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801228e:	f7ff bb5a 	b.w	8011946 <_dtoa_r+0x2e>
 8012292:	692a      	ldr	r2, [r5, #16]
 8012294:	3202      	adds	r2, #2
 8012296:	0092      	lsls	r2, r2, #2
 8012298:	f105 010c 	add.w	r1, r5, #12
 801229c:	300c      	adds	r0, #12
 801229e:	f7ff fa84 	bl	80117aa <memcpy>
 80122a2:	2201      	movs	r2, #1
 80122a4:	4631      	mov	r1, r6
 80122a6:	4658      	mov	r0, fp
 80122a8:	f000 fc08 	bl	8012abc <__lshift>
 80122ac:	f10a 0301 	add.w	r3, sl, #1
 80122b0:	9307      	str	r3, [sp, #28]
 80122b2:	9b00      	ldr	r3, [sp, #0]
 80122b4:	4453      	add	r3, sl
 80122b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80122b8:	9b02      	ldr	r3, [sp, #8]
 80122ba:	f003 0301 	and.w	r3, r3, #1
 80122be:	462f      	mov	r7, r5
 80122c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80122c2:	4605      	mov	r5, r0
 80122c4:	9b07      	ldr	r3, [sp, #28]
 80122c6:	4621      	mov	r1, r4
 80122c8:	3b01      	subs	r3, #1
 80122ca:	4648      	mov	r0, r9
 80122cc:	9300      	str	r3, [sp, #0]
 80122ce:	f7ff fa99 	bl	8011804 <quorem>
 80122d2:	4639      	mov	r1, r7
 80122d4:	9002      	str	r0, [sp, #8]
 80122d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80122da:	4648      	mov	r0, r9
 80122dc:	f000 fc5a 	bl	8012b94 <__mcmp>
 80122e0:	462a      	mov	r2, r5
 80122e2:	9008      	str	r0, [sp, #32]
 80122e4:	4621      	mov	r1, r4
 80122e6:	4658      	mov	r0, fp
 80122e8:	f000 fc70 	bl	8012bcc <__mdiff>
 80122ec:	68c2      	ldr	r2, [r0, #12]
 80122ee:	4606      	mov	r6, r0
 80122f0:	bb02      	cbnz	r2, 8012334 <_dtoa_r+0xa1c>
 80122f2:	4601      	mov	r1, r0
 80122f4:	4648      	mov	r0, r9
 80122f6:	f000 fc4d 	bl	8012b94 <__mcmp>
 80122fa:	4602      	mov	r2, r0
 80122fc:	4631      	mov	r1, r6
 80122fe:	4658      	mov	r0, fp
 8012300:	920e      	str	r2, [sp, #56]	@ 0x38
 8012302:	f000 fa0d 	bl	8012720 <_Bfree>
 8012306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012308:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801230a:	9e07      	ldr	r6, [sp, #28]
 801230c:	ea43 0102 	orr.w	r1, r3, r2
 8012310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012312:	4319      	orrs	r1, r3
 8012314:	d110      	bne.n	8012338 <_dtoa_r+0xa20>
 8012316:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801231a:	d029      	beq.n	8012370 <_dtoa_r+0xa58>
 801231c:	9b08      	ldr	r3, [sp, #32]
 801231e:	2b00      	cmp	r3, #0
 8012320:	dd02      	ble.n	8012328 <_dtoa_r+0xa10>
 8012322:	9b02      	ldr	r3, [sp, #8]
 8012324:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012328:	9b00      	ldr	r3, [sp, #0]
 801232a:	f883 8000 	strb.w	r8, [r3]
 801232e:	e63f      	b.n	8011fb0 <_dtoa_r+0x698>
 8012330:	4628      	mov	r0, r5
 8012332:	e7bb      	b.n	80122ac <_dtoa_r+0x994>
 8012334:	2201      	movs	r2, #1
 8012336:	e7e1      	b.n	80122fc <_dtoa_r+0x9e4>
 8012338:	9b08      	ldr	r3, [sp, #32]
 801233a:	2b00      	cmp	r3, #0
 801233c:	db04      	blt.n	8012348 <_dtoa_r+0xa30>
 801233e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012340:	430b      	orrs	r3, r1
 8012342:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012344:	430b      	orrs	r3, r1
 8012346:	d120      	bne.n	801238a <_dtoa_r+0xa72>
 8012348:	2a00      	cmp	r2, #0
 801234a:	dded      	ble.n	8012328 <_dtoa_r+0xa10>
 801234c:	4649      	mov	r1, r9
 801234e:	2201      	movs	r2, #1
 8012350:	4658      	mov	r0, fp
 8012352:	f000 fbb3 	bl	8012abc <__lshift>
 8012356:	4621      	mov	r1, r4
 8012358:	4681      	mov	r9, r0
 801235a:	f000 fc1b 	bl	8012b94 <__mcmp>
 801235e:	2800      	cmp	r0, #0
 8012360:	dc03      	bgt.n	801236a <_dtoa_r+0xa52>
 8012362:	d1e1      	bne.n	8012328 <_dtoa_r+0xa10>
 8012364:	f018 0f01 	tst.w	r8, #1
 8012368:	d0de      	beq.n	8012328 <_dtoa_r+0xa10>
 801236a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801236e:	d1d8      	bne.n	8012322 <_dtoa_r+0xa0a>
 8012370:	9a00      	ldr	r2, [sp, #0]
 8012372:	2339      	movs	r3, #57	@ 0x39
 8012374:	7013      	strb	r3, [r2, #0]
 8012376:	4633      	mov	r3, r6
 8012378:	461e      	mov	r6, r3
 801237a:	3b01      	subs	r3, #1
 801237c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012380:	2a39      	cmp	r2, #57	@ 0x39
 8012382:	d052      	beq.n	801242a <_dtoa_r+0xb12>
 8012384:	3201      	adds	r2, #1
 8012386:	701a      	strb	r2, [r3, #0]
 8012388:	e612      	b.n	8011fb0 <_dtoa_r+0x698>
 801238a:	2a00      	cmp	r2, #0
 801238c:	dd07      	ble.n	801239e <_dtoa_r+0xa86>
 801238e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012392:	d0ed      	beq.n	8012370 <_dtoa_r+0xa58>
 8012394:	9a00      	ldr	r2, [sp, #0]
 8012396:	f108 0301 	add.w	r3, r8, #1
 801239a:	7013      	strb	r3, [r2, #0]
 801239c:	e608      	b.n	8011fb0 <_dtoa_r+0x698>
 801239e:	9b07      	ldr	r3, [sp, #28]
 80123a0:	9a07      	ldr	r2, [sp, #28]
 80123a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80123a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123a8:	4293      	cmp	r3, r2
 80123aa:	d028      	beq.n	80123fe <_dtoa_r+0xae6>
 80123ac:	4649      	mov	r1, r9
 80123ae:	2300      	movs	r3, #0
 80123b0:	220a      	movs	r2, #10
 80123b2:	4658      	mov	r0, fp
 80123b4:	f000 f9d6 	bl	8012764 <__multadd>
 80123b8:	42af      	cmp	r7, r5
 80123ba:	4681      	mov	r9, r0
 80123bc:	f04f 0300 	mov.w	r3, #0
 80123c0:	f04f 020a 	mov.w	r2, #10
 80123c4:	4639      	mov	r1, r7
 80123c6:	4658      	mov	r0, fp
 80123c8:	d107      	bne.n	80123da <_dtoa_r+0xac2>
 80123ca:	f000 f9cb 	bl	8012764 <__multadd>
 80123ce:	4607      	mov	r7, r0
 80123d0:	4605      	mov	r5, r0
 80123d2:	9b07      	ldr	r3, [sp, #28]
 80123d4:	3301      	adds	r3, #1
 80123d6:	9307      	str	r3, [sp, #28]
 80123d8:	e774      	b.n	80122c4 <_dtoa_r+0x9ac>
 80123da:	f000 f9c3 	bl	8012764 <__multadd>
 80123de:	4629      	mov	r1, r5
 80123e0:	4607      	mov	r7, r0
 80123e2:	2300      	movs	r3, #0
 80123e4:	220a      	movs	r2, #10
 80123e6:	4658      	mov	r0, fp
 80123e8:	f000 f9bc 	bl	8012764 <__multadd>
 80123ec:	4605      	mov	r5, r0
 80123ee:	e7f0      	b.n	80123d2 <_dtoa_r+0xaba>
 80123f0:	9b00      	ldr	r3, [sp, #0]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	bfcc      	ite	gt
 80123f6:	461e      	movgt	r6, r3
 80123f8:	2601      	movle	r6, #1
 80123fa:	4456      	add	r6, sl
 80123fc:	2700      	movs	r7, #0
 80123fe:	4649      	mov	r1, r9
 8012400:	2201      	movs	r2, #1
 8012402:	4658      	mov	r0, fp
 8012404:	f000 fb5a 	bl	8012abc <__lshift>
 8012408:	4621      	mov	r1, r4
 801240a:	4681      	mov	r9, r0
 801240c:	f000 fbc2 	bl	8012b94 <__mcmp>
 8012410:	2800      	cmp	r0, #0
 8012412:	dcb0      	bgt.n	8012376 <_dtoa_r+0xa5e>
 8012414:	d102      	bne.n	801241c <_dtoa_r+0xb04>
 8012416:	f018 0f01 	tst.w	r8, #1
 801241a:	d1ac      	bne.n	8012376 <_dtoa_r+0xa5e>
 801241c:	4633      	mov	r3, r6
 801241e:	461e      	mov	r6, r3
 8012420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012424:	2a30      	cmp	r2, #48	@ 0x30
 8012426:	d0fa      	beq.n	801241e <_dtoa_r+0xb06>
 8012428:	e5c2      	b.n	8011fb0 <_dtoa_r+0x698>
 801242a:	459a      	cmp	sl, r3
 801242c:	d1a4      	bne.n	8012378 <_dtoa_r+0xa60>
 801242e:	9b04      	ldr	r3, [sp, #16]
 8012430:	3301      	adds	r3, #1
 8012432:	9304      	str	r3, [sp, #16]
 8012434:	2331      	movs	r3, #49	@ 0x31
 8012436:	f88a 3000 	strb.w	r3, [sl]
 801243a:	e5b9      	b.n	8011fb0 <_dtoa_r+0x698>
 801243c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801243e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801249c <_dtoa_r+0xb84>
 8012442:	b11b      	cbz	r3, 801244c <_dtoa_r+0xb34>
 8012444:	f10a 0308 	add.w	r3, sl, #8
 8012448:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801244a:	6013      	str	r3, [r2, #0]
 801244c:	4650      	mov	r0, sl
 801244e:	b019      	add	sp, #100	@ 0x64
 8012450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012456:	2b01      	cmp	r3, #1
 8012458:	f77f ae37 	ble.w	80120ca <_dtoa_r+0x7b2>
 801245c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801245e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012460:	2001      	movs	r0, #1
 8012462:	e655      	b.n	8012110 <_dtoa_r+0x7f8>
 8012464:	9b00      	ldr	r3, [sp, #0]
 8012466:	2b00      	cmp	r3, #0
 8012468:	f77f aed6 	ble.w	8012218 <_dtoa_r+0x900>
 801246c:	4656      	mov	r6, sl
 801246e:	4621      	mov	r1, r4
 8012470:	4648      	mov	r0, r9
 8012472:	f7ff f9c7 	bl	8011804 <quorem>
 8012476:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801247a:	f806 8b01 	strb.w	r8, [r6], #1
 801247e:	9b00      	ldr	r3, [sp, #0]
 8012480:	eba6 020a 	sub.w	r2, r6, sl
 8012484:	4293      	cmp	r3, r2
 8012486:	ddb3      	ble.n	80123f0 <_dtoa_r+0xad8>
 8012488:	4649      	mov	r1, r9
 801248a:	2300      	movs	r3, #0
 801248c:	220a      	movs	r2, #10
 801248e:	4658      	mov	r0, fp
 8012490:	f000 f968 	bl	8012764 <__multadd>
 8012494:	4681      	mov	r9, r0
 8012496:	e7ea      	b.n	801246e <_dtoa_r+0xb56>
 8012498:	08014a01 	.word	0x08014a01
 801249c:	08014985 	.word	0x08014985

080124a0 <_free_r>:
 80124a0:	b538      	push	{r3, r4, r5, lr}
 80124a2:	4605      	mov	r5, r0
 80124a4:	2900      	cmp	r1, #0
 80124a6:	d041      	beq.n	801252c <_free_r+0x8c>
 80124a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124ac:	1f0c      	subs	r4, r1, #4
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	bfb8      	it	lt
 80124b2:	18e4      	addlt	r4, r4, r3
 80124b4:	f000 f8e8 	bl	8012688 <__malloc_lock>
 80124b8:	4a1d      	ldr	r2, [pc, #116]	@ (8012530 <_free_r+0x90>)
 80124ba:	6813      	ldr	r3, [r2, #0]
 80124bc:	b933      	cbnz	r3, 80124cc <_free_r+0x2c>
 80124be:	6063      	str	r3, [r4, #4]
 80124c0:	6014      	str	r4, [r2, #0]
 80124c2:	4628      	mov	r0, r5
 80124c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124c8:	f000 b8e4 	b.w	8012694 <__malloc_unlock>
 80124cc:	42a3      	cmp	r3, r4
 80124ce:	d908      	bls.n	80124e2 <_free_r+0x42>
 80124d0:	6820      	ldr	r0, [r4, #0]
 80124d2:	1821      	adds	r1, r4, r0
 80124d4:	428b      	cmp	r3, r1
 80124d6:	bf01      	itttt	eq
 80124d8:	6819      	ldreq	r1, [r3, #0]
 80124da:	685b      	ldreq	r3, [r3, #4]
 80124dc:	1809      	addeq	r1, r1, r0
 80124de:	6021      	streq	r1, [r4, #0]
 80124e0:	e7ed      	b.n	80124be <_free_r+0x1e>
 80124e2:	461a      	mov	r2, r3
 80124e4:	685b      	ldr	r3, [r3, #4]
 80124e6:	b10b      	cbz	r3, 80124ec <_free_r+0x4c>
 80124e8:	42a3      	cmp	r3, r4
 80124ea:	d9fa      	bls.n	80124e2 <_free_r+0x42>
 80124ec:	6811      	ldr	r1, [r2, #0]
 80124ee:	1850      	adds	r0, r2, r1
 80124f0:	42a0      	cmp	r0, r4
 80124f2:	d10b      	bne.n	801250c <_free_r+0x6c>
 80124f4:	6820      	ldr	r0, [r4, #0]
 80124f6:	4401      	add	r1, r0
 80124f8:	1850      	adds	r0, r2, r1
 80124fa:	4283      	cmp	r3, r0
 80124fc:	6011      	str	r1, [r2, #0]
 80124fe:	d1e0      	bne.n	80124c2 <_free_r+0x22>
 8012500:	6818      	ldr	r0, [r3, #0]
 8012502:	685b      	ldr	r3, [r3, #4]
 8012504:	6053      	str	r3, [r2, #4]
 8012506:	4408      	add	r0, r1
 8012508:	6010      	str	r0, [r2, #0]
 801250a:	e7da      	b.n	80124c2 <_free_r+0x22>
 801250c:	d902      	bls.n	8012514 <_free_r+0x74>
 801250e:	230c      	movs	r3, #12
 8012510:	602b      	str	r3, [r5, #0]
 8012512:	e7d6      	b.n	80124c2 <_free_r+0x22>
 8012514:	6820      	ldr	r0, [r4, #0]
 8012516:	1821      	adds	r1, r4, r0
 8012518:	428b      	cmp	r3, r1
 801251a:	bf04      	itt	eq
 801251c:	6819      	ldreq	r1, [r3, #0]
 801251e:	685b      	ldreq	r3, [r3, #4]
 8012520:	6063      	str	r3, [r4, #4]
 8012522:	bf04      	itt	eq
 8012524:	1809      	addeq	r1, r1, r0
 8012526:	6021      	streq	r1, [r4, #0]
 8012528:	6054      	str	r4, [r2, #4]
 801252a:	e7ca      	b.n	80124c2 <_free_r+0x22>
 801252c:	bd38      	pop	{r3, r4, r5, pc}
 801252e:	bf00      	nop
 8012530:	2000ccb0 	.word	0x2000ccb0

08012534 <malloc>:
 8012534:	4b02      	ldr	r3, [pc, #8]	@ (8012540 <malloc+0xc>)
 8012536:	4601      	mov	r1, r0
 8012538:	6818      	ldr	r0, [r3, #0]
 801253a:	f000 b825 	b.w	8012588 <_malloc_r>
 801253e:	bf00      	nop
 8012540:	200001b8 	.word	0x200001b8

08012544 <sbrk_aligned>:
 8012544:	b570      	push	{r4, r5, r6, lr}
 8012546:	4e0f      	ldr	r6, [pc, #60]	@ (8012584 <sbrk_aligned+0x40>)
 8012548:	460c      	mov	r4, r1
 801254a:	6831      	ldr	r1, [r6, #0]
 801254c:	4605      	mov	r5, r0
 801254e:	b911      	cbnz	r1, 8012556 <sbrk_aligned+0x12>
 8012550:	f000 feec 	bl	801332c <_sbrk_r>
 8012554:	6030      	str	r0, [r6, #0]
 8012556:	4621      	mov	r1, r4
 8012558:	4628      	mov	r0, r5
 801255a:	f000 fee7 	bl	801332c <_sbrk_r>
 801255e:	1c43      	adds	r3, r0, #1
 8012560:	d103      	bne.n	801256a <sbrk_aligned+0x26>
 8012562:	f04f 34ff 	mov.w	r4, #4294967295
 8012566:	4620      	mov	r0, r4
 8012568:	bd70      	pop	{r4, r5, r6, pc}
 801256a:	1cc4      	adds	r4, r0, #3
 801256c:	f024 0403 	bic.w	r4, r4, #3
 8012570:	42a0      	cmp	r0, r4
 8012572:	d0f8      	beq.n	8012566 <sbrk_aligned+0x22>
 8012574:	1a21      	subs	r1, r4, r0
 8012576:	4628      	mov	r0, r5
 8012578:	f000 fed8 	bl	801332c <_sbrk_r>
 801257c:	3001      	adds	r0, #1
 801257e:	d1f2      	bne.n	8012566 <sbrk_aligned+0x22>
 8012580:	e7ef      	b.n	8012562 <sbrk_aligned+0x1e>
 8012582:	bf00      	nop
 8012584:	2000ccac 	.word	0x2000ccac

08012588 <_malloc_r>:
 8012588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801258c:	1ccd      	adds	r5, r1, #3
 801258e:	f025 0503 	bic.w	r5, r5, #3
 8012592:	3508      	adds	r5, #8
 8012594:	2d0c      	cmp	r5, #12
 8012596:	bf38      	it	cc
 8012598:	250c      	movcc	r5, #12
 801259a:	2d00      	cmp	r5, #0
 801259c:	4606      	mov	r6, r0
 801259e:	db01      	blt.n	80125a4 <_malloc_r+0x1c>
 80125a0:	42a9      	cmp	r1, r5
 80125a2:	d904      	bls.n	80125ae <_malloc_r+0x26>
 80125a4:	230c      	movs	r3, #12
 80125a6:	6033      	str	r3, [r6, #0]
 80125a8:	2000      	movs	r0, #0
 80125aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012684 <_malloc_r+0xfc>
 80125b2:	f000 f869 	bl	8012688 <__malloc_lock>
 80125b6:	f8d8 3000 	ldr.w	r3, [r8]
 80125ba:	461c      	mov	r4, r3
 80125bc:	bb44      	cbnz	r4, 8012610 <_malloc_r+0x88>
 80125be:	4629      	mov	r1, r5
 80125c0:	4630      	mov	r0, r6
 80125c2:	f7ff ffbf 	bl	8012544 <sbrk_aligned>
 80125c6:	1c43      	adds	r3, r0, #1
 80125c8:	4604      	mov	r4, r0
 80125ca:	d158      	bne.n	801267e <_malloc_r+0xf6>
 80125cc:	f8d8 4000 	ldr.w	r4, [r8]
 80125d0:	4627      	mov	r7, r4
 80125d2:	2f00      	cmp	r7, #0
 80125d4:	d143      	bne.n	801265e <_malloc_r+0xd6>
 80125d6:	2c00      	cmp	r4, #0
 80125d8:	d04b      	beq.n	8012672 <_malloc_r+0xea>
 80125da:	6823      	ldr	r3, [r4, #0]
 80125dc:	4639      	mov	r1, r7
 80125de:	4630      	mov	r0, r6
 80125e0:	eb04 0903 	add.w	r9, r4, r3
 80125e4:	f000 fea2 	bl	801332c <_sbrk_r>
 80125e8:	4581      	cmp	r9, r0
 80125ea:	d142      	bne.n	8012672 <_malloc_r+0xea>
 80125ec:	6821      	ldr	r1, [r4, #0]
 80125ee:	1a6d      	subs	r5, r5, r1
 80125f0:	4629      	mov	r1, r5
 80125f2:	4630      	mov	r0, r6
 80125f4:	f7ff ffa6 	bl	8012544 <sbrk_aligned>
 80125f8:	3001      	adds	r0, #1
 80125fa:	d03a      	beq.n	8012672 <_malloc_r+0xea>
 80125fc:	6823      	ldr	r3, [r4, #0]
 80125fe:	442b      	add	r3, r5
 8012600:	6023      	str	r3, [r4, #0]
 8012602:	f8d8 3000 	ldr.w	r3, [r8]
 8012606:	685a      	ldr	r2, [r3, #4]
 8012608:	bb62      	cbnz	r2, 8012664 <_malloc_r+0xdc>
 801260a:	f8c8 7000 	str.w	r7, [r8]
 801260e:	e00f      	b.n	8012630 <_malloc_r+0xa8>
 8012610:	6822      	ldr	r2, [r4, #0]
 8012612:	1b52      	subs	r2, r2, r5
 8012614:	d420      	bmi.n	8012658 <_malloc_r+0xd0>
 8012616:	2a0b      	cmp	r2, #11
 8012618:	d917      	bls.n	801264a <_malloc_r+0xc2>
 801261a:	1961      	adds	r1, r4, r5
 801261c:	42a3      	cmp	r3, r4
 801261e:	6025      	str	r5, [r4, #0]
 8012620:	bf18      	it	ne
 8012622:	6059      	strne	r1, [r3, #4]
 8012624:	6863      	ldr	r3, [r4, #4]
 8012626:	bf08      	it	eq
 8012628:	f8c8 1000 	streq.w	r1, [r8]
 801262c:	5162      	str	r2, [r4, r5]
 801262e:	604b      	str	r3, [r1, #4]
 8012630:	4630      	mov	r0, r6
 8012632:	f000 f82f 	bl	8012694 <__malloc_unlock>
 8012636:	f104 000b 	add.w	r0, r4, #11
 801263a:	1d23      	adds	r3, r4, #4
 801263c:	f020 0007 	bic.w	r0, r0, #7
 8012640:	1ac2      	subs	r2, r0, r3
 8012642:	bf1c      	itt	ne
 8012644:	1a1b      	subne	r3, r3, r0
 8012646:	50a3      	strne	r3, [r4, r2]
 8012648:	e7af      	b.n	80125aa <_malloc_r+0x22>
 801264a:	6862      	ldr	r2, [r4, #4]
 801264c:	42a3      	cmp	r3, r4
 801264e:	bf0c      	ite	eq
 8012650:	f8c8 2000 	streq.w	r2, [r8]
 8012654:	605a      	strne	r2, [r3, #4]
 8012656:	e7eb      	b.n	8012630 <_malloc_r+0xa8>
 8012658:	4623      	mov	r3, r4
 801265a:	6864      	ldr	r4, [r4, #4]
 801265c:	e7ae      	b.n	80125bc <_malloc_r+0x34>
 801265e:	463c      	mov	r4, r7
 8012660:	687f      	ldr	r7, [r7, #4]
 8012662:	e7b6      	b.n	80125d2 <_malloc_r+0x4a>
 8012664:	461a      	mov	r2, r3
 8012666:	685b      	ldr	r3, [r3, #4]
 8012668:	42a3      	cmp	r3, r4
 801266a:	d1fb      	bne.n	8012664 <_malloc_r+0xdc>
 801266c:	2300      	movs	r3, #0
 801266e:	6053      	str	r3, [r2, #4]
 8012670:	e7de      	b.n	8012630 <_malloc_r+0xa8>
 8012672:	230c      	movs	r3, #12
 8012674:	6033      	str	r3, [r6, #0]
 8012676:	4630      	mov	r0, r6
 8012678:	f000 f80c 	bl	8012694 <__malloc_unlock>
 801267c:	e794      	b.n	80125a8 <_malloc_r+0x20>
 801267e:	6005      	str	r5, [r0, #0]
 8012680:	e7d6      	b.n	8012630 <_malloc_r+0xa8>
 8012682:	bf00      	nop
 8012684:	2000ccb0 	.word	0x2000ccb0

08012688 <__malloc_lock>:
 8012688:	4801      	ldr	r0, [pc, #4]	@ (8012690 <__malloc_lock+0x8>)
 801268a:	f7ff b884 	b.w	8011796 <__retarget_lock_acquire_recursive>
 801268e:	bf00      	nop
 8012690:	2000cca8 	.word	0x2000cca8

08012694 <__malloc_unlock>:
 8012694:	4801      	ldr	r0, [pc, #4]	@ (801269c <__malloc_unlock+0x8>)
 8012696:	f7ff b87f 	b.w	8011798 <__retarget_lock_release_recursive>
 801269a:	bf00      	nop
 801269c:	2000cca8 	.word	0x2000cca8

080126a0 <_Balloc>:
 80126a0:	b570      	push	{r4, r5, r6, lr}
 80126a2:	69c6      	ldr	r6, [r0, #28]
 80126a4:	4604      	mov	r4, r0
 80126a6:	460d      	mov	r5, r1
 80126a8:	b976      	cbnz	r6, 80126c8 <_Balloc+0x28>
 80126aa:	2010      	movs	r0, #16
 80126ac:	f7ff ff42 	bl	8012534 <malloc>
 80126b0:	4602      	mov	r2, r0
 80126b2:	61e0      	str	r0, [r4, #28]
 80126b4:	b920      	cbnz	r0, 80126c0 <_Balloc+0x20>
 80126b6:	4b18      	ldr	r3, [pc, #96]	@ (8012718 <_Balloc+0x78>)
 80126b8:	4818      	ldr	r0, [pc, #96]	@ (801271c <_Balloc+0x7c>)
 80126ba:	216b      	movs	r1, #107	@ 0x6b
 80126bc:	f7ff f884 	bl	80117c8 <__assert_func>
 80126c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126c4:	6006      	str	r6, [r0, #0]
 80126c6:	60c6      	str	r6, [r0, #12]
 80126c8:	69e6      	ldr	r6, [r4, #28]
 80126ca:	68f3      	ldr	r3, [r6, #12]
 80126cc:	b183      	cbz	r3, 80126f0 <_Balloc+0x50>
 80126ce:	69e3      	ldr	r3, [r4, #28]
 80126d0:	68db      	ldr	r3, [r3, #12]
 80126d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80126d6:	b9b8      	cbnz	r0, 8012708 <_Balloc+0x68>
 80126d8:	2101      	movs	r1, #1
 80126da:	fa01 f605 	lsl.w	r6, r1, r5
 80126de:	1d72      	adds	r2, r6, #5
 80126e0:	0092      	lsls	r2, r2, #2
 80126e2:	4620      	mov	r0, r4
 80126e4:	f000 fe39 	bl	801335a <_calloc_r>
 80126e8:	b160      	cbz	r0, 8012704 <_Balloc+0x64>
 80126ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80126ee:	e00e      	b.n	801270e <_Balloc+0x6e>
 80126f0:	2221      	movs	r2, #33	@ 0x21
 80126f2:	2104      	movs	r1, #4
 80126f4:	4620      	mov	r0, r4
 80126f6:	f000 fe30 	bl	801335a <_calloc_r>
 80126fa:	69e3      	ldr	r3, [r4, #28]
 80126fc:	60f0      	str	r0, [r6, #12]
 80126fe:	68db      	ldr	r3, [r3, #12]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d1e4      	bne.n	80126ce <_Balloc+0x2e>
 8012704:	2000      	movs	r0, #0
 8012706:	bd70      	pop	{r4, r5, r6, pc}
 8012708:	6802      	ldr	r2, [r0, #0]
 801270a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801270e:	2300      	movs	r3, #0
 8012710:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012714:	e7f7      	b.n	8012706 <_Balloc+0x66>
 8012716:	bf00      	nop
 8012718:	08014992 	.word	0x08014992
 801271c:	08014a12 	.word	0x08014a12

08012720 <_Bfree>:
 8012720:	b570      	push	{r4, r5, r6, lr}
 8012722:	69c6      	ldr	r6, [r0, #28]
 8012724:	4605      	mov	r5, r0
 8012726:	460c      	mov	r4, r1
 8012728:	b976      	cbnz	r6, 8012748 <_Bfree+0x28>
 801272a:	2010      	movs	r0, #16
 801272c:	f7ff ff02 	bl	8012534 <malloc>
 8012730:	4602      	mov	r2, r0
 8012732:	61e8      	str	r0, [r5, #28]
 8012734:	b920      	cbnz	r0, 8012740 <_Bfree+0x20>
 8012736:	4b09      	ldr	r3, [pc, #36]	@ (801275c <_Bfree+0x3c>)
 8012738:	4809      	ldr	r0, [pc, #36]	@ (8012760 <_Bfree+0x40>)
 801273a:	218f      	movs	r1, #143	@ 0x8f
 801273c:	f7ff f844 	bl	80117c8 <__assert_func>
 8012740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012744:	6006      	str	r6, [r0, #0]
 8012746:	60c6      	str	r6, [r0, #12]
 8012748:	b13c      	cbz	r4, 801275a <_Bfree+0x3a>
 801274a:	69eb      	ldr	r3, [r5, #28]
 801274c:	6862      	ldr	r2, [r4, #4]
 801274e:	68db      	ldr	r3, [r3, #12]
 8012750:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012754:	6021      	str	r1, [r4, #0]
 8012756:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801275a:	bd70      	pop	{r4, r5, r6, pc}
 801275c:	08014992 	.word	0x08014992
 8012760:	08014a12 	.word	0x08014a12

08012764 <__multadd>:
 8012764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012768:	690d      	ldr	r5, [r1, #16]
 801276a:	4607      	mov	r7, r0
 801276c:	460c      	mov	r4, r1
 801276e:	461e      	mov	r6, r3
 8012770:	f101 0c14 	add.w	ip, r1, #20
 8012774:	2000      	movs	r0, #0
 8012776:	f8dc 3000 	ldr.w	r3, [ip]
 801277a:	b299      	uxth	r1, r3
 801277c:	fb02 6101 	mla	r1, r2, r1, r6
 8012780:	0c1e      	lsrs	r6, r3, #16
 8012782:	0c0b      	lsrs	r3, r1, #16
 8012784:	fb02 3306 	mla	r3, r2, r6, r3
 8012788:	b289      	uxth	r1, r1
 801278a:	3001      	adds	r0, #1
 801278c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012790:	4285      	cmp	r5, r0
 8012792:	f84c 1b04 	str.w	r1, [ip], #4
 8012796:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801279a:	dcec      	bgt.n	8012776 <__multadd+0x12>
 801279c:	b30e      	cbz	r6, 80127e2 <__multadd+0x7e>
 801279e:	68a3      	ldr	r3, [r4, #8]
 80127a0:	42ab      	cmp	r3, r5
 80127a2:	dc19      	bgt.n	80127d8 <__multadd+0x74>
 80127a4:	6861      	ldr	r1, [r4, #4]
 80127a6:	4638      	mov	r0, r7
 80127a8:	3101      	adds	r1, #1
 80127aa:	f7ff ff79 	bl	80126a0 <_Balloc>
 80127ae:	4680      	mov	r8, r0
 80127b0:	b928      	cbnz	r0, 80127be <__multadd+0x5a>
 80127b2:	4602      	mov	r2, r0
 80127b4:	4b0c      	ldr	r3, [pc, #48]	@ (80127e8 <__multadd+0x84>)
 80127b6:	480d      	ldr	r0, [pc, #52]	@ (80127ec <__multadd+0x88>)
 80127b8:	21ba      	movs	r1, #186	@ 0xba
 80127ba:	f7ff f805 	bl	80117c8 <__assert_func>
 80127be:	6922      	ldr	r2, [r4, #16]
 80127c0:	3202      	adds	r2, #2
 80127c2:	f104 010c 	add.w	r1, r4, #12
 80127c6:	0092      	lsls	r2, r2, #2
 80127c8:	300c      	adds	r0, #12
 80127ca:	f7fe ffee 	bl	80117aa <memcpy>
 80127ce:	4621      	mov	r1, r4
 80127d0:	4638      	mov	r0, r7
 80127d2:	f7ff ffa5 	bl	8012720 <_Bfree>
 80127d6:	4644      	mov	r4, r8
 80127d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80127dc:	3501      	adds	r5, #1
 80127de:	615e      	str	r6, [r3, #20]
 80127e0:	6125      	str	r5, [r4, #16]
 80127e2:	4620      	mov	r0, r4
 80127e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127e8:	08014a01 	.word	0x08014a01
 80127ec:	08014a12 	.word	0x08014a12

080127f0 <__hi0bits>:
 80127f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80127f4:	4603      	mov	r3, r0
 80127f6:	bf36      	itet	cc
 80127f8:	0403      	lslcc	r3, r0, #16
 80127fa:	2000      	movcs	r0, #0
 80127fc:	2010      	movcc	r0, #16
 80127fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012802:	bf3c      	itt	cc
 8012804:	021b      	lslcc	r3, r3, #8
 8012806:	3008      	addcc	r0, #8
 8012808:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801280c:	bf3c      	itt	cc
 801280e:	011b      	lslcc	r3, r3, #4
 8012810:	3004      	addcc	r0, #4
 8012812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012816:	bf3c      	itt	cc
 8012818:	009b      	lslcc	r3, r3, #2
 801281a:	3002      	addcc	r0, #2
 801281c:	2b00      	cmp	r3, #0
 801281e:	db05      	blt.n	801282c <__hi0bits+0x3c>
 8012820:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012824:	f100 0001 	add.w	r0, r0, #1
 8012828:	bf08      	it	eq
 801282a:	2020      	moveq	r0, #32
 801282c:	4770      	bx	lr

0801282e <__lo0bits>:
 801282e:	6803      	ldr	r3, [r0, #0]
 8012830:	4602      	mov	r2, r0
 8012832:	f013 0007 	ands.w	r0, r3, #7
 8012836:	d00b      	beq.n	8012850 <__lo0bits+0x22>
 8012838:	07d9      	lsls	r1, r3, #31
 801283a:	d421      	bmi.n	8012880 <__lo0bits+0x52>
 801283c:	0798      	lsls	r0, r3, #30
 801283e:	bf49      	itett	mi
 8012840:	085b      	lsrmi	r3, r3, #1
 8012842:	089b      	lsrpl	r3, r3, #2
 8012844:	2001      	movmi	r0, #1
 8012846:	6013      	strmi	r3, [r2, #0]
 8012848:	bf5c      	itt	pl
 801284a:	6013      	strpl	r3, [r2, #0]
 801284c:	2002      	movpl	r0, #2
 801284e:	4770      	bx	lr
 8012850:	b299      	uxth	r1, r3
 8012852:	b909      	cbnz	r1, 8012858 <__lo0bits+0x2a>
 8012854:	0c1b      	lsrs	r3, r3, #16
 8012856:	2010      	movs	r0, #16
 8012858:	b2d9      	uxtb	r1, r3
 801285a:	b909      	cbnz	r1, 8012860 <__lo0bits+0x32>
 801285c:	3008      	adds	r0, #8
 801285e:	0a1b      	lsrs	r3, r3, #8
 8012860:	0719      	lsls	r1, r3, #28
 8012862:	bf04      	itt	eq
 8012864:	091b      	lsreq	r3, r3, #4
 8012866:	3004      	addeq	r0, #4
 8012868:	0799      	lsls	r1, r3, #30
 801286a:	bf04      	itt	eq
 801286c:	089b      	lsreq	r3, r3, #2
 801286e:	3002      	addeq	r0, #2
 8012870:	07d9      	lsls	r1, r3, #31
 8012872:	d403      	bmi.n	801287c <__lo0bits+0x4e>
 8012874:	085b      	lsrs	r3, r3, #1
 8012876:	f100 0001 	add.w	r0, r0, #1
 801287a:	d003      	beq.n	8012884 <__lo0bits+0x56>
 801287c:	6013      	str	r3, [r2, #0]
 801287e:	4770      	bx	lr
 8012880:	2000      	movs	r0, #0
 8012882:	4770      	bx	lr
 8012884:	2020      	movs	r0, #32
 8012886:	4770      	bx	lr

08012888 <__i2b>:
 8012888:	b510      	push	{r4, lr}
 801288a:	460c      	mov	r4, r1
 801288c:	2101      	movs	r1, #1
 801288e:	f7ff ff07 	bl	80126a0 <_Balloc>
 8012892:	4602      	mov	r2, r0
 8012894:	b928      	cbnz	r0, 80128a2 <__i2b+0x1a>
 8012896:	4b05      	ldr	r3, [pc, #20]	@ (80128ac <__i2b+0x24>)
 8012898:	4805      	ldr	r0, [pc, #20]	@ (80128b0 <__i2b+0x28>)
 801289a:	f240 1145 	movw	r1, #325	@ 0x145
 801289e:	f7fe ff93 	bl	80117c8 <__assert_func>
 80128a2:	2301      	movs	r3, #1
 80128a4:	6144      	str	r4, [r0, #20]
 80128a6:	6103      	str	r3, [r0, #16]
 80128a8:	bd10      	pop	{r4, pc}
 80128aa:	bf00      	nop
 80128ac:	08014a01 	.word	0x08014a01
 80128b0:	08014a12 	.word	0x08014a12

080128b4 <__multiply>:
 80128b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128b8:	4614      	mov	r4, r2
 80128ba:	690a      	ldr	r2, [r1, #16]
 80128bc:	6923      	ldr	r3, [r4, #16]
 80128be:	429a      	cmp	r2, r3
 80128c0:	bfa8      	it	ge
 80128c2:	4623      	movge	r3, r4
 80128c4:	460f      	mov	r7, r1
 80128c6:	bfa4      	itt	ge
 80128c8:	460c      	movge	r4, r1
 80128ca:	461f      	movge	r7, r3
 80128cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80128d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80128d4:	68a3      	ldr	r3, [r4, #8]
 80128d6:	6861      	ldr	r1, [r4, #4]
 80128d8:	eb0a 0609 	add.w	r6, sl, r9
 80128dc:	42b3      	cmp	r3, r6
 80128de:	b085      	sub	sp, #20
 80128e0:	bfb8      	it	lt
 80128e2:	3101      	addlt	r1, #1
 80128e4:	f7ff fedc 	bl	80126a0 <_Balloc>
 80128e8:	b930      	cbnz	r0, 80128f8 <__multiply+0x44>
 80128ea:	4602      	mov	r2, r0
 80128ec:	4b44      	ldr	r3, [pc, #272]	@ (8012a00 <__multiply+0x14c>)
 80128ee:	4845      	ldr	r0, [pc, #276]	@ (8012a04 <__multiply+0x150>)
 80128f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80128f4:	f7fe ff68 	bl	80117c8 <__assert_func>
 80128f8:	f100 0514 	add.w	r5, r0, #20
 80128fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012900:	462b      	mov	r3, r5
 8012902:	2200      	movs	r2, #0
 8012904:	4543      	cmp	r3, r8
 8012906:	d321      	bcc.n	801294c <__multiply+0x98>
 8012908:	f107 0114 	add.w	r1, r7, #20
 801290c:	f104 0214 	add.w	r2, r4, #20
 8012910:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012914:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8012918:	9302      	str	r3, [sp, #8]
 801291a:	1b13      	subs	r3, r2, r4
 801291c:	3b15      	subs	r3, #21
 801291e:	f023 0303 	bic.w	r3, r3, #3
 8012922:	3304      	adds	r3, #4
 8012924:	f104 0715 	add.w	r7, r4, #21
 8012928:	42ba      	cmp	r2, r7
 801292a:	bf38      	it	cc
 801292c:	2304      	movcc	r3, #4
 801292e:	9301      	str	r3, [sp, #4]
 8012930:	9b02      	ldr	r3, [sp, #8]
 8012932:	9103      	str	r1, [sp, #12]
 8012934:	428b      	cmp	r3, r1
 8012936:	d80c      	bhi.n	8012952 <__multiply+0x9e>
 8012938:	2e00      	cmp	r6, #0
 801293a:	dd03      	ble.n	8012944 <__multiply+0x90>
 801293c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012940:	2b00      	cmp	r3, #0
 8012942:	d05b      	beq.n	80129fc <__multiply+0x148>
 8012944:	6106      	str	r6, [r0, #16]
 8012946:	b005      	add	sp, #20
 8012948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801294c:	f843 2b04 	str.w	r2, [r3], #4
 8012950:	e7d8      	b.n	8012904 <__multiply+0x50>
 8012952:	f8b1 a000 	ldrh.w	sl, [r1]
 8012956:	f1ba 0f00 	cmp.w	sl, #0
 801295a:	d024      	beq.n	80129a6 <__multiply+0xf2>
 801295c:	f104 0e14 	add.w	lr, r4, #20
 8012960:	46a9      	mov	r9, r5
 8012962:	f04f 0c00 	mov.w	ip, #0
 8012966:	f85e 7b04 	ldr.w	r7, [lr], #4
 801296a:	f8d9 3000 	ldr.w	r3, [r9]
 801296e:	fa1f fb87 	uxth.w	fp, r7
 8012972:	b29b      	uxth	r3, r3
 8012974:	fb0a 330b 	mla	r3, sl, fp, r3
 8012978:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801297c:	f8d9 7000 	ldr.w	r7, [r9]
 8012980:	4463      	add	r3, ip
 8012982:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8012986:	fb0a c70b 	mla	r7, sl, fp, ip
 801298a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801298e:	b29b      	uxth	r3, r3
 8012990:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8012994:	4572      	cmp	r2, lr
 8012996:	f849 3b04 	str.w	r3, [r9], #4
 801299a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801299e:	d8e2      	bhi.n	8012966 <__multiply+0xb2>
 80129a0:	9b01      	ldr	r3, [sp, #4]
 80129a2:	f845 c003 	str.w	ip, [r5, r3]
 80129a6:	9b03      	ldr	r3, [sp, #12]
 80129a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80129ac:	3104      	adds	r1, #4
 80129ae:	f1b9 0f00 	cmp.w	r9, #0
 80129b2:	d021      	beq.n	80129f8 <__multiply+0x144>
 80129b4:	682b      	ldr	r3, [r5, #0]
 80129b6:	f104 0c14 	add.w	ip, r4, #20
 80129ba:	46ae      	mov	lr, r5
 80129bc:	f04f 0a00 	mov.w	sl, #0
 80129c0:	f8bc b000 	ldrh.w	fp, [ip]
 80129c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80129c8:	fb09 770b 	mla	r7, r9, fp, r7
 80129cc:	4457      	add	r7, sl
 80129ce:	b29b      	uxth	r3, r3
 80129d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80129d4:	f84e 3b04 	str.w	r3, [lr], #4
 80129d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80129dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80129e0:	f8be 3000 	ldrh.w	r3, [lr]
 80129e4:	fb09 330a 	mla	r3, r9, sl, r3
 80129e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80129ec:	4562      	cmp	r2, ip
 80129ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80129f2:	d8e5      	bhi.n	80129c0 <__multiply+0x10c>
 80129f4:	9f01      	ldr	r7, [sp, #4]
 80129f6:	51eb      	str	r3, [r5, r7]
 80129f8:	3504      	adds	r5, #4
 80129fa:	e799      	b.n	8012930 <__multiply+0x7c>
 80129fc:	3e01      	subs	r6, #1
 80129fe:	e79b      	b.n	8012938 <__multiply+0x84>
 8012a00:	08014a01 	.word	0x08014a01
 8012a04:	08014a12 	.word	0x08014a12

08012a08 <__pow5mult>:
 8012a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a0c:	4615      	mov	r5, r2
 8012a0e:	f012 0203 	ands.w	r2, r2, #3
 8012a12:	4607      	mov	r7, r0
 8012a14:	460e      	mov	r6, r1
 8012a16:	d007      	beq.n	8012a28 <__pow5mult+0x20>
 8012a18:	4c25      	ldr	r4, [pc, #148]	@ (8012ab0 <__pow5mult+0xa8>)
 8012a1a:	3a01      	subs	r2, #1
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012a22:	f7ff fe9f 	bl	8012764 <__multadd>
 8012a26:	4606      	mov	r6, r0
 8012a28:	10ad      	asrs	r5, r5, #2
 8012a2a:	d03d      	beq.n	8012aa8 <__pow5mult+0xa0>
 8012a2c:	69fc      	ldr	r4, [r7, #28]
 8012a2e:	b97c      	cbnz	r4, 8012a50 <__pow5mult+0x48>
 8012a30:	2010      	movs	r0, #16
 8012a32:	f7ff fd7f 	bl	8012534 <malloc>
 8012a36:	4602      	mov	r2, r0
 8012a38:	61f8      	str	r0, [r7, #28]
 8012a3a:	b928      	cbnz	r0, 8012a48 <__pow5mult+0x40>
 8012a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8012ab4 <__pow5mult+0xac>)
 8012a3e:	481e      	ldr	r0, [pc, #120]	@ (8012ab8 <__pow5mult+0xb0>)
 8012a40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012a44:	f7fe fec0 	bl	80117c8 <__assert_func>
 8012a48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a4c:	6004      	str	r4, [r0, #0]
 8012a4e:	60c4      	str	r4, [r0, #12]
 8012a50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012a54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012a58:	b94c      	cbnz	r4, 8012a6e <__pow5mult+0x66>
 8012a5a:	f240 2171 	movw	r1, #625	@ 0x271
 8012a5e:	4638      	mov	r0, r7
 8012a60:	f7ff ff12 	bl	8012888 <__i2b>
 8012a64:	2300      	movs	r3, #0
 8012a66:	f8c8 0008 	str.w	r0, [r8, #8]
 8012a6a:	4604      	mov	r4, r0
 8012a6c:	6003      	str	r3, [r0, #0]
 8012a6e:	f04f 0900 	mov.w	r9, #0
 8012a72:	07eb      	lsls	r3, r5, #31
 8012a74:	d50a      	bpl.n	8012a8c <__pow5mult+0x84>
 8012a76:	4631      	mov	r1, r6
 8012a78:	4622      	mov	r2, r4
 8012a7a:	4638      	mov	r0, r7
 8012a7c:	f7ff ff1a 	bl	80128b4 <__multiply>
 8012a80:	4631      	mov	r1, r6
 8012a82:	4680      	mov	r8, r0
 8012a84:	4638      	mov	r0, r7
 8012a86:	f7ff fe4b 	bl	8012720 <_Bfree>
 8012a8a:	4646      	mov	r6, r8
 8012a8c:	106d      	asrs	r5, r5, #1
 8012a8e:	d00b      	beq.n	8012aa8 <__pow5mult+0xa0>
 8012a90:	6820      	ldr	r0, [r4, #0]
 8012a92:	b938      	cbnz	r0, 8012aa4 <__pow5mult+0x9c>
 8012a94:	4622      	mov	r2, r4
 8012a96:	4621      	mov	r1, r4
 8012a98:	4638      	mov	r0, r7
 8012a9a:	f7ff ff0b 	bl	80128b4 <__multiply>
 8012a9e:	6020      	str	r0, [r4, #0]
 8012aa0:	f8c0 9000 	str.w	r9, [r0]
 8012aa4:	4604      	mov	r4, r0
 8012aa6:	e7e4      	b.n	8012a72 <__pow5mult+0x6a>
 8012aa8:	4630      	mov	r0, r6
 8012aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012aae:	bf00      	nop
 8012ab0:	08014a6c 	.word	0x08014a6c
 8012ab4:	08014992 	.word	0x08014992
 8012ab8:	08014a12 	.word	0x08014a12

08012abc <__lshift>:
 8012abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ac0:	460c      	mov	r4, r1
 8012ac2:	6849      	ldr	r1, [r1, #4]
 8012ac4:	6923      	ldr	r3, [r4, #16]
 8012ac6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012aca:	68a3      	ldr	r3, [r4, #8]
 8012acc:	4607      	mov	r7, r0
 8012ace:	4691      	mov	r9, r2
 8012ad0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012ad4:	f108 0601 	add.w	r6, r8, #1
 8012ad8:	42b3      	cmp	r3, r6
 8012ada:	db0b      	blt.n	8012af4 <__lshift+0x38>
 8012adc:	4638      	mov	r0, r7
 8012ade:	f7ff fddf 	bl	80126a0 <_Balloc>
 8012ae2:	4605      	mov	r5, r0
 8012ae4:	b948      	cbnz	r0, 8012afa <__lshift+0x3e>
 8012ae6:	4602      	mov	r2, r0
 8012ae8:	4b28      	ldr	r3, [pc, #160]	@ (8012b8c <__lshift+0xd0>)
 8012aea:	4829      	ldr	r0, [pc, #164]	@ (8012b90 <__lshift+0xd4>)
 8012aec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012af0:	f7fe fe6a 	bl	80117c8 <__assert_func>
 8012af4:	3101      	adds	r1, #1
 8012af6:	005b      	lsls	r3, r3, #1
 8012af8:	e7ee      	b.n	8012ad8 <__lshift+0x1c>
 8012afa:	2300      	movs	r3, #0
 8012afc:	f100 0114 	add.w	r1, r0, #20
 8012b00:	f100 0210 	add.w	r2, r0, #16
 8012b04:	4618      	mov	r0, r3
 8012b06:	4553      	cmp	r3, sl
 8012b08:	db33      	blt.n	8012b72 <__lshift+0xb6>
 8012b0a:	6920      	ldr	r0, [r4, #16]
 8012b0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012b10:	f104 0314 	add.w	r3, r4, #20
 8012b14:	f019 091f 	ands.w	r9, r9, #31
 8012b18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012b1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012b20:	d02b      	beq.n	8012b7a <__lshift+0xbe>
 8012b22:	f1c9 0e20 	rsb	lr, r9, #32
 8012b26:	468a      	mov	sl, r1
 8012b28:	2200      	movs	r2, #0
 8012b2a:	6818      	ldr	r0, [r3, #0]
 8012b2c:	fa00 f009 	lsl.w	r0, r0, r9
 8012b30:	4310      	orrs	r0, r2
 8012b32:	f84a 0b04 	str.w	r0, [sl], #4
 8012b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b3a:	459c      	cmp	ip, r3
 8012b3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012b40:	d8f3      	bhi.n	8012b2a <__lshift+0x6e>
 8012b42:	ebac 0304 	sub.w	r3, ip, r4
 8012b46:	3b15      	subs	r3, #21
 8012b48:	f023 0303 	bic.w	r3, r3, #3
 8012b4c:	3304      	adds	r3, #4
 8012b4e:	f104 0015 	add.w	r0, r4, #21
 8012b52:	4584      	cmp	ip, r0
 8012b54:	bf38      	it	cc
 8012b56:	2304      	movcc	r3, #4
 8012b58:	50ca      	str	r2, [r1, r3]
 8012b5a:	b10a      	cbz	r2, 8012b60 <__lshift+0xa4>
 8012b5c:	f108 0602 	add.w	r6, r8, #2
 8012b60:	3e01      	subs	r6, #1
 8012b62:	4638      	mov	r0, r7
 8012b64:	612e      	str	r6, [r5, #16]
 8012b66:	4621      	mov	r1, r4
 8012b68:	f7ff fdda 	bl	8012720 <_Bfree>
 8012b6c:	4628      	mov	r0, r5
 8012b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b72:	f842 0f04 	str.w	r0, [r2, #4]!
 8012b76:	3301      	adds	r3, #1
 8012b78:	e7c5      	b.n	8012b06 <__lshift+0x4a>
 8012b7a:	3904      	subs	r1, #4
 8012b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b80:	f841 2f04 	str.w	r2, [r1, #4]!
 8012b84:	459c      	cmp	ip, r3
 8012b86:	d8f9      	bhi.n	8012b7c <__lshift+0xc0>
 8012b88:	e7ea      	b.n	8012b60 <__lshift+0xa4>
 8012b8a:	bf00      	nop
 8012b8c:	08014a01 	.word	0x08014a01
 8012b90:	08014a12 	.word	0x08014a12

08012b94 <__mcmp>:
 8012b94:	690a      	ldr	r2, [r1, #16]
 8012b96:	4603      	mov	r3, r0
 8012b98:	6900      	ldr	r0, [r0, #16]
 8012b9a:	1a80      	subs	r0, r0, r2
 8012b9c:	b530      	push	{r4, r5, lr}
 8012b9e:	d10e      	bne.n	8012bbe <__mcmp+0x2a>
 8012ba0:	3314      	adds	r3, #20
 8012ba2:	3114      	adds	r1, #20
 8012ba4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012ba8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012bac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012bb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012bb4:	4295      	cmp	r5, r2
 8012bb6:	d003      	beq.n	8012bc0 <__mcmp+0x2c>
 8012bb8:	d205      	bcs.n	8012bc6 <__mcmp+0x32>
 8012bba:	f04f 30ff 	mov.w	r0, #4294967295
 8012bbe:	bd30      	pop	{r4, r5, pc}
 8012bc0:	42a3      	cmp	r3, r4
 8012bc2:	d3f3      	bcc.n	8012bac <__mcmp+0x18>
 8012bc4:	e7fb      	b.n	8012bbe <__mcmp+0x2a>
 8012bc6:	2001      	movs	r0, #1
 8012bc8:	e7f9      	b.n	8012bbe <__mcmp+0x2a>
	...

08012bcc <__mdiff>:
 8012bcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bd0:	4689      	mov	r9, r1
 8012bd2:	4606      	mov	r6, r0
 8012bd4:	4611      	mov	r1, r2
 8012bd6:	4648      	mov	r0, r9
 8012bd8:	4614      	mov	r4, r2
 8012bda:	f7ff ffdb 	bl	8012b94 <__mcmp>
 8012bde:	1e05      	subs	r5, r0, #0
 8012be0:	d112      	bne.n	8012c08 <__mdiff+0x3c>
 8012be2:	4629      	mov	r1, r5
 8012be4:	4630      	mov	r0, r6
 8012be6:	f7ff fd5b 	bl	80126a0 <_Balloc>
 8012bea:	4602      	mov	r2, r0
 8012bec:	b928      	cbnz	r0, 8012bfa <__mdiff+0x2e>
 8012bee:	4b3f      	ldr	r3, [pc, #252]	@ (8012cec <__mdiff+0x120>)
 8012bf0:	f240 2137 	movw	r1, #567	@ 0x237
 8012bf4:	483e      	ldr	r0, [pc, #248]	@ (8012cf0 <__mdiff+0x124>)
 8012bf6:	f7fe fde7 	bl	80117c8 <__assert_func>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012c00:	4610      	mov	r0, r2
 8012c02:	b003      	add	sp, #12
 8012c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c08:	bfbc      	itt	lt
 8012c0a:	464b      	movlt	r3, r9
 8012c0c:	46a1      	movlt	r9, r4
 8012c0e:	4630      	mov	r0, r6
 8012c10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012c14:	bfba      	itte	lt
 8012c16:	461c      	movlt	r4, r3
 8012c18:	2501      	movlt	r5, #1
 8012c1a:	2500      	movge	r5, #0
 8012c1c:	f7ff fd40 	bl	80126a0 <_Balloc>
 8012c20:	4602      	mov	r2, r0
 8012c22:	b918      	cbnz	r0, 8012c2c <__mdiff+0x60>
 8012c24:	4b31      	ldr	r3, [pc, #196]	@ (8012cec <__mdiff+0x120>)
 8012c26:	f240 2145 	movw	r1, #581	@ 0x245
 8012c2a:	e7e3      	b.n	8012bf4 <__mdiff+0x28>
 8012c2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012c30:	6926      	ldr	r6, [r4, #16]
 8012c32:	60c5      	str	r5, [r0, #12]
 8012c34:	f109 0310 	add.w	r3, r9, #16
 8012c38:	f109 0514 	add.w	r5, r9, #20
 8012c3c:	f104 0e14 	add.w	lr, r4, #20
 8012c40:	f100 0b14 	add.w	fp, r0, #20
 8012c44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012c48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012c4c:	9301      	str	r3, [sp, #4]
 8012c4e:	46d9      	mov	r9, fp
 8012c50:	f04f 0c00 	mov.w	ip, #0
 8012c54:	9b01      	ldr	r3, [sp, #4]
 8012c56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012c5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012c5e:	9301      	str	r3, [sp, #4]
 8012c60:	fa1f f38a 	uxth.w	r3, sl
 8012c64:	4619      	mov	r1, r3
 8012c66:	b283      	uxth	r3, r0
 8012c68:	1acb      	subs	r3, r1, r3
 8012c6a:	0c00      	lsrs	r0, r0, #16
 8012c6c:	4463      	add	r3, ip
 8012c6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012c72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012c76:	b29b      	uxth	r3, r3
 8012c78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012c7c:	4576      	cmp	r6, lr
 8012c7e:	f849 3b04 	str.w	r3, [r9], #4
 8012c82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012c86:	d8e5      	bhi.n	8012c54 <__mdiff+0x88>
 8012c88:	1b33      	subs	r3, r6, r4
 8012c8a:	3b15      	subs	r3, #21
 8012c8c:	f023 0303 	bic.w	r3, r3, #3
 8012c90:	3415      	adds	r4, #21
 8012c92:	3304      	adds	r3, #4
 8012c94:	42a6      	cmp	r6, r4
 8012c96:	bf38      	it	cc
 8012c98:	2304      	movcc	r3, #4
 8012c9a:	441d      	add	r5, r3
 8012c9c:	445b      	add	r3, fp
 8012c9e:	461e      	mov	r6, r3
 8012ca0:	462c      	mov	r4, r5
 8012ca2:	4544      	cmp	r4, r8
 8012ca4:	d30e      	bcc.n	8012cc4 <__mdiff+0xf8>
 8012ca6:	f108 0103 	add.w	r1, r8, #3
 8012caa:	1b49      	subs	r1, r1, r5
 8012cac:	f021 0103 	bic.w	r1, r1, #3
 8012cb0:	3d03      	subs	r5, #3
 8012cb2:	45a8      	cmp	r8, r5
 8012cb4:	bf38      	it	cc
 8012cb6:	2100      	movcc	r1, #0
 8012cb8:	440b      	add	r3, r1
 8012cba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012cbe:	b191      	cbz	r1, 8012ce6 <__mdiff+0x11a>
 8012cc0:	6117      	str	r7, [r2, #16]
 8012cc2:	e79d      	b.n	8012c00 <__mdiff+0x34>
 8012cc4:	f854 1b04 	ldr.w	r1, [r4], #4
 8012cc8:	46e6      	mov	lr, ip
 8012cca:	0c08      	lsrs	r0, r1, #16
 8012ccc:	fa1c fc81 	uxtah	ip, ip, r1
 8012cd0:	4471      	add	r1, lr
 8012cd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012cd6:	b289      	uxth	r1, r1
 8012cd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012cdc:	f846 1b04 	str.w	r1, [r6], #4
 8012ce0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012ce4:	e7dd      	b.n	8012ca2 <__mdiff+0xd6>
 8012ce6:	3f01      	subs	r7, #1
 8012ce8:	e7e7      	b.n	8012cba <__mdiff+0xee>
 8012cea:	bf00      	nop
 8012cec:	08014a01 	.word	0x08014a01
 8012cf0:	08014a12 	.word	0x08014a12

08012cf4 <__d2b>:
 8012cf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012cf8:	460f      	mov	r7, r1
 8012cfa:	2101      	movs	r1, #1
 8012cfc:	ec59 8b10 	vmov	r8, r9, d0
 8012d00:	4616      	mov	r6, r2
 8012d02:	f7ff fccd 	bl	80126a0 <_Balloc>
 8012d06:	4604      	mov	r4, r0
 8012d08:	b930      	cbnz	r0, 8012d18 <__d2b+0x24>
 8012d0a:	4602      	mov	r2, r0
 8012d0c:	4b23      	ldr	r3, [pc, #140]	@ (8012d9c <__d2b+0xa8>)
 8012d0e:	4824      	ldr	r0, [pc, #144]	@ (8012da0 <__d2b+0xac>)
 8012d10:	f240 310f 	movw	r1, #783	@ 0x30f
 8012d14:	f7fe fd58 	bl	80117c8 <__assert_func>
 8012d18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012d1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012d20:	b10d      	cbz	r5, 8012d26 <__d2b+0x32>
 8012d22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012d26:	9301      	str	r3, [sp, #4]
 8012d28:	f1b8 0300 	subs.w	r3, r8, #0
 8012d2c:	d023      	beq.n	8012d76 <__d2b+0x82>
 8012d2e:	4668      	mov	r0, sp
 8012d30:	9300      	str	r3, [sp, #0]
 8012d32:	f7ff fd7c 	bl	801282e <__lo0bits>
 8012d36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012d3a:	b1d0      	cbz	r0, 8012d72 <__d2b+0x7e>
 8012d3c:	f1c0 0320 	rsb	r3, r0, #32
 8012d40:	fa02 f303 	lsl.w	r3, r2, r3
 8012d44:	430b      	orrs	r3, r1
 8012d46:	40c2      	lsrs	r2, r0
 8012d48:	6163      	str	r3, [r4, #20]
 8012d4a:	9201      	str	r2, [sp, #4]
 8012d4c:	9b01      	ldr	r3, [sp, #4]
 8012d4e:	61a3      	str	r3, [r4, #24]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	bf0c      	ite	eq
 8012d54:	2201      	moveq	r2, #1
 8012d56:	2202      	movne	r2, #2
 8012d58:	6122      	str	r2, [r4, #16]
 8012d5a:	b1a5      	cbz	r5, 8012d86 <__d2b+0x92>
 8012d5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012d60:	4405      	add	r5, r0
 8012d62:	603d      	str	r5, [r7, #0]
 8012d64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012d68:	6030      	str	r0, [r6, #0]
 8012d6a:	4620      	mov	r0, r4
 8012d6c:	b003      	add	sp, #12
 8012d6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d72:	6161      	str	r1, [r4, #20]
 8012d74:	e7ea      	b.n	8012d4c <__d2b+0x58>
 8012d76:	a801      	add	r0, sp, #4
 8012d78:	f7ff fd59 	bl	801282e <__lo0bits>
 8012d7c:	9b01      	ldr	r3, [sp, #4]
 8012d7e:	6163      	str	r3, [r4, #20]
 8012d80:	3020      	adds	r0, #32
 8012d82:	2201      	movs	r2, #1
 8012d84:	e7e8      	b.n	8012d58 <__d2b+0x64>
 8012d86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012d8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012d8e:	6038      	str	r0, [r7, #0]
 8012d90:	6918      	ldr	r0, [r3, #16]
 8012d92:	f7ff fd2d 	bl	80127f0 <__hi0bits>
 8012d96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012d9a:	e7e5      	b.n	8012d68 <__d2b+0x74>
 8012d9c:	08014a01 	.word	0x08014a01
 8012da0:	08014a12 	.word	0x08014a12

08012da4 <__ssputs_r>:
 8012da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012da8:	688e      	ldr	r6, [r1, #8]
 8012daa:	461f      	mov	r7, r3
 8012dac:	42be      	cmp	r6, r7
 8012dae:	680b      	ldr	r3, [r1, #0]
 8012db0:	4682      	mov	sl, r0
 8012db2:	460c      	mov	r4, r1
 8012db4:	4690      	mov	r8, r2
 8012db6:	d82d      	bhi.n	8012e14 <__ssputs_r+0x70>
 8012db8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012dbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012dc0:	d026      	beq.n	8012e10 <__ssputs_r+0x6c>
 8012dc2:	6965      	ldr	r5, [r4, #20]
 8012dc4:	6909      	ldr	r1, [r1, #16]
 8012dc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012dca:	eba3 0901 	sub.w	r9, r3, r1
 8012dce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012dd2:	1c7b      	adds	r3, r7, #1
 8012dd4:	444b      	add	r3, r9
 8012dd6:	106d      	asrs	r5, r5, #1
 8012dd8:	429d      	cmp	r5, r3
 8012dda:	bf38      	it	cc
 8012ddc:	461d      	movcc	r5, r3
 8012dde:	0553      	lsls	r3, r2, #21
 8012de0:	d527      	bpl.n	8012e32 <__ssputs_r+0x8e>
 8012de2:	4629      	mov	r1, r5
 8012de4:	f7ff fbd0 	bl	8012588 <_malloc_r>
 8012de8:	4606      	mov	r6, r0
 8012dea:	b360      	cbz	r0, 8012e46 <__ssputs_r+0xa2>
 8012dec:	6921      	ldr	r1, [r4, #16]
 8012dee:	464a      	mov	r2, r9
 8012df0:	f7fe fcdb 	bl	80117aa <memcpy>
 8012df4:	89a3      	ldrh	r3, [r4, #12]
 8012df6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012dfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012dfe:	81a3      	strh	r3, [r4, #12]
 8012e00:	6126      	str	r6, [r4, #16]
 8012e02:	6165      	str	r5, [r4, #20]
 8012e04:	444e      	add	r6, r9
 8012e06:	eba5 0509 	sub.w	r5, r5, r9
 8012e0a:	6026      	str	r6, [r4, #0]
 8012e0c:	60a5      	str	r5, [r4, #8]
 8012e0e:	463e      	mov	r6, r7
 8012e10:	42be      	cmp	r6, r7
 8012e12:	d900      	bls.n	8012e16 <__ssputs_r+0x72>
 8012e14:	463e      	mov	r6, r7
 8012e16:	6820      	ldr	r0, [r4, #0]
 8012e18:	4632      	mov	r2, r6
 8012e1a:	4641      	mov	r1, r8
 8012e1c:	f000 fa6c 	bl	80132f8 <memmove>
 8012e20:	68a3      	ldr	r3, [r4, #8]
 8012e22:	1b9b      	subs	r3, r3, r6
 8012e24:	60a3      	str	r3, [r4, #8]
 8012e26:	6823      	ldr	r3, [r4, #0]
 8012e28:	4433      	add	r3, r6
 8012e2a:	6023      	str	r3, [r4, #0]
 8012e2c:	2000      	movs	r0, #0
 8012e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e32:	462a      	mov	r2, r5
 8012e34:	f000 fab7 	bl	80133a6 <_realloc_r>
 8012e38:	4606      	mov	r6, r0
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	d1e0      	bne.n	8012e00 <__ssputs_r+0x5c>
 8012e3e:	6921      	ldr	r1, [r4, #16]
 8012e40:	4650      	mov	r0, sl
 8012e42:	f7ff fb2d 	bl	80124a0 <_free_r>
 8012e46:	230c      	movs	r3, #12
 8012e48:	f8ca 3000 	str.w	r3, [sl]
 8012e4c:	89a3      	ldrh	r3, [r4, #12]
 8012e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e52:	81a3      	strh	r3, [r4, #12]
 8012e54:	f04f 30ff 	mov.w	r0, #4294967295
 8012e58:	e7e9      	b.n	8012e2e <__ssputs_r+0x8a>
	...

08012e5c <_svfiprintf_r>:
 8012e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e60:	4698      	mov	r8, r3
 8012e62:	898b      	ldrh	r3, [r1, #12]
 8012e64:	061b      	lsls	r3, r3, #24
 8012e66:	b09d      	sub	sp, #116	@ 0x74
 8012e68:	4607      	mov	r7, r0
 8012e6a:	460d      	mov	r5, r1
 8012e6c:	4614      	mov	r4, r2
 8012e6e:	d510      	bpl.n	8012e92 <_svfiprintf_r+0x36>
 8012e70:	690b      	ldr	r3, [r1, #16]
 8012e72:	b973      	cbnz	r3, 8012e92 <_svfiprintf_r+0x36>
 8012e74:	2140      	movs	r1, #64	@ 0x40
 8012e76:	f7ff fb87 	bl	8012588 <_malloc_r>
 8012e7a:	6028      	str	r0, [r5, #0]
 8012e7c:	6128      	str	r0, [r5, #16]
 8012e7e:	b930      	cbnz	r0, 8012e8e <_svfiprintf_r+0x32>
 8012e80:	230c      	movs	r3, #12
 8012e82:	603b      	str	r3, [r7, #0]
 8012e84:	f04f 30ff 	mov.w	r0, #4294967295
 8012e88:	b01d      	add	sp, #116	@ 0x74
 8012e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e8e:	2340      	movs	r3, #64	@ 0x40
 8012e90:	616b      	str	r3, [r5, #20]
 8012e92:	2300      	movs	r3, #0
 8012e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e96:	2320      	movs	r3, #32
 8012e98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012e9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ea0:	2330      	movs	r3, #48	@ 0x30
 8012ea2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013040 <_svfiprintf_r+0x1e4>
 8012ea6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012eaa:	f04f 0901 	mov.w	r9, #1
 8012eae:	4623      	mov	r3, r4
 8012eb0:	469a      	mov	sl, r3
 8012eb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012eb6:	b10a      	cbz	r2, 8012ebc <_svfiprintf_r+0x60>
 8012eb8:	2a25      	cmp	r2, #37	@ 0x25
 8012eba:	d1f9      	bne.n	8012eb0 <_svfiprintf_r+0x54>
 8012ebc:	ebba 0b04 	subs.w	fp, sl, r4
 8012ec0:	d00b      	beq.n	8012eda <_svfiprintf_r+0x7e>
 8012ec2:	465b      	mov	r3, fp
 8012ec4:	4622      	mov	r2, r4
 8012ec6:	4629      	mov	r1, r5
 8012ec8:	4638      	mov	r0, r7
 8012eca:	f7ff ff6b 	bl	8012da4 <__ssputs_r>
 8012ece:	3001      	adds	r0, #1
 8012ed0:	f000 80a7 	beq.w	8013022 <_svfiprintf_r+0x1c6>
 8012ed4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ed6:	445a      	add	r2, fp
 8012ed8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012eda:	f89a 3000 	ldrb.w	r3, [sl]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	f000 809f 	beq.w	8013022 <_svfiprintf_r+0x1c6>
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8012eea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012eee:	f10a 0a01 	add.w	sl, sl, #1
 8012ef2:	9304      	str	r3, [sp, #16]
 8012ef4:	9307      	str	r3, [sp, #28]
 8012ef6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012efa:	931a      	str	r3, [sp, #104]	@ 0x68
 8012efc:	4654      	mov	r4, sl
 8012efe:	2205      	movs	r2, #5
 8012f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f04:	484e      	ldr	r0, [pc, #312]	@ (8013040 <_svfiprintf_r+0x1e4>)
 8012f06:	f7ed f963 	bl	80001d0 <memchr>
 8012f0a:	9a04      	ldr	r2, [sp, #16]
 8012f0c:	b9d8      	cbnz	r0, 8012f46 <_svfiprintf_r+0xea>
 8012f0e:	06d0      	lsls	r0, r2, #27
 8012f10:	bf44      	itt	mi
 8012f12:	2320      	movmi	r3, #32
 8012f14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f18:	0711      	lsls	r1, r2, #28
 8012f1a:	bf44      	itt	mi
 8012f1c:	232b      	movmi	r3, #43	@ 0x2b
 8012f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f22:	f89a 3000 	ldrb.w	r3, [sl]
 8012f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f28:	d015      	beq.n	8012f56 <_svfiprintf_r+0xfa>
 8012f2a:	9a07      	ldr	r2, [sp, #28]
 8012f2c:	4654      	mov	r4, sl
 8012f2e:	2000      	movs	r0, #0
 8012f30:	f04f 0c0a 	mov.w	ip, #10
 8012f34:	4621      	mov	r1, r4
 8012f36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f3a:	3b30      	subs	r3, #48	@ 0x30
 8012f3c:	2b09      	cmp	r3, #9
 8012f3e:	d94b      	bls.n	8012fd8 <_svfiprintf_r+0x17c>
 8012f40:	b1b0      	cbz	r0, 8012f70 <_svfiprintf_r+0x114>
 8012f42:	9207      	str	r2, [sp, #28]
 8012f44:	e014      	b.n	8012f70 <_svfiprintf_r+0x114>
 8012f46:	eba0 0308 	sub.w	r3, r0, r8
 8012f4a:	fa09 f303 	lsl.w	r3, r9, r3
 8012f4e:	4313      	orrs	r3, r2
 8012f50:	9304      	str	r3, [sp, #16]
 8012f52:	46a2      	mov	sl, r4
 8012f54:	e7d2      	b.n	8012efc <_svfiprintf_r+0xa0>
 8012f56:	9b03      	ldr	r3, [sp, #12]
 8012f58:	1d19      	adds	r1, r3, #4
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	9103      	str	r1, [sp, #12]
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	bfbb      	ittet	lt
 8012f62:	425b      	neglt	r3, r3
 8012f64:	f042 0202 	orrlt.w	r2, r2, #2
 8012f68:	9307      	strge	r3, [sp, #28]
 8012f6a:	9307      	strlt	r3, [sp, #28]
 8012f6c:	bfb8      	it	lt
 8012f6e:	9204      	strlt	r2, [sp, #16]
 8012f70:	7823      	ldrb	r3, [r4, #0]
 8012f72:	2b2e      	cmp	r3, #46	@ 0x2e
 8012f74:	d10a      	bne.n	8012f8c <_svfiprintf_r+0x130>
 8012f76:	7863      	ldrb	r3, [r4, #1]
 8012f78:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f7a:	d132      	bne.n	8012fe2 <_svfiprintf_r+0x186>
 8012f7c:	9b03      	ldr	r3, [sp, #12]
 8012f7e:	1d1a      	adds	r2, r3, #4
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	9203      	str	r2, [sp, #12]
 8012f84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012f88:	3402      	adds	r4, #2
 8012f8a:	9305      	str	r3, [sp, #20]
 8012f8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013050 <_svfiprintf_r+0x1f4>
 8012f90:	7821      	ldrb	r1, [r4, #0]
 8012f92:	2203      	movs	r2, #3
 8012f94:	4650      	mov	r0, sl
 8012f96:	f7ed f91b 	bl	80001d0 <memchr>
 8012f9a:	b138      	cbz	r0, 8012fac <_svfiprintf_r+0x150>
 8012f9c:	9b04      	ldr	r3, [sp, #16]
 8012f9e:	eba0 000a 	sub.w	r0, r0, sl
 8012fa2:	2240      	movs	r2, #64	@ 0x40
 8012fa4:	4082      	lsls	r2, r0
 8012fa6:	4313      	orrs	r3, r2
 8012fa8:	3401      	adds	r4, #1
 8012faa:	9304      	str	r3, [sp, #16]
 8012fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fb0:	4824      	ldr	r0, [pc, #144]	@ (8013044 <_svfiprintf_r+0x1e8>)
 8012fb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012fb6:	2206      	movs	r2, #6
 8012fb8:	f7ed f90a 	bl	80001d0 <memchr>
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	d036      	beq.n	801302e <_svfiprintf_r+0x1d2>
 8012fc0:	4b21      	ldr	r3, [pc, #132]	@ (8013048 <_svfiprintf_r+0x1ec>)
 8012fc2:	bb1b      	cbnz	r3, 801300c <_svfiprintf_r+0x1b0>
 8012fc4:	9b03      	ldr	r3, [sp, #12]
 8012fc6:	3307      	adds	r3, #7
 8012fc8:	f023 0307 	bic.w	r3, r3, #7
 8012fcc:	3308      	adds	r3, #8
 8012fce:	9303      	str	r3, [sp, #12]
 8012fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fd2:	4433      	add	r3, r6
 8012fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fd6:	e76a      	b.n	8012eae <_svfiprintf_r+0x52>
 8012fd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012fdc:	460c      	mov	r4, r1
 8012fde:	2001      	movs	r0, #1
 8012fe0:	e7a8      	b.n	8012f34 <_svfiprintf_r+0xd8>
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	3401      	adds	r4, #1
 8012fe6:	9305      	str	r3, [sp, #20]
 8012fe8:	4619      	mov	r1, r3
 8012fea:	f04f 0c0a 	mov.w	ip, #10
 8012fee:	4620      	mov	r0, r4
 8012ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ff4:	3a30      	subs	r2, #48	@ 0x30
 8012ff6:	2a09      	cmp	r2, #9
 8012ff8:	d903      	bls.n	8013002 <_svfiprintf_r+0x1a6>
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d0c6      	beq.n	8012f8c <_svfiprintf_r+0x130>
 8012ffe:	9105      	str	r1, [sp, #20]
 8013000:	e7c4      	b.n	8012f8c <_svfiprintf_r+0x130>
 8013002:	fb0c 2101 	mla	r1, ip, r1, r2
 8013006:	4604      	mov	r4, r0
 8013008:	2301      	movs	r3, #1
 801300a:	e7f0      	b.n	8012fee <_svfiprintf_r+0x192>
 801300c:	ab03      	add	r3, sp, #12
 801300e:	9300      	str	r3, [sp, #0]
 8013010:	462a      	mov	r2, r5
 8013012:	4b0e      	ldr	r3, [pc, #56]	@ (801304c <_svfiprintf_r+0x1f0>)
 8013014:	a904      	add	r1, sp, #16
 8013016:	4638      	mov	r0, r7
 8013018:	f7fd fdd6 	bl	8010bc8 <_printf_float>
 801301c:	1c42      	adds	r2, r0, #1
 801301e:	4606      	mov	r6, r0
 8013020:	d1d6      	bne.n	8012fd0 <_svfiprintf_r+0x174>
 8013022:	89ab      	ldrh	r3, [r5, #12]
 8013024:	065b      	lsls	r3, r3, #25
 8013026:	f53f af2d 	bmi.w	8012e84 <_svfiprintf_r+0x28>
 801302a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801302c:	e72c      	b.n	8012e88 <_svfiprintf_r+0x2c>
 801302e:	ab03      	add	r3, sp, #12
 8013030:	9300      	str	r3, [sp, #0]
 8013032:	462a      	mov	r2, r5
 8013034:	4b05      	ldr	r3, [pc, #20]	@ (801304c <_svfiprintf_r+0x1f0>)
 8013036:	a904      	add	r1, sp, #16
 8013038:	4638      	mov	r0, r7
 801303a:	f7fe f85d 	bl	80110f8 <_printf_i>
 801303e:	e7ed      	b.n	801301c <_svfiprintf_r+0x1c0>
 8013040:	08014b68 	.word	0x08014b68
 8013044:	08014b72 	.word	0x08014b72
 8013048:	08010bc9 	.word	0x08010bc9
 801304c:	08012da5 	.word	0x08012da5
 8013050:	08014b6e 	.word	0x08014b6e

08013054 <__sflush_r>:
 8013054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801305c:	0716      	lsls	r6, r2, #28
 801305e:	4605      	mov	r5, r0
 8013060:	460c      	mov	r4, r1
 8013062:	d454      	bmi.n	801310e <__sflush_r+0xba>
 8013064:	684b      	ldr	r3, [r1, #4]
 8013066:	2b00      	cmp	r3, #0
 8013068:	dc02      	bgt.n	8013070 <__sflush_r+0x1c>
 801306a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801306c:	2b00      	cmp	r3, #0
 801306e:	dd48      	ble.n	8013102 <__sflush_r+0xae>
 8013070:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013072:	2e00      	cmp	r6, #0
 8013074:	d045      	beq.n	8013102 <__sflush_r+0xae>
 8013076:	2300      	movs	r3, #0
 8013078:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801307c:	682f      	ldr	r7, [r5, #0]
 801307e:	6a21      	ldr	r1, [r4, #32]
 8013080:	602b      	str	r3, [r5, #0]
 8013082:	d030      	beq.n	80130e6 <__sflush_r+0x92>
 8013084:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013086:	89a3      	ldrh	r3, [r4, #12]
 8013088:	0759      	lsls	r1, r3, #29
 801308a:	d505      	bpl.n	8013098 <__sflush_r+0x44>
 801308c:	6863      	ldr	r3, [r4, #4]
 801308e:	1ad2      	subs	r2, r2, r3
 8013090:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013092:	b10b      	cbz	r3, 8013098 <__sflush_r+0x44>
 8013094:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013096:	1ad2      	subs	r2, r2, r3
 8013098:	2300      	movs	r3, #0
 801309a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801309c:	6a21      	ldr	r1, [r4, #32]
 801309e:	4628      	mov	r0, r5
 80130a0:	47b0      	blx	r6
 80130a2:	1c43      	adds	r3, r0, #1
 80130a4:	89a3      	ldrh	r3, [r4, #12]
 80130a6:	d106      	bne.n	80130b6 <__sflush_r+0x62>
 80130a8:	6829      	ldr	r1, [r5, #0]
 80130aa:	291d      	cmp	r1, #29
 80130ac:	d82b      	bhi.n	8013106 <__sflush_r+0xb2>
 80130ae:	4a2a      	ldr	r2, [pc, #168]	@ (8013158 <__sflush_r+0x104>)
 80130b0:	410a      	asrs	r2, r1
 80130b2:	07d6      	lsls	r6, r2, #31
 80130b4:	d427      	bmi.n	8013106 <__sflush_r+0xb2>
 80130b6:	2200      	movs	r2, #0
 80130b8:	6062      	str	r2, [r4, #4]
 80130ba:	04d9      	lsls	r1, r3, #19
 80130bc:	6922      	ldr	r2, [r4, #16]
 80130be:	6022      	str	r2, [r4, #0]
 80130c0:	d504      	bpl.n	80130cc <__sflush_r+0x78>
 80130c2:	1c42      	adds	r2, r0, #1
 80130c4:	d101      	bne.n	80130ca <__sflush_r+0x76>
 80130c6:	682b      	ldr	r3, [r5, #0]
 80130c8:	b903      	cbnz	r3, 80130cc <__sflush_r+0x78>
 80130ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80130cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80130ce:	602f      	str	r7, [r5, #0]
 80130d0:	b1b9      	cbz	r1, 8013102 <__sflush_r+0xae>
 80130d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80130d6:	4299      	cmp	r1, r3
 80130d8:	d002      	beq.n	80130e0 <__sflush_r+0x8c>
 80130da:	4628      	mov	r0, r5
 80130dc:	f7ff f9e0 	bl	80124a0 <_free_r>
 80130e0:	2300      	movs	r3, #0
 80130e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80130e4:	e00d      	b.n	8013102 <__sflush_r+0xae>
 80130e6:	2301      	movs	r3, #1
 80130e8:	4628      	mov	r0, r5
 80130ea:	47b0      	blx	r6
 80130ec:	4602      	mov	r2, r0
 80130ee:	1c50      	adds	r0, r2, #1
 80130f0:	d1c9      	bne.n	8013086 <__sflush_r+0x32>
 80130f2:	682b      	ldr	r3, [r5, #0]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d0c6      	beq.n	8013086 <__sflush_r+0x32>
 80130f8:	2b1d      	cmp	r3, #29
 80130fa:	d001      	beq.n	8013100 <__sflush_r+0xac>
 80130fc:	2b16      	cmp	r3, #22
 80130fe:	d11e      	bne.n	801313e <__sflush_r+0xea>
 8013100:	602f      	str	r7, [r5, #0]
 8013102:	2000      	movs	r0, #0
 8013104:	e022      	b.n	801314c <__sflush_r+0xf8>
 8013106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801310a:	b21b      	sxth	r3, r3
 801310c:	e01b      	b.n	8013146 <__sflush_r+0xf2>
 801310e:	690f      	ldr	r7, [r1, #16]
 8013110:	2f00      	cmp	r7, #0
 8013112:	d0f6      	beq.n	8013102 <__sflush_r+0xae>
 8013114:	0793      	lsls	r3, r2, #30
 8013116:	680e      	ldr	r6, [r1, #0]
 8013118:	bf08      	it	eq
 801311a:	694b      	ldreq	r3, [r1, #20]
 801311c:	600f      	str	r7, [r1, #0]
 801311e:	bf18      	it	ne
 8013120:	2300      	movne	r3, #0
 8013122:	eba6 0807 	sub.w	r8, r6, r7
 8013126:	608b      	str	r3, [r1, #8]
 8013128:	f1b8 0f00 	cmp.w	r8, #0
 801312c:	dde9      	ble.n	8013102 <__sflush_r+0xae>
 801312e:	6a21      	ldr	r1, [r4, #32]
 8013130:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013132:	4643      	mov	r3, r8
 8013134:	463a      	mov	r2, r7
 8013136:	4628      	mov	r0, r5
 8013138:	47b0      	blx	r6
 801313a:	2800      	cmp	r0, #0
 801313c:	dc08      	bgt.n	8013150 <__sflush_r+0xfc>
 801313e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013146:	81a3      	strh	r3, [r4, #12]
 8013148:	f04f 30ff 	mov.w	r0, #4294967295
 801314c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013150:	4407      	add	r7, r0
 8013152:	eba8 0800 	sub.w	r8, r8, r0
 8013156:	e7e7      	b.n	8013128 <__sflush_r+0xd4>
 8013158:	dfbffffe 	.word	0xdfbffffe

0801315c <_fflush_r>:
 801315c:	b538      	push	{r3, r4, r5, lr}
 801315e:	690b      	ldr	r3, [r1, #16]
 8013160:	4605      	mov	r5, r0
 8013162:	460c      	mov	r4, r1
 8013164:	b913      	cbnz	r3, 801316c <_fflush_r+0x10>
 8013166:	2500      	movs	r5, #0
 8013168:	4628      	mov	r0, r5
 801316a:	bd38      	pop	{r3, r4, r5, pc}
 801316c:	b118      	cbz	r0, 8013176 <_fflush_r+0x1a>
 801316e:	6a03      	ldr	r3, [r0, #32]
 8013170:	b90b      	cbnz	r3, 8013176 <_fflush_r+0x1a>
 8013172:	f7fe f96d 	bl	8011450 <__sinit>
 8013176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d0f3      	beq.n	8013166 <_fflush_r+0xa>
 801317e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013180:	07d0      	lsls	r0, r2, #31
 8013182:	d404      	bmi.n	801318e <_fflush_r+0x32>
 8013184:	0599      	lsls	r1, r3, #22
 8013186:	d402      	bmi.n	801318e <_fflush_r+0x32>
 8013188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801318a:	f7fe fb04 	bl	8011796 <__retarget_lock_acquire_recursive>
 801318e:	4628      	mov	r0, r5
 8013190:	4621      	mov	r1, r4
 8013192:	f7ff ff5f 	bl	8013054 <__sflush_r>
 8013196:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013198:	07da      	lsls	r2, r3, #31
 801319a:	4605      	mov	r5, r0
 801319c:	d4e4      	bmi.n	8013168 <_fflush_r+0xc>
 801319e:	89a3      	ldrh	r3, [r4, #12]
 80131a0:	059b      	lsls	r3, r3, #22
 80131a2:	d4e1      	bmi.n	8013168 <_fflush_r+0xc>
 80131a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80131a6:	f7fe faf7 	bl	8011798 <__retarget_lock_release_recursive>
 80131aa:	e7dd      	b.n	8013168 <_fflush_r+0xc>

080131ac <fiprintf>:
 80131ac:	b40e      	push	{r1, r2, r3}
 80131ae:	b503      	push	{r0, r1, lr}
 80131b0:	4601      	mov	r1, r0
 80131b2:	ab03      	add	r3, sp, #12
 80131b4:	4805      	ldr	r0, [pc, #20]	@ (80131cc <fiprintf+0x20>)
 80131b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80131ba:	6800      	ldr	r0, [r0, #0]
 80131bc:	9301      	str	r3, [sp, #4]
 80131be:	f000 f957 	bl	8013470 <_vfiprintf_r>
 80131c2:	b002      	add	sp, #8
 80131c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80131c8:	b003      	add	sp, #12
 80131ca:	4770      	bx	lr
 80131cc:	200001b8 	.word	0x200001b8

080131d0 <__swbuf_r>:
 80131d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131d2:	460e      	mov	r6, r1
 80131d4:	4614      	mov	r4, r2
 80131d6:	4605      	mov	r5, r0
 80131d8:	b118      	cbz	r0, 80131e2 <__swbuf_r+0x12>
 80131da:	6a03      	ldr	r3, [r0, #32]
 80131dc:	b90b      	cbnz	r3, 80131e2 <__swbuf_r+0x12>
 80131de:	f7fe f937 	bl	8011450 <__sinit>
 80131e2:	69a3      	ldr	r3, [r4, #24]
 80131e4:	60a3      	str	r3, [r4, #8]
 80131e6:	89a3      	ldrh	r3, [r4, #12]
 80131e8:	071a      	lsls	r2, r3, #28
 80131ea:	d501      	bpl.n	80131f0 <__swbuf_r+0x20>
 80131ec:	6923      	ldr	r3, [r4, #16]
 80131ee:	b943      	cbnz	r3, 8013202 <__swbuf_r+0x32>
 80131f0:	4621      	mov	r1, r4
 80131f2:	4628      	mov	r0, r5
 80131f4:	f000 f82a 	bl	801324c <__swsetup_r>
 80131f8:	b118      	cbz	r0, 8013202 <__swbuf_r+0x32>
 80131fa:	f04f 37ff 	mov.w	r7, #4294967295
 80131fe:	4638      	mov	r0, r7
 8013200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013202:	6823      	ldr	r3, [r4, #0]
 8013204:	6922      	ldr	r2, [r4, #16]
 8013206:	1a98      	subs	r0, r3, r2
 8013208:	6963      	ldr	r3, [r4, #20]
 801320a:	b2f6      	uxtb	r6, r6
 801320c:	4283      	cmp	r3, r0
 801320e:	4637      	mov	r7, r6
 8013210:	dc05      	bgt.n	801321e <__swbuf_r+0x4e>
 8013212:	4621      	mov	r1, r4
 8013214:	4628      	mov	r0, r5
 8013216:	f7ff ffa1 	bl	801315c <_fflush_r>
 801321a:	2800      	cmp	r0, #0
 801321c:	d1ed      	bne.n	80131fa <__swbuf_r+0x2a>
 801321e:	68a3      	ldr	r3, [r4, #8]
 8013220:	3b01      	subs	r3, #1
 8013222:	60a3      	str	r3, [r4, #8]
 8013224:	6823      	ldr	r3, [r4, #0]
 8013226:	1c5a      	adds	r2, r3, #1
 8013228:	6022      	str	r2, [r4, #0]
 801322a:	701e      	strb	r6, [r3, #0]
 801322c:	6962      	ldr	r2, [r4, #20]
 801322e:	1c43      	adds	r3, r0, #1
 8013230:	429a      	cmp	r2, r3
 8013232:	d004      	beq.n	801323e <__swbuf_r+0x6e>
 8013234:	89a3      	ldrh	r3, [r4, #12]
 8013236:	07db      	lsls	r3, r3, #31
 8013238:	d5e1      	bpl.n	80131fe <__swbuf_r+0x2e>
 801323a:	2e0a      	cmp	r6, #10
 801323c:	d1df      	bne.n	80131fe <__swbuf_r+0x2e>
 801323e:	4621      	mov	r1, r4
 8013240:	4628      	mov	r0, r5
 8013242:	f7ff ff8b 	bl	801315c <_fflush_r>
 8013246:	2800      	cmp	r0, #0
 8013248:	d0d9      	beq.n	80131fe <__swbuf_r+0x2e>
 801324a:	e7d6      	b.n	80131fa <__swbuf_r+0x2a>

0801324c <__swsetup_r>:
 801324c:	b538      	push	{r3, r4, r5, lr}
 801324e:	4b29      	ldr	r3, [pc, #164]	@ (80132f4 <__swsetup_r+0xa8>)
 8013250:	4605      	mov	r5, r0
 8013252:	6818      	ldr	r0, [r3, #0]
 8013254:	460c      	mov	r4, r1
 8013256:	b118      	cbz	r0, 8013260 <__swsetup_r+0x14>
 8013258:	6a03      	ldr	r3, [r0, #32]
 801325a:	b90b      	cbnz	r3, 8013260 <__swsetup_r+0x14>
 801325c:	f7fe f8f8 	bl	8011450 <__sinit>
 8013260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013264:	0719      	lsls	r1, r3, #28
 8013266:	d422      	bmi.n	80132ae <__swsetup_r+0x62>
 8013268:	06da      	lsls	r2, r3, #27
 801326a:	d407      	bmi.n	801327c <__swsetup_r+0x30>
 801326c:	2209      	movs	r2, #9
 801326e:	602a      	str	r2, [r5, #0]
 8013270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013274:	81a3      	strh	r3, [r4, #12]
 8013276:	f04f 30ff 	mov.w	r0, #4294967295
 801327a:	e033      	b.n	80132e4 <__swsetup_r+0x98>
 801327c:	0758      	lsls	r0, r3, #29
 801327e:	d512      	bpl.n	80132a6 <__swsetup_r+0x5a>
 8013280:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013282:	b141      	cbz	r1, 8013296 <__swsetup_r+0x4a>
 8013284:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013288:	4299      	cmp	r1, r3
 801328a:	d002      	beq.n	8013292 <__swsetup_r+0x46>
 801328c:	4628      	mov	r0, r5
 801328e:	f7ff f907 	bl	80124a0 <_free_r>
 8013292:	2300      	movs	r3, #0
 8013294:	6363      	str	r3, [r4, #52]	@ 0x34
 8013296:	89a3      	ldrh	r3, [r4, #12]
 8013298:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801329c:	81a3      	strh	r3, [r4, #12]
 801329e:	2300      	movs	r3, #0
 80132a0:	6063      	str	r3, [r4, #4]
 80132a2:	6923      	ldr	r3, [r4, #16]
 80132a4:	6023      	str	r3, [r4, #0]
 80132a6:	89a3      	ldrh	r3, [r4, #12]
 80132a8:	f043 0308 	orr.w	r3, r3, #8
 80132ac:	81a3      	strh	r3, [r4, #12]
 80132ae:	6923      	ldr	r3, [r4, #16]
 80132b0:	b94b      	cbnz	r3, 80132c6 <__swsetup_r+0x7a>
 80132b2:	89a3      	ldrh	r3, [r4, #12]
 80132b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80132b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80132bc:	d003      	beq.n	80132c6 <__swsetup_r+0x7a>
 80132be:	4621      	mov	r1, r4
 80132c0:	4628      	mov	r0, r5
 80132c2:	f000 fa13 	bl	80136ec <__smakebuf_r>
 80132c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132ca:	f013 0201 	ands.w	r2, r3, #1
 80132ce:	d00a      	beq.n	80132e6 <__swsetup_r+0x9a>
 80132d0:	2200      	movs	r2, #0
 80132d2:	60a2      	str	r2, [r4, #8]
 80132d4:	6962      	ldr	r2, [r4, #20]
 80132d6:	4252      	negs	r2, r2
 80132d8:	61a2      	str	r2, [r4, #24]
 80132da:	6922      	ldr	r2, [r4, #16]
 80132dc:	b942      	cbnz	r2, 80132f0 <__swsetup_r+0xa4>
 80132de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80132e2:	d1c5      	bne.n	8013270 <__swsetup_r+0x24>
 80132e4:	bd38      	pop	{r3, r4, r5, pc}
 80132e6:	0799      	lsls	r1, r3, #30
 80132e8:	bf58      	it	pl
 80132ea:	6962      	ldrpl	r2, [r4, #20]
 80132ec:	60a2      	str	r2, [r4, #8]
 80132ee:	e7f4      	b.n	80132da <__swsetup_r+0x8e>
 80132f0:	2000      	movs	r0, #0
 80132f2:	e7f7      	b.n	80132e4 <__swsetup_r+0x98>
 80132f4:	200001b8 	.word	0x200001b8

080132f8 <memmove>:
 80132f8:	4288      	cmp	r0, r1
 80132fa:	b510      	push	{r4, lr}
 80132fc:	eb01 0402 	add.w	r4, r1, r2
 8013300:	d902      	bls.n	8013308 <memmove+0x10>
 8013302:	4284      	cmp	r4, r0
 8013304:	4623      	mov	r3, r4
 8013306:	d807      	bhi.n	8013318 <memmove+0x20>
 8013308:	1e43      	subs	r3, r0, #1
 801330a:	42a1      	cmp	r1, r4
 801330c:	d008      	beq.n	8013320 <memmove+0x28>
 801330e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013312:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013316:	e7f8      	b.n	801330a <memmove+0x12>
 8013318:	4402      	add	r2, r0
 801331a:	4601      	mov	r1, r0
 801331c:	428a      	cmp	r2, r1
 801331e:	d100      	bne.n	8013322 <memmove+0x2a>
 8013320:	bd10      	pop	{r4, pc}
 8013322:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013326:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801332a:	e7f7      	b.n	801331c <memmove+0x24>

0801332c <_sbrk_r>:
 801332c:	b538      	push	{r3, r4, r5, lr}
 801332e:	4d06      	ldr	r5, [pc, #24]	@ (8013348 <_sbrk_r+0x1c>)
 8013330:	2300      	movs	r3, #0
 8013332:	4604      	mov	r4, r0
 8013334:	4608      	mov	r0, r1
 8013336:	602b      	str	r3, [r5, #0]
 8013338:	f7f4 fe08 	bl	8007f4c <_sbrk>
 801333c:	1c43      	adds	r3, r0, #1
 801333e:	d102      	bne.n	8013346 <_sbrk_r+0x1a>
 8013340:	682b      	ldr	r3, [r5, #0]
 8013342:	b103      	cbz	r3, 8013346 <_sbrk_r+0x1a>
 8013344:	6023      	str	r3, [r4, #0]
 8013346:	bd38      	pop	{r3, r4, r5, pc}
 8013348:	2000cca4 	.word	0x2000cca4

0801334c <abort>:
 801334c:	b508      	push	{r3, lr}
 801334e:	2006      	movs	r0, #6
 8013350:	f000 fa30 	bl	80137b4 <raise>
 8013354:	2001      	movs	r0, #1
 8013356:	f7f4 fd81 	bl	8007e5c <_exit>

0801335a <_calloc_r>:
 801335a:	b570      	push	{r4, r5, r6, lr}
 801335c:	fba1 5402 	umull	r5, r4, r1, r2
 8013360:	b93c      	cbnz	r4, 8013372 <_calloc_r+0x18>
 8013362:	4629      	mov	r1, r5
 8013364:	f7ff f910 	bl	8012588 <_malloc_r>
 8013368:	4606      	mov	r6, r0
 801336a:	b928      	cbnz	r0, 8013378 <_calloc_r+0x1e>
 801336c:	2600      	movs	r6, #0
 801336e:	4630      	mov	r0, r6
 8013370:	bd70      	pop	{r4, r5, r6, pc}
 8013372:	220c      	movs	r2, #12
 8013374:	6002      	str	r2, [r0, #0]
 8013376:	e7f9      	b.n	801336c <_calloc_r+0x12>
 8013378:	462a      	mov	r2, r5
 801337a:	4621      	mov	r1, r4
 801337c:	f7fe f901 	bl	8011582 <memset>
 8013380:	e7f5      	b.n	801336e <_calloc_r+0x14>

08013382 <__ascii_mbtowc>:
 8013382:	b082      	sub	sp, #8
 8013384:	b901      	cbnz	r1, 8013388 <__ascii_mbtowc+0x6>
 8013386:	a901      	add	r1, sp, #4
 8013388:	b142      	cbz	r2, 801339c <__ascii_mbtowc+0x1a>
 801338a:	b14b      	cbz	r3, 80133a0 <__ascii_mbtowc+0x1e>
 801338c:	7813      	ldrb	r3, [r2, #0]
 801338e:	600b      	str	r3, [r1, #0]
 8013390:	7812      	ldrb	r2, [r2, #0]
 8013392:	1e10      	subs	r0, r2, #0
 8013394:	bf18      	it	ne
 8013396:	2001      	movne	r0, #1
 8013398:	b002      	add	sp, #8
 801339a:	4770      	bx	lr
 801339c:	4610      	mov	r0, r2
 801339e:	e7fb      	b.n	8013398 <__ascii_mbtowc+0x16>
 80133a0:	f06f 0001 	mvn.w	r0, #1
 80133a4:	e7f8      	b.n	8013398 <__ascii_mbtowc+0x16>

080133a6 <_realloc_r>:
 80133a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133aa:	4680      	mov	r8, r0
 80133ac:	4615      	mov	r5, r2
 80133ae:	460c      	mov	r4, r1
 80133b0:	b921      	cbnz	r1, 80133bc <_realloc_r+0x16>
 80133b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80133b6:	4611      	mov	r1, r2
 80133b8:	f7ff b8e6 	b.w	8012588 <_malloc_r>
 80133bc:	b92a      	cbnz	r2, 80133ca <_realloc_r+0x24>
 80133be:	f7ff f86f 	bl	80124a0 <_free_r>
 80133c2:	2400      	movs	r4, #0
 80133c4:	4620      	mov	r0, r4
 80133c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133ca:	f000 fa31 	bl	8013830 <_malloc_usable_size_r>
 80133ce:	4285      	cmp	r5, r0
 80133d0:	4606      	mov	r6, r0
 80133d2:	d802      	bhi.n	80133da <_realloc_r+0x34>
 80133d4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80133d8:	d8f4      	bhi.n	80133c4 <_realloc_r+0x1e>
 80133da:	4629      	mov	r1, r5
 80133dc:	4640      	mov	r0, r8
 80133de:	f7ff f8d3 	bl	8012588 <_malloc_r>
 80133e2:	4607      	mov	r7, r0
 80133e4:	2800      	cmp	r0, #0
 80133e6:	d0ec      	beq.n	80133c2 <_realloc_r+0x1c>
 80133e8:	42b5      	cmp	r5, r6
 80133ea:	462a      	mov	r2, r5
 80133ec:	4621      	mov	r1, r4
 80133ee:	bf28      	it	cs
 80133f0:	4632      	movcs	r2, r6
 80133f2:	f7fe f9da 	bl	80117aa <memcpy>
 80133f6:	4621      	mov	r1, r4
 80133f8:	4640      	mov	r0, r8
 80133fa:	f7ff f851 	bl	80124a0 <_free_r>
 80133fe:	463c      	mov	r4, r7
 8013400:	e7e0      	b.n	80133c4 <_realloc_r+0x1e>

08013402 <__ascii_wctomb>:
 8013402:	4603      	mov	r3, r0
 8013404:	4608      	mov	r0, r1
 8013406:	b141      	cbz	r1, 801341a <__ascii_wctomb+0x18>
 8013408:	2aff      	cmp	r2, #255	@ 0xff
 801340a:	d904      	bls.n	8013416 <__ascii_wctomb+0x14>
 801340c:	228a      	movs	r2, #138	@ 0x8a
 801340e:	601a      	str	r2, [r3, #0]
 8013410:	f04f 30ff 	mov.w	r0, #4294967295
 8013414:	4770      	bx	lr
 8013416:	700a      	strb	r2, [r1, #0]
 8013418:	2001      	movs	r0, #1
 801341a:	4770      	bx	lr

0801341c <__sfputc_r>:
 801341c:	6893      	ldr	r3, [r2, #8]
 801341e:	3b01      	subs	r3, #1
 8013420:	2b00      	cmp	r3, #0
 8013422:	b410      	push	{r4}
 8013424:	6093      	str	r3, [r2, #8]
 8013426:	da08      	bge.n	801343a <__sfputc_r+0x1e>
 8013428:	6994      	ldr	r4, [r2, #24]
 801342a:	42a3      	cmp	r3, r4
 801342c:	db01      	blt.n	8013432 <__sfputc_r+0x16>
 801342e:	290a      	cmp	r1, #10
 8013430:	d103      	bne.n	801343a <__sfputc_r+0x1e>
 8013432:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013436:	f7ff becb 	b.w	80131d0 <__swbuf_r>
 801343a:	6813      	ldr	r3, [r2, #0]
 801343c:	1c58      	adds	r0, r3, #1
 801343e:	6010      	str	r0, [r2, #0]
 8013440:	7019      	strb	r1, [r3, #0]
 8013442:	4608      	mov	r0, r1
 8013444:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013448:	4770      	bx	lr

0801344a <__sfputs_r>:
 801344a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801344c:	4606      	mov	r6, r0
 801344e:	460f      	mov	r7, r1
 8013450:	4614      	mov	r4, r2
 8013452:	18d5      	adds	r5, r2, r3
 8013454:	42ac      	cmp	r4, r5
 8013456:	d101      	bne.n	801345c <__sfputs_r+0x12>
 8013458:	2000      	movs	r0, #0
 801345a:	e007      	b.n	801346c <__sfputs_r+0x22>
 801345c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013460:	463a      	mov	r2, r7
 8013462:	4630      	mov	r0, r6
 8013464:	f7ff ffda 	bl	801341c <__sfputc_r>
 8013468:	1c43      	adds	r3, r0, #1
 801346a:	d1f3      	bne.n	8013454 <__sfputs_r+0xa>
 801346c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013470 <_vfiprintf_r>:
 8013470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013474:	460d      	mov	r5, r1
 8013476:	b09d      	sub	sp, #116	@ 0x74
 8013478:	4614      	mov	r4, r2
 801347a:	4698      	mov	r8, r3
 801347c:	4606      	mov	r6, r0
 801347e:	b118      	cbz	r0, 8013488 <_vfiprintf_r+0x18>
 8013480:	6a03      	ldr	r3, [r0, #32]
 8013482:	b90b      	cbnz	r3, 8013488 <_vfiprintf_r+0x18>
 8013484:	f7fd ffe4 	bl	8011450 <__sinit>
 8013488:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801348a:	07d9      	lsls	r1, r3, #31
 801348c:	d405      	bmi.n	801349a <_vfiprintf_r+0x2a>
 801348e:	89ab      	ldrh	r3, [r5, #12]
 8013490:	059a      	lsls	r2, r3, #22
 8013492:	d402      	bmi.n	801349a <_vfiprintf_r+0x2a>
 8013494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013496:	f7fe f97e 	bl	8011796 <__retarget_lock_acquire_recursive>
 801349a:	89ab      	ldrh	r3, [r5, #12]
 801349c:	071b      	lsls	r3, r3, #28
 801349e:	d501      	bpl.n	80134a4 <_vfiprintf_r+0x34>
 80134a0:	692b      	ldr	r3, [r5, #16]
 80134a2:	b99b      	cbnz	r3, 80134cc <_vfiprintf_r+0x5c>
 80134a4:	4629      	mov	r1, r5
 80134a6:	4630      	mov	r0, r6
 80134a8:	f7ff fed0 	bl	801324c <__swsetup_r>
 80134ac:	b170      	cbz	r0, 80134cc <_vfiprintf_r+0x5c>
 80134ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80134b0:	07dc      	lsls	r4, r3, #31
 80134b2:	d504      	bpl.n	80134be <_vfiprintf_r+0x4e>
 80134b4:	f04f 30ff 	mov.w	r0, #4294967295
 80134b8:	b01d      	add	sp, #116	@ 0x74
 80134ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134be:	89ab      	ldrh	r3, [r5, #12]
 80134c0:	0598      	lsls	r0, r3, #22
 80134c2:	d4f7      	bmi.n	80134b4 <_vfiprintf_r+0x44>
 80134c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80134c6:	f7fe f967 	bl	8011798 <__retarget_lock_release_recursive>
 80134ca:	e7f3      	b.n	80134b4 <_vfiprintf_r+0x44>
 80134cc:	2300      	movs	r3, #0
 80134ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80134d0:	2320      	movs	r3, #32
 80134d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80134d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80134da:	2330      	movs	r3, #48	@ 0x30
 80134dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801368c <_vfiprintf_r+0x21c>
 80134e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80134e4:	f04f 0901 	mov.w	r9, #1
 80134e8:	4623      	mov	r3, r4
 80134ea:	469a      	mov	sl, r3
 80134ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134f0:	b10a      	cbz	r2, 80134f6 <_vfiprintf_r+0x86>
 80134f2:	2a25      	cmp	r2, #37	@ 0x25
 80134f4:	d1f9      	bne.n	80134ea <_vfiprintf_r+0x7a>
 80134f6:	ebba 0b04 	subs.w	fp, sl, r4
 80134fa:	d00b      	beq.n	8013514 <_vfiprintf_r+0xa4>
 80134fc:	465b      	mov	r3, fp
 80134fe:	4622      	mov	r2, r4
 8013500:	4629      	mov	r1, r5
 8013502:	4630      	mov	r0, r6
 8013504:	f7ff ffa1 	bl	801344a <__sfputs_r>
 8013508:	3001      	adds	r0, #1
 801350a:	f000 80a7 	beq.w	801365c <_vfiprintf_r+0x1ec>
 801350e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013510:	445a      	add	r2, fp
 8013512:	9209      	str	r2, [sp, #36]	@ 0x24
 8013514:	f89a 3000 	ldrb.w	r3, [sl]
 8013518:	2b00      	cmp	r3, #0
 801351a:	f000 809f 	beq.w	801365c <_vfiprintf_r+0x1ec>
 801351e:	2300      	movs	r3, #0
 8013520:	f04f 32ff 	mov.w	r2, #4294967295
 8013524:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013528:	f10a 0a01 	add.w	sl, sl, #1
 801352c:	9304      	str	r3, [sp, #16]
 801352e:	9307      	str	r3, [sp, #28]
 8013530:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013534:	931a      	str	r3, [sp, #104]	@ 0x68
 8013536:	4654      	mov	r4, sl
 8013538:	2205      	movs	r2, #5
 801353a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801353e:	4853      	ldr	r0, [pc, #332]	@ (801368c <_vfiprintf_r+0x21c>)
 8013540:	f7ec fe46 	bl	80001d0 <memchr>
 8013544:	9a04      	ldr	r2, [sp, #16]
 8013546:	b9d8      	cbnz	r0, 8013580 <_vfiprintf_r+0x110>
 8013548:	06d1      	lsls	r1, r2, #27
 801354a:	bf44      	itt	mi
 801354c:	2320      	movmi	r3, #32
 801354e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013552:	0713      	lsls	r3, r2, #28
 8013554:	bf44      	itt	mi
 8013556:	232b      	movmi	r3, #43	@ 0x2b
 8013558:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801355c:	f89a 3000 	ldrb.w	r3, [sl]
 8013560:	2b2a      	cmp	r3, #42	@ 0x2a
 8013562:	d015      	beq.n	8013590 <_vfiprintf_r+0x120>
 8013564:	9a07      	ldr	r2, [sp, #28]
 8013566:	4654      	mov	r4, sl
 8013568:	2000      	movs	r0, #0
 801356a:	f04f 0c0a 	mov.w	ip, #10
 801356e:	4621      	mov	r1, r4
 8013570:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013574:	3b30      	subs	r3, #48	@ 0x30
 8013576:	2b09      	cmp	r3, #9
 8013578:	d94b      	bls.n	8013612 <_vfiprintf_r+0x1a2>
 801357a:	b1b0      	cbz	r0, 80135aa <_vfiprintf_r+0x13a>
 801357c:	9207      	str	r2, [sp, #28]
 801357e:	e014      	b.n	80135aa <_vfiprintf_r+0x13a>
 8013580:	eba0 0308 	sub.w	r3, r0, r8
 8013584:	fa09 f303 	lsl.w	r3, r9, r3
 8013588:	4313      	orrs	r3, r2
 801358a:	9304      	str	r3, [sp, #16]
 801358c:	46a2      	mov	sl, r4
 801358e:	e7d2      	b.n	8013536 <_vfiprintf_r+0xc6>
 8013590:	9b03      	ldr	r3, [sp, #12]
 8013592:	1d19      	adds	r1, r3, #4
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	9103      	str	r1, [sp, #12]
 8013598:	2b00      	cmp	r3, #0
 801359a:	bfbb      	ittet	lt
 801359c:	425b      	neglt	r3, r3
 801359e:	f042 0202 	orrlt.w	r2, r2, #2
 80135a2:	9307      	strge	r3, [sp, #28]
 80135a4:	9307      	strlt	r3, [sp, #28]
 80135a6:	bfb8      	it	lt
 80135a8:	9204      	strlt	r2, [sp, #16]
 80135aa:	7823      	ldrb	r3, [r4, #0]
 80135ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80135ae:	d10a      	bne.n	80135c6 <_vfiprintf_r+0x156>
 80135b0:	7863      	ldrb	r3, [r4, #1]
 80135b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80135b4:	d132      	bne.n	801361c <_vfiprintf_r+0x1ac>
 80135b6:	9b03      	ldr	r3, [sp, #12]
 80135b8:	1d1a      	adds	r2, r3, #4
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	9203      	str	r2, [sp, #12]
 80135be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80135c2:	3402      	adds	r4, #2
 80135c4:	9305      	str	r3, [sp, #20]
 80135c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801369c <_vfiprintf_r+0x22c>
 80135ca:	7821      	ldrb	r1, [r4, #0]
 80135cc:	2203      	movs	r2, #3
 80135ce:	4650      	mov	r0, sl
 80135d0:	f7ec fdfe 	bl	80001d0 <memchr>
 80135d4:	b138      	cbz	r0, 80135e6 <_vfiprintf_r+0x176>
 80135d6:	9b04      	ldr	r3, [sp, #16]
 80135d8:	eba0 000a 	sub.w	r0, r0, sl
 80135dc:	2240      	movs	r2, #64	@ 0x40
 80135de:	4082      	lsls	r2, r0
 80135e0:	4313      	orrs	r3, r2
 80135e2:	3401      	adds	r4, #1
 80135e4:	9304      	str	r3, [sp, #16]
 80135e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135ea:	4829      	ldr	r0, [pc, #164]	@ (8013690 <_vfiprintf_r+0x220>)
 80135ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80135f0:	2206      	movs	r2, #6
 80135f2:	f7ec fded 	bl	80001d0 <memchr>
 80135f6:	2800      	cmp	r0, #0
 80135f8:	d03f      	beq.n	801367a <_vfiprintf_r+0x20a>
 80135fa:	4b26      	ldr	r3, [pc, #152]	@ (8013694 <_vfiprintf_r+0x224>)
 80135fc:	bb1b      	cbnz	r3, 8013646 <_vfiprintf_r+0x1d6>
 80135fe:	9b03      	ldr	r3, [sp, #12]
 8013600:	3307      	adds	r3, #7
 8013602:	f023 0307 	bic.w	r3, r3, #7
 8013606:	3308      	adds	r3, #8
 8013608:	9303      	str	r3, [sp, #12]
 801360a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801360c:	443b      	add	r3, r7
 801360e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013610:	e76a      	b.n	80134e8 <_vfiprintf_r+0x78>
 8013612:	fb0c 3202 	mla	r2, ip, r2, r3
 8013616:	460c      	mov	r4, r1
 8013618:	2001      	movs	r0, #1
 801361a:	e7a8      	b.n	801356e <_vfiprintf_r+0xfe>
 801361c:	2300      	movs	r3, #0
 801361e:	3401      	adds	r4, #1
 8013620:	9305      	str	r3, [sp, #20]
 8013622:	4619      	mov	r1, r3
 8013624:	f04f 0c0a 	mov.w	ip, #10
 8013628:	4620      	mov	r0, r4
 801362a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801362e:	3a30      	subs	r2, #48	@ 0x30
 8013630:	2a09      	cmp	r2, #9
 8013632:	d903      	bls.n	801363c <_vfiprintf_r+0x1cc>
 8013634:	2b00      	cmp	r3, #0
 8013636:	d0c6      	beq.n	80135c6 <_vfiprintf_r+0x156>
 8013638:	9105      	str	r1, [sp, #20]
 801363a:	e7c4      	b.n	80135c6 <_vfiprintf_r+0x156>
 801363c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013640:	4604      	mov	r4, r0
 8013642:	2301      	movs	r3, #1
 8013644:	e7f0      	b.n	8013628 <_vfiprintf_r+0x1b8>
 8013646:	ab03      	add	r3, sp, #12
 8013648:	9300      	str	r3, [sp, #0]
 801364a:	462a      	mov	r2, r5
 801364c:	4b12      	ldr	r3, [pc, #72]	@ (8013698 <_vfiprintf_r+0x228>)
 801364e:	a904      	add	r1, sp, #16
 8013650:	4630      	mov	r0, r6
 8013652:	f7fd fab9 	bl	8010bc8 <_printf_float>
 8013656:	4607      	mov	r7, r0
 8013658:	1c78      	adds	r0, r7, #1
 801365a:	d1d6      	bne.n	801360a <_vfiprintf_r+0x19a>
 801365c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801365e:	07d9      	lsls	r1, r3, #31
 8013660:	d405      	bmi.n	801366e <_vfiprintf_r+0x1fe>
 8013662:	89ab      	ldrh	r3, [r5, #12]
 8013664:	059a      	lsls	r2, r3, #22
 8013666:	d402      	bmi.n	801366e <_vfiprintf_r+0x1fe>
 8013668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801366a:	f7fe f895 	bl	8011798 <__retarget_lock_release_recursive>
 801366e:	89ab      	ldrh	r3, [r5, #12]
 8013670:	065b      	lsls	r3, r3, #25
 8013672:	f53f af1f 	bmi.w	80134b4 <_vfiprintf_r+0x44>
 8013676:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013678:	e71e      	b.n	80134b8 <_vfiprintf_r+0x48>
 801367a:	ab03      	add	r3, sp, #12
 801367c:	9300      	str	r3, [sp, #0]
 801367e:	462a      	mov	r2, r5
 8013680:	4b05      	ldr	r3, [pc, #20]	@ (8013698 <_vfiprintf_r+0x228>)
 8013682:	a904      	add	r1, sp, #16
 8013684:	4630      	mov	r0, r6
 8013686:	f7fd fd37 	bl	80110f8 <_printf_i>
 801368a:	e7e4      	b.n	8013656 <_vfiprintf_r+0x1e6>
 801368c:	08014b68 	.word	0x08014b68
 8013690:	08014b72 	.word	0x08014b72
 8013694:	08010bc9 	.word	0x08010bc9
 8013698:	0801344b 	.word	0x0801344b
 801369c:	08014b6e 	.word	0x08014b6e

080136a0 <__swhatbuf_r>:
 80136a0:	b570      	push	{r4, r5, r6, lr}
 80136a2:	460c      	mov	r4, r1
 80136a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136a8:	2900      	cmp	r1, #0
 80136aa:	b096      	sub	sp, #88	@ 0x58
 80136ac:	4615      	mov	r5, r2
 80136ae:	461e      	mov	r6, r3
 80136b0:	da0d      	bge.n	80136ce <__swhatbuf_r+0x2e>
 80136b2:	89a3      	ldrh	r3, [r4, #12]
 80136b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80136b8:	f04f 0100 	mov.w	r1, #0
 80136bc:	bf14      	ite	ne
 80136be:	2340      	movne	r3, #64	@ 0x40
 80136c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80136c4:	2000      	movs	r0, #0
 80136c6:	6031      	str	r1, [r6, #0]
 80136c8:	602b      	str	r3, [r5, #0]
 80136ca:	b016      	add	sp, #88	@ 0x58
 80136cc:	bd70      	pop	{r4, r5, r6, pc}
 80136ce:	466a      	mov	r2, sp
 80136d0:	f000 f878 	bl	80137c4 <_fstat_r>
 80136d4:	2800      	cmp	r0, #0
 80136d6:	dbec      	blt.n	80136b2 <__swhatbuf_r+0x12>
 80136d8:	9901      	ldr	r1, [sp, #4]
 80136da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80136de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80136e2:	4259      	negs	r1, r3
 80136e4:	4159      	adcs	r1, r3
 80136e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80136ea:	e7eb      	b.n	80136c4 <__swhatbuf_r+0x24>

080136ec <__smakebuf_r>:
 80136ec:	898b      	ldrh	r3, [r1, #12]
 80136ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80136f0:	079d      	lsls	r5, r3, #30
 80136f2:	4606      	mov	r6, r0
 80136f4:	460c      	mov	r4, r1
 80136f6:	d507      	bpl.n	8013708 <__smakebuf_r+0x1c>
 80136f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80136fc:	6023      	str	r3, [r4, #0]
 80136fe:	6123      	str	r3, [r4, #16]
 8013700:	2301      	movs	r3, #1
 8013702:	6163      	str	r3, [r4, #20]
 8013704:	b003      	add	sp, #12
 8013706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013708:	ab01      	add	r3, sp, #4
 801370a:	466a      	mov	r2, sp
 801370c:	f7ff ffc8 	bl	80136a0 <__swhatbuf_r>
 8013710:	9f00      	ldr	r7, [sp, #0]
 8013712:	4605      	mov	r5, r0
 8013714:	4639      	mov	r1, r7
 8013716:	4630      	mov	r0, r6
 8013718:	f7fe ff36 	bl	8012588 <_malloc_r>
 801371c:	b948      	cbnz	r0, 8013732 <__smakebuf_r+0x46>
 801371e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013722:	059a      	lsls	r2, r3, #22
 8013724:	d4ee      	bmi.n	8013704 <__smakebuf_r+0x18>
 8013726:	f023 0303 	bic.w	r3, r3, #3
 801372a:	f043 0302 	orr.w	r3, r3, #2
 801372e:	81a3      	strh	r3, [r4, #12]
 8013730:	e7e2      	b.n	80136f8 <__smakebuf_r+0xc>
 8013732:	89a3      	ldrh	r3, [r4, #12]
 8013734:	6020      	str	r0, [r4, #0]
 8013736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801373a:	81a3      	strh	r3, [r4, #12]
 801373c:	9b01      	ldr	r3, [sp, #4]
 801373e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013742:	b15b      	cbz	r3, 801375c <__smakebuf_r+0x70>
 8013744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013748:	4630      	mov	r0, r6
 801374a:	f000 f84d 	bl	80137e8 <_isatty_r>
 801374e:	b128      	cbz	r0, 801375c <__smakebuf_r+0x70>
 8013750:	89a3      	ldrh	r3, [r4, #12]
 8013752:	f023 0303 	bic.w	r3, r3, #3
 8013756:	f043 0301 	orr.w	r3, r3, #1
 801375a:	81a3      	strh	r3, [r4, #12]
 801375c:	89a3      	ldrh	r3, [r4, #12]
 801375e:	431d      	orrs	r5, r3
 8013760:	81a5      	strh	r5, [r4, #12]
 8013762:	e7cf      	b.n	8013704 <__smakebuf_r+0x18>

08013764 <_raise_r>:
 8013764:	291f      	cmp	r1, #31
 8013766:	b538      	push	{r3, r4, r5, lr}
 8013768:	4605      	mov	r5, r0
 801376a:	460c      	mov	r4, r1
 801376c:	d904      	bls.n	8013778 <_raise_r+0x14>
 801376e:	2316      	movs	r3, #22
 8013770:	6003      	str	r3, [r0, #0]
 8013772:	f04f 30ff 	mov.w	r0, #4294967295
 8013776:	bd38      	pop	{r3, r4, r5, pc}
 8013778:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801377a:	b112      	cbz	r2, 8013782 <_raise_r+0x1e>
 801377c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013780:	b94b      	cbnz	r3, 8013796 <_raise_r+0x32>
 8013782:	4628      	mov	r0, r5
 8013784:	f000 f852 	bl	801382c <_getpid_r>
 8013788:	4622      	mov	r2, r4
 801378a:	4601      	mov	r1, r0
 801378c:	4628      	mov	r0, r5
 801378e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013792:	f000 b839 	b.w	8013808 <_kill_r>
 8013796:	2b01      	cmp	r3, #1
 8013798:	d00a      	beq.n	80137b0 <_raise_r+0x4c>
 801379a:	1c59      	adds	r1, r3, #1
 801379c:	d103      	bne.n	80137a6 <_raise_r+0x42>
 801379e:	2316      	movs	r3, #22
 80137a0:	6003      	str	r3, [r0, #0]
 80137a2:	2001      	movs	r0, #1
 80137a4:	e7e7      	b.n	8013776 <_raise_r+0x12>
 80137a6:	2100      	movs	r1, #0
 80137a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80137ac:	4620      	mov	r0, r4
 80137ae:	4798      	blx	r3
 80137b0:	2000      	movs	r0, #0
 80137b2:	e7e0      	b.n	8013776 <_raise_r+0x12>

080137b4 <raise>:
 80137b4:	4b02      	ldr	r3, [pc, #8]	@ (80137c0 <raise+0xc>)
 80137b6:	4601      	mov	r1, r0
 80137b8:	6818      	ldr	r0, [r3, #0]
 80137ba:	f7ff bfd3 	b.w	8013764 <_raise_r>
 80137be:	bf00      	nop
 80137c0:	200001b8 	.word	0x200001b8

080137c4 <_fstat_r>:
 80137c4:	b538      	push	{r3, r4, r5, lr}
 80137c6:	4d07      	ldr	r5, [pc, #28]	@ (80137e4 <_fstat_r+0x20>)
 80137c8:	2300      	movs	r3, #0
 80137ca:	4604      	mov	r4, r0
 80137cc:	4608      	mov	r0, r1
 80137ce:	4611      	mov	r1, r2
 80137d0:	602b      	str	r3, [r5, #0]
 80137d2:	f7f4 fb93 	bl	8007efc <_fstat>
 80137d6:	1c43      	adds	r3, r0, #1
 80137d8:	d102      	bne.n	80137e0 <_fstat_r+0x1c>
 80137da:	682b      	ldr	r3, [r5, #0]
 80137dc:	b103      	cbz	r3, 80137e0 <_fstat_r+0x1c>
 80137de:	6023      	str	r3, [r4, #0]
 80137e0:	bd38      	pop	{r3, r4, r5, pc}
 80137e2:	bf00      	nop
 80137e4:	2000cca4 	.word	0x2000cca4

080137e8 <_isatty_r>:
 80137e8:	b538      	push	{r3, r4, r5, lr}
 80137ea:	4d06      	ldr	r5, [pc, #24]	@ (8013804 <_isatty_r+0x1c>)
 80137ec:	2300      	movs	r3, #0
 80137ee:	4604      	mov	r4, r0
 80137f0:	4608      	mov	r0, r1
 80137f2:	602b      	str	r3, [r5, #0]
 80137f4:	f7f4 fb92 	bl	8007f1c <_isatty>
 80137f8:	1c43      	adds	r3, r0, #1
 80137fa:	d102      	bne.n	8013802 <_isatty_r+0x1a>
 80137fc:	682b      	ldr	r3, [r5, #0]
 80137fe:	b103      	cbz	r3, 8013802 <_isatty_r+0x1a>
 8013800:	6023      	str	r3, [r4, #0]
 8013802:	bd38      	pop	{r3, r4, r5, pc}
 8013804:	2000cca4 	.word	0x2000cca4

08013808 <_kill_r>:
 8013808:	b538      	push	{r3, r4, r5, lr}
 801380a:	4d07      	ldr	r5, [pc, #28]	@ (8013828 <_kill_r+0x20>)
 801380c:	2300      	movs	r3, #0
 801380e:	4604      	mov	r4, r0
 8013810:	4608      	mov	r0, r1
 8013812:	4611      	mov	r1, r2
 8013814:	602b      	str	r3, [r5, #0]
 8013816:	f7f4 fb11 	bl	8007e3c <_kill>
 801381a:	1c43      	adds	r3, r0, #1
 801381c:	d102      	bne.n	8013824 <_kill_r+0x1c>
 801381e:	682b      	ldr	r3, [r5, #0]
 8013820:	b103      	cbz	r3, 8013824 <_kill_r+0x1c>
 8013822:	6023      	str	r3, [r4, #0]
 8013824:	bd38      	pop	{r3, r4, r5, pc}
 8013826:	bf00      	nop
 8013828:	2000cca4 	.word	0x2000cca4

0801382c <_getpid_r>:
 801382c:	f7f4 bafe 	b.w	8007e2c <_getpid>

08013830 <_malloc_usable_size_r>:
 8013830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013834:	1f18      	subs	r0, r3, #4
 8013836:	2b00      	cmp	r3, #0
 8013838:	bfbc      	itt	lt
 801383a:	580b      	ldrlt	r3, [r1, r0]
 801383c:	18c0      	addlt	r0, r0, r3
 801383e:	4770      	bx	lr

08013840 <_init>:
 8013840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013842:	bf00      	nop
 8013844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013846:	bc08      	pop	{r3}
 8013848:	469e      	mov	lr, r3
 801384a:	4770      	bx	lr

0801384c <_fini>:
 801384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801384e:	bf00      	nop
 8013850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013852:	bc08      	pop	{r3}
 8013854:	469e      	mov	lr, r3
 8013856:	4770      	bx	lr
