#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:31:52 2023
# Process ID: 3772686
# Current directory: /doc/wxy/2023_7_21/fuzz_4/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_4/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_4/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4801.041 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3772739
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12947 ; free virtual = 126329
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module7' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:77]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module13' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:776]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module13' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:776]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (119) of module 'module13' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:146]
WARNING: [Synth 8-689] width (20) of port connection 'wire14' does not match port width (4) of module 'module13' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:146]
INFO: [Synth 8-6157] synthesizing module 'module32' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:662]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module32' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:662]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (178) of module 'module32' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:147]
WARNING: [Synth 8-689] width (20) of port connection 'wire37' does not match port width (12) of module 'module32' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:147]
WARNING: [Synth 8-689] width (13) of port connection 'wire36' does not match port width (5) of module 'module32' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:147]
WARNING: [Synth 8-689] width (12) of port connection 'wire33' does not match port width (7) of module 'module32' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:147]
INFO: [Synth 8-6157] synthesizing module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:560]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module56' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:560]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (152) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:152]
WARNING: [Synth 8-689] width (20) of port connection 'wire61' does not match port width (19) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:152]
WARNING: [Synth 8-689] width (22) of port connection 'wire60' does not match port width (15) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:152]
WARNING: [Synth 8-689] width (21) of port connection 'wire57' does not match port width (10) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:152]
INFO: [Synth 8-6157] synthesizing module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:276]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module88' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:276]
WARNING: [Synth 8-689] width (13) of port connection 'wire90' does not match port width (11) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:160]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (506) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:160]
WARNING: [Synth 8-689] width (21) of port connection 'wire89' does not match port width (9) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:160]
WARNING: [Synth 8-689] width (18) of port connection 'wire91' does not match port width (3) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:160]
WARNING: [Synth 8-689] width (21) of port connection 'wire92' does not match port width (12) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:160]
INFO: [Synth 8-6157] synthesizing module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:246]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module138' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:246]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (53) of module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:161]
WARNING: [Synth 8-689] width (18) of port connection 'wire139' does not match port width (17) of module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:161]
WARNING: [Synth 8-689] width (14) of port connection 'wire141' does not match port width (9) of module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:161]
WARNING: [Synth 8-689] width (20) of port connection 'wire143' does not match port width (15) of module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:161]
WARNING: [Synth 8-689] width (21) of port connection 'wire142' does not match port width (18) of module 'module138' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:161]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (506) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:173]
WARNING: [Synth 8-689] width (12) of port connection 'wire91' does not match port width (3) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:173]
WARNING: [Synth 8-689] width (20) of port connection 'wire90' does not match port width (11) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:173]
WARNING: [Synth 8-689] width (14) of port connection 'wire89' does not match port width (9) of module 'module88' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:173]
INFO: [Synth 8-6155] done synthesizing module 'module7' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:77]
WARNING: [Synth 8-689] width (21) of port connection 'wire10' does not match port width (20) of module 'module7' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:46]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (394) of module 'module7' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:46]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (152) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:65]
WARNING: [Synth 8-689] width (22) of port connection 'wire61' does not match port width (19) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:65]
WARNING: [Synth 8-689] width (18) of port connection 'wire60' does not match port width (15) of module 'module56' [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:65]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg28_reg was removed.  [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:796]
WARNING: [Synth 8-6014] Unused sequential element reg134_reg was removed.  [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:327]
WARNING: [Synth 8-3917] design top has port y[190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[181] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[180] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[176] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[175] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[174] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[173] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[172] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[171] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[140] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[139] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[138] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[137] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[136] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[135] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[134] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[133] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[132] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[128] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[70] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[69] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[68] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[67] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[66] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[65] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[64] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[63] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[62] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[61] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[44] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[43] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[42] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[39] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[38] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[37] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[36] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[35] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[34] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[33] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[32] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[31] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[29] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[28] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[27] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[26] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire57[9] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire3[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire3[19] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14034 ; free virtual = 127417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14034 ; free virtual = 127417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 14033 ; free virtual = 127416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13969 ; free virtual = 127353
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input     22 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 3     
	   2 Input     20 Bit         XORs := 5     
	   2 Input     19 Bit         XORs := 5     
	   2 Input     18 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
+---XORs : 
	               22 Bit    Wide XORs := 2     
	               21 Bit    Wide XORs := 6     
	               20 Bit    Wide XORs := 4     
	               19 Bit    Wide XORs := 1     
	               18 Bit    Wide XORs := 3     
	               13 Bit    Wide XORs := 4     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 4     
	               10 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 3     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 4     
	                5 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 2     
+---Registers : 
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                1x8  Multipliers := 1     
	                1x6  Multipliers := 2     
	                6x6  Multipliers := 2     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 11    
	   2 Input   21 Bit        Muxes := 5     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 19    
	   2 Input   16 Bit        Muxes := 16    
	   2 Input   15 Bit        Muxes := 26    
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 11    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 17    
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'reg167_reg' and it is trimmed from '22' to '14' bits. [/doc/wxy/2023_7_21/fuzz_4/vivado/rtl.v:116]
WARNING: [Synth 8-3917] design top has port y[190] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[181] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[180] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[176] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[175] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[174] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[173] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[172] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[171] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire57[9] in module module56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire3[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire3[19] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127105
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13715 ; free virtual = 127103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     9|
|4     |LUT2   |    16|
|5     |LUT3   |     3|
|6     |LUT4   |    12|
|7     |LUT5   |    11|
|8     |LUT6   |    22|
|9     |FDRE   |     4|
|10    |IBUF   |    62|
|11    |OBUF   |   191|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |   339|
|2     |  modinst171   |module7  |     7|
|3     |    modinst137 |module88 |     7|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13808 ; free virtual = 127196
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13732 ; free virtual = 127120
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 44b669a3
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13937 ; free virtual = 127325
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:32:09 2023...
----------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13721 ; free virtual = 127109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13808 ; free virtual = 127196
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13732 ; free virtual = 127120
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 44b669a3
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13937 ; free virtual = 127325
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:32:09 2023...
