/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[114] & celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z & celloutsig_1_2z);
  assign celloutsig_1_17z = ~(celloutsig_1_15z[8] & celloutsig_1_5z);
  assign celloutsig_0_31z = ~(celloutsig_0_27z & celloutsig_0_2z[4]);
  assign celloutsig_1_6z = ~((in_data[133] | in_data[112]) & celloutsig_1_3z[2]);
  assign celloutsig_0_12z = ~((celloutsig_0_6z[1] | celloutsig_0_2z[2]) & in_data[45]);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= in_data[15:9];
  assign celloutsig_0_0z = in_data[57:43] / { 1'h1, in_data[14:1] };
  assign celloutsig_1_3z = celloutsig_1_0z[6:1] / { 1'h1, in_data[131:128], celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_15z[14:7] / { 1'h1, celloutsig_1_11z[0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_5z[8:0] / { 1'h1, celloutsig_0_2z[7:0] };
  assign celloutsig_0_13z = celloutsig_0_4z[5:1] / { 1'h1, celloutsig_0_8z[2], celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_17z } / { 1'h1, in_data[78:71] };
  assign celloutsig_1_19z = { in_data[167:163], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_10z } / { 1'h1, celloutsig_1_9z[4:0], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_26z = { celloutsig_0_6z[4:3], celloutsig_0_12z } >= celloutsig_0_6z[8:6];
  assign celloutsig_1_2z = in_data[125:122] > { in_data[133:131], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_11z } > { celloutsig_1_0z[6:1], celloutsig_1_16z };
  assign celloutsig_0_30z = { celloutsig_0_25z[4:3], celloutsig_0_13z } > { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] || in_data[147:144];
  assign celloutsig_0_11z = celloutsig_0_6z[7:0] || { celloutsig_0_8z[4:0], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_4z[7] & ~(celloutsig_0_5z[7]);
  assign celloutsig_0_27z = celloutsig_0_3z[0] & ~(celloutsig_0_11z);
  assign celloutsig_1_0z = in_data[107:101] % { 1'h1, in_data[177:172] };
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } % { 1'h1, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_32z = in_data[86:82] % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_30z, celloutsig_0_30z };
  assign celloutsig_1_7z = in_data[155:153] != in_data[111:109];
  assign celloutsig_0_3z = - celloutsig_0_0z[10:8];
  assign celloutsig_1_11z = - { celloutsig_1_3z[4:3], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_5z = - celloutsig_0_0z[13:3];
  assign celloutsig_0_16z = celloutsig_0_2z[10] & celloutsig_0_12z;
  assign celloutsig_0_28z = _00_[3] & in_data[43];
  assign celloutsig_1_13z = ^ in_data[141:137];
  assign celloutsig_0_4z = in_data[22:7] << in_data[38:23];
  assign celloutsig_0_8z = celloutsig_0_2z[7:2] <<< celloutsig_0_4z[14:9];
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } >>> celloutsig_1_3z;
  assign celloutsig_0_17z = celloutsig_0_13z[3:1] >>> celloutsig_0_3z;
  assign celloutsig_0_2z = { celloutsig_0_0z[8:1], _00_ } ^ celloutsig_0_0z;
  assign { out_data[128], out_data[112:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
