

================================================================
== Vitis HLS Report for 'colordetect_accel_entry31'
================================================================
* Date:           Wed Feb 23 11:16:24 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |cols_out_blk_n         |   9|          2|    1|          2|
    |high_thresh_out_blk_n  |   9|          2|    1|          2|
    |low_thresh_out_blk_n   |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |rows_out_blk_n         |   9|          2|    1|          2|
    |t1_out_blk_n           |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  63|         14|    7|         14|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  colordetect_accel.entry31|  return value|
|low_thresh              |   in|   64|     ap_none|                 low_thresh|        scalar|
|high_thresh             |   in|   64|     ap_none|                high_thresh|        scalar|
|rows                    |   in|   32|     ap_none|                       rows|        scalar|
|cols                    |   in|   32|     ap_none|                       cols|        scalar|
|t1                      |   in|   32|     ap_none|                         t1|        scalar|
|low_thresh_out_din      |  out|   64|     ap_fifo|             low_thresh_out|       pointer|
|low_thresh_out_full_n   |   in|    1|     ap_fifo|             low_thresh_out|       pointer|
|low_thresh_out_write    |  out|    1|     ap_fifo|             low_thresh_out|       pointer|
|high_thresh_out_din     |  out|   64|     ap_fifo|            high_thresh_out|       pointer|
|high_thresh_out_full_n  |   in|    1|     ap_fifo|            high_thresh_out|       pointer|
|high_thresh_out_write   |  out|    1|     ap_fifo|            high_thresh_out|       pointer|
|rows_out_din            |  out|   32|     ap_fifo|                   rows_out|       pointer|
|rows_out_full_n         |   in|    1|     ap_fifo|                   rows_out|       pointer|
|rows_out_write          |  out|    1|     ap_fifo|                   rows_out|       pointer|
|cols_out_din            |  out|   32|     ap_fifo|                   cols_out|       pointer|
|cols_out_full_n         |   in|    1|     ap_fifo|                   cols_out|       pointer|
|cols_out_write          |  out|    1|     ap_fifo|                   cols_out|       pointer|
|t1_out_din              |  out|   32|     ap_fifo|                     t1_out|       pointer|
|t1_out_full_n           |   in|    1|     ap_fifo|                     t1_out|       pointer|
|t1_out_write            |  out|    1|     ap_fifo|                     t1_out|       pointer|
+------------------------+-----+-----+------------+---------------------------+--------------+

