{
  "design": {
    "design_info": {
      "boundary_crc": "0x32F0338232F03382",
      "device": "xc7a35tcpg236-1",
      "name": "Segment_G",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "segment_G": {
        "xup_and3_0": "",
        "xup_and3_1": "",
        "xup_inv_0": "",
        "xup_inv_1": "",
        "xup_inv_2": "",
        "xup_or2_0": ""
      }
    },
    "ports": {
      "G": {
        "direction": "O"
      },
      "X3": {
        "direction": "I"
      },
      "X2": {
        "direction": "I"
      },
      "X1": {
        "direction": "I"
      },
      "X0": {
        "direction": "I"
      }
    },
    "components": {
      "segment_G": {
        "ports": {
          "X2": {
            "direction": "I"
          },
          "X1": {
            "direction": "I"
          },
          "X0": {
            "direction": "I"
          },
          "X3": {
            "direction": "I"
          },
          "G": {
            "direction": "O"
          }
        },
        "components": {
          "xup_and3_0": {
            "vlnv": "xilinx.com:xup:xup_and3:1.0",
            "xci_name": "Segment_G_xup_and3_0_0",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          },
          "xup_and3_1": {
            "vlnv": "xilinx.com:xup:xup_and3:1.0",
            "xci_name": "Segment_G_xup_and3_0_1",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          },
          "xup_inv_0": {
            "vlnv": "xilinx.com:xup:xup_inv:1.0",
            "xci_name": "Segment_G_xup_inv_0_0",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          },
          "xup_inv_1": {
            "vlnv": "xilinx.com:xup:xup_inv:1.0",
            "xci_name": "Segment_G_xup_inv_0_1",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          },
          "xup_inv_2": {
            "vlnv": "xilinx.com:xup:xup_inv:1.0",
            "xci_name": "Segment_G_xup_inv_0_2",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          },
          "xup_or2_0": {
            "vlnv": "xilinx.com:xup:xup_or2:1.0",
            "xci_name": "Segment_G_xup_or2_0_0",
            "parameters": {
              "DELAY": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "xup_inv_0_y": {
            "ports": [
              "xup_inv_0/y",
              "xup_and3_0/a"
            ]
          },
          "xup_inv_1_y": {
            "ports": [
              "xup_inv_1/y",
              "xup_and3_0/b"
            ]
          },
          "xup_inv_2_y": {
            "ports": [
              "xup_inv_2/y",
              "xup_and3_0/c"
            ]
          },
          "xup_and3_0_y": {
            "ports": [
              "xup_and3_0/y",
              "xup_or2_0/a"
            ]
          },
          "xup_and3_1_y": {
            "ports": [
              "xup_and3_1/y",
              "xup_or2_0/b"
            ]
          },
          "a_1_1": {
            "ports": [
              "X2",
              "xup_inv_1/a",
              "xup_and3_1/a"
            ]
          },
          "a_2_1": {
            "ports": [
              "X1",
              "xup_inv_2/a",
              "xup_and3_1/b"
            ]
          },
          "c_0_1": {
            "ports": [
              "X0",
              "xup_and3_1/c"
            ]
          },
          "a_0_1": {
            "ports": [
              "X3",
              "xup_inv_0/a"
            ]
          },
          "xup_or2_0_y": {
            "ports": [
              "xup_or2_0/y",
              "G"
            ]
          }
        }
      }
    },
    "nets": {
      "xup_or2_0_y": {
        "ports": [
          "segment_G/G",
          "G"
        ]
      },
      "a_0_1": {
        "ports": [
          "X3",
          "segment_G/X3"
        ]
      },
      "a_1_1": {
        "ports": [
          "X2",
          "segment_G/X2"
        ]
      },
      "a_2_1": {
        "ports": [
          "X1",
          "segment_G/X1"
        ]
      },
      "c_0_1": {
        "ports": [
          "X0",
          "segment_G/X0"
        ]
      }
    }
  }
}