Analysis & Synthesis report for RNG
Fri Feb 17 17:37:19 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i
 15. Parameter Settings for User Entity Instance: ring_oscillator:r_source
 16. Parameter Settings for User Entity Instance: ring_oscillator:r_sampling
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i"
 19. Port Connectivity Checks: "IPPLL3_0002:clk_1000M"
 20. Signal Tap Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 17 17:37:19 2023       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; RNG                                         ;
; Top-level Entity Name           ; RNG                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 550                                         ;
; Total pins                      ; 9                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,072                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; RNG                ; RNG                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; RNG.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/RNG.sv                                                             ;             ;
; clock_gen.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/clock_gen.sv                                                       ;             ;
; IPPLL/IPPLL_0002.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL/IPPLL_0002.v                                                 ; IPPLL       ;
; IPPLL2/IPPLL2_0002.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL2/IPPLL2_0002.v                                               ; IPPLL2      ;
; IPPLL3/IPPLL3_0002.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3/IPPLL3_0002.v                                               ; IPPLL3      ;
; ring_oscillator.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv                                                 ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                       ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_8i84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/altsyncram_8i84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/decode_5la.tdf                                                  ;             ;
; db/mux_lfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/mux_lfb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;             ;
; db/cntr_h7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_h7i.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sldbb26ba4f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 323                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 354                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 66                       ;
;     -- 5 input functions                    ; 71                       ;
;     -- 4 input functions                    ; 39                       ;
;     -- <=3 input functions                  ; 177                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 550                      ;
;                                             ;                          ;
; I/O pins                                    ; 9                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 131072                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 371                      ;
; Total fan-out                               ; 3843                     ;
; Average fan-out                             ; 4.05                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RNG                                                                                                                                    ; 354 (0)             ; 550 (1)                   ; 131072            ; 0          ; 9    ; 0            ; |RNG                                                                                                                                                                                                                                                                                                                                            ; RNG                               ; work         ;
;    |IPPLL3_0002:clk_1000M|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|IPPLL3_0002:clk_1000M                                                                                                                                                                                                                                                                                                                      ; IPPLL3_0002                       ; IPPLL3       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                              ; altera_pll                        ; work         ;
;    |ring_oscillator:r_sampling|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|ring_oscillator:r_sampling                                                                                                                                                                                                                                                                                                                 ; ring_oscillator                   ; work         ;
;    |ring_oscillator:r_source|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|ring_oscillator:r_source                                                                                                                                                                                                                                                                                                                   ; ring_oscillator                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 259 (2)             ; 459 (9)                   ; 131072            ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 257 (0)             ; 450 (0)                   ; 131072            ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 257 (67)            ; 450 (120)                 ; 131072            ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8i84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated                                                                                                                                                 ; altsyncram_8i84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (10)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_h7i:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_h7i:auto_generated                                                             ; cntr_h7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_79i:auto_generated                                                                            ; cntr_79i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RNG|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RNG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ring_oscillator:r_source|wi[0]~0                       ;   ;
; ring_oscillator:r_sampling|wi[0]~0                     ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 550   ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 147   ;
; Number of registers using Asynchronous Clear ; 203   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 361   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------+
; Parameter Name                       ; Value                  ; Type                       ;
+--------------------------------------+------------------------+----------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                     ;
; fractional_vco_multiplier            ; false                  ; String                     ;
; pll_type                             ; General                ; String                     ;
; pll_subtype                          ; General                ; String                     ;
; number_of_clocks                     ; 2                      ; Signed Integer             ;
; operation_mode                       ; direct                 ; String                     ;
; deserialization_factor               ; 4                      ; Signed Integer             ;
; data_rate                            ; 0                      ; Signed Integer             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer             ;
; output_clock_frequency0              ; 1000.000000 MHz        ; String                     ;
; phase_shift0                         ; 0 ps                   ; String                     ;
; duty_cycle0                          ; 50                     ; Signed Integer             ;
; output_clock_frequency1              ; 5.000000 MHz           ; String                     ;
; phase_shift1                         ; 0 ps                   ; String                     ;
; duty_cycle1                          ; 50                     ; Signed Integer             ;
; output_clock_frequency2              ; 0 MHz                  ; String                     ;
; phase_shift2                         ; 0 ps                   ; String                     ;
; duty_cycle2                          ; 50                     ; Signed Integer             ;
; output_clock_frequency3              ; 0 MHz                  ; String                     ;
; phase_shift3                         ; 0 ps                   ; String                     ;
; duty_cycle3                          ; 50                     ; Signed Integer             ;
; output_clock_frequency4              ; 0 MHz                  ; String                     ;
; phase_shift4                         ; 0 ps                   ; String                     ;
; duty_cycle4                          ; 50                     ; Signed Integer             ;
; output_clock_frequency5              ; 0 MHz                  ; String                     ;
; phase_shift5                         ; 0 ps                   ; String                     ;
; duty_cycle5                          ; 50                     ; Signed Integer             ;
; output_clock_frequency6              ; 0 MHz                  ; String                     ;
; phase_shift6                         ; 0 ps                   ; String                     ;
; duty_cycle6                          ; 50                     ; Signed Integer             ;
; output_clock_frequency7              ; 0 MHz                  ; String                     ;
; phase_shift7                         ; 0 ps                   ; String                     ;
; duty_cycle7                          ; 50                     ; Signed Integer             ;
; output_clock_frequency8              ; 0 MHz                  ; String                     ;
; phase_shift8                         ; 0 ps                   ; String                     ;
; duty_cycle8                          ; 50                     ; Signed Integer             ;
; output_clock_frequency9              ; 0 MHz                  ; String                     ;
; phase_shift9                         ; 0 ps                   ; String                     ;
; duty_cycle9                          ; 50                     ; Signed Integer             ;
; output_clock_frequency10             ; 0 MHz                  ; String                     ;
; phase_shift10                        ; 0 ps                   ; String                     ;
; duty_cycle10                         ; 50                     ; Signed Integer             ;
; output_clock_frequency11             ; 0 MHz                  ; String                     ;
; phase_shift11                        ; 0 ps                   ; String                     ;
; duty_cycle11                         ; 50                     ; Signed Integer             ;
; output_clock_frequency12             ; 0 MHz                  ; String                     ;
; phase_shift12                        ; 0 ps                   ; String                     ;
; duty_cycle12                         ; 50                     ; Signed Integer             ;
; output_clock_frequency13             ; 0 MHz                  ; String                     ;
; phase_shift13                        ; 0 ps                   ; String                     ;
; duty_cycle13                         ; 50                     ; Signed Integer             ;
; output_clock_frequency14             ; 0 MHz                  ; String                     ;
; phase_shift14                        ; 0 ps                   ; String                     ;
; duty_cycle14                         ; 50                     ; Signed Integer             ;
; output_clock_frequency15             ; 0 MHz                  ; String                     ;
; phase_shift15                        ; 0 ps                   ; String                     ;
; duty_cycle15                         ; 50                     ; Signed Integer             ;
; output_clock_frequency16             ; 0 MHz                  ; String                     ;
; phase_shift16                        ; 0 ps                   ; String                     ;
; duty_cycle16                         ; 50                     ; Signed Integer             ;
; output_clock_frequency17             ; 0 MHz                  ; String                     ;
; phase_shift17                        ; 0 ps                   ; String                     ;
; duty_cycle17                         ; 50                     ; Signed Integer             ;
; clock_name_0                         ;                        ; String                     ;
; clock_name_1                         ;                        ; String                     ;
; clock_name_2                         ;                        ; String                     ;
; clock_name_3                         ;                        ; String                     ;
; clock_name_4                         ;                        ; String                     ;
; clock_name_5                         ;                        ; String                     ;
; clock_name_6                         ;                        ; String                     ;
; clock_name_7                         ;                        ; String                     ;
; clock_name_8                         ;                        ; String                     ;
; clock_name_global_0                  ; false                  ; String                     ;
; clock_name_global_1                  ; false                  ; String                     ;
; clock_name_global_2                  ; false                  ; String                     ;
; clock_name_global_3                  ; false                  ; String                     ;
; clock_name_global_4                  ; false                  ; String                     ;
; clock_name_global_5                  ; false                  ; String                     ;
; clock_name_global_6                  ; false                  ; String                     ;
; clock_name_global_7                  ; false                  ; String                     ;
; clock_name_global_8                  ; false                  ; String                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; m_cnt_bypass_en                      ; false                  ; String                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer             ;
; n_cnt_bypass_en                      ; false                  ; String                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en0                     ; false                  ; String                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en1                     ; false                  ; String                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en2                     ; false                  ; String                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en3                     ; false                  ; String                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en4                     ; false                  ; String                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en5                     ; false                  ; String                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en6                     ; false                  ; String                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en7                     ; false                  ; String                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en8                     ; false                  ; String                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en9                     ; false                  ; String                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en10                    ; false                  ; String                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en11                    ; false                  ; String                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en12                    ; false                  ; String                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en13                    ; false                  ; String                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en14                    ; false                  ; String                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en15                    ; false                  ; String                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en16                    ; false                  ; String                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer             ;
; c_cnt_bypass_en17                    ; false                  ; String                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer             ;
; pll_vco_div                          ; 1                      ; Signed Integer             ;
; pll_slf_rst                          ; false                  ; String                     ;
; pll_bw_sel                           ; low                    ; String                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                     ;
; pll_cp_current                       ; 0                      ; Signed Integer             ;
; pll_bwctrl                           ; 0                      ; Signed Integer             ;
; pll_fractional_division              ; 1                      ; Signed Integer             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                     ;
; mimic_fbclk_type                     ; gclk                   ; String                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer             ;
; refclk1_frequency                    ; 0 MHz                  ; String                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                     ;
+--------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ring_oscillator:r_source ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; NO_STAGES      ; 7     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ring_oscillator:r_sampling ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; NO_STAGES      ; 69    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                    ;
+-------------------------------------------------+---------------------------------+----------------+
; Parameter Name                                  ; Value                           ; Type           ;
+-------------------------------------------------+---------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                   ; String         ;
; sld_node_info                                   ; 805334528                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                 ; String         ;
; SLD_IP_VERSION                                  ; 6                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                               ; Signed Integer ;
; sld_data_bits                                   ; 8                               ; Untyped        ;
; sld_trigger_bits                                ; 1                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                               ; Untyped        ;
; sld_sample_depth                                ; 16384                           ; Untyped        ;
; sld_segment_size                                ; 16384                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                            ; Untyped        ;
; sld_state_bits                                  ; 11                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                               ; Signed Integer ;
; sld_trigger_level                               ; 1                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                            ; String         ;
; sld_inversion_mask_length                       ; 31                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd       ; String         ;
; sld_state_flow_use_generated                    ; 0                               ; Untyped        ;
; sld_current_resource_width                      ; 1                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i"                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPPLL3_0002:clk_1000M"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 8                ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1                           ;
;     CLR               ; 1                           ;
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         2 data inputs ; 2                           ;
; boundary_port         ; 10                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                 ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; PLL_reset            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_reset                                                    ; N/A     ;
; clk_5M               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i|outclk_wire[1] ; N/A     ;
; enable               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; enable                                                       ; N/A     ;
; f                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reg_val                                                      ; N/A     ;
; reg_val              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reg_val                                                      ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                        ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                        ; N/A     ;
; sampling_signal_out  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ring_oscillator:r_sampling|clk_out                           ; N/A     ;
; signal_tap_clk       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; source_signal_out    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ring_oscillator:r_source|clk_out~0                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 17 17:36:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RNG -c RNG
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rng.sv
    Info (12023): Found entity 1: RNG File: C:/Users/dangj/Desktop/18632/Lab/RNG/RNG.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file clock_gen.sv
Info (12021): Found 1 design units, including 1 entities, in source file ippll.v
    Info (12023): Found entity 1: IPPLL File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ippll/ippll_0002.v
    Info (12023): Found entity 1: IPPLL_0002 File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL/IPPLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ippll2.v
    Info (12023): Found entity 1: IPPLL2 File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ippll2/ippll2_0002.v
    Info (12023): Found entity 1: IPPLL2_0002 File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL2/IPPLL2_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ippll3.v
    Info (12023): Found entity 1: IPPLL3 File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ippll3/ippll3_0002.v
    Info (12023): Found entity 1: IPPLL3_0002 File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3/IPPLL3_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ring_oscillator.sv
    Info (12023): Found entity 1: ring_oscillator File: C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rng_0.sv
    Info (12023): Found entity 1: RNG_0 File: C:/Users/dangj/Desktop/18632/Lab/RNG/RNG_0.sv Line: 1
Info (12127): Elaborating entity "RNG" for the top level hierarchy
Info (12128): Elaborating entity "IPPLL3_0002" for hierarchy "IPPLL3_0002:clk_1000M" File: C:/Users/dangj/Desktop/18632/Lab/RNG/RNG.sv Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i" File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3/IPPLL3_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i" File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3/IPPLL3_0002.v Line: 88
Info (12133): Instantiated megafunction "IPPLL3_0002:clk_1000M|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/dangj/Desktop/18632/Lab/RNG/IPPLL3/IPPLL3_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "1000.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ring_oscillator" for hierarchy "ring_oscillator:r_source" File: C:/Users/dangj/Desktop/18632/Lab/RNG/RNG.sv Line: 33
Warning (10230): Verilog HDL assignment warning at ring_oscillator.sv(10): truncated value with size 32 to match size of target (1) File: C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv Line: 10
Warning (10230): Verilog HDL assignment warning at ring_oscillator.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv Line: 11
Info (12128): Elaborating entity "ring_oscillator" for hierarchy "ring_oscillator:r_sampling" File: C:/Users/dangj/Desktop/18632/Lab/RNG/RNG.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ring_oscillator.sv(10): truncated value with size 32 to match size of target (1) File: C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv Line: 10
Warning (10230): Verilog HDL assignment warning at ring_oscillator.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/dangj/Desktop/18632/Lab/RNG/ring_oscillator.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8i84.tdf
    Info (12023): Found entity 1: altsyncram_8i84 File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/altsyncram_8i84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/mux_lfb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf
    Info (12023): Found entity 1: cntr_h7i File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_h7i.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.02.17.17:37:05 Progress: Loading sldbb26ba4f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbb26ba4f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dangj/Desktop/18632/Lab/RNG/db/ip/sldbb26ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "IPPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity IPPLL -sip IPPLL.sip -library lib_IPPLL was ignored
Warning (20013): Ignored 16 assignments for entity "IPPLL2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity IPPLL2 -sip IPPLL2.sip -library lib_IPPLL2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity IPPLL2 -sip IPPLL2.sip -library lib_IPPLL2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity IPPLL2 -sip IPPLL2.sip -library lib_IPPLL2 was ignored
Warning (20013): Ignored 317 assignments for entity "IPPLL2_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "IPPLL3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity IPPLL3 -sip IPPLL3.sip -library lib_IPPLL3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity IPPLL3 -sip IPPLL3.sip -library lib_IPPLL3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity IPPLL3 -sip IPPLL3.sip -library lib_IPPLL3 was ignored
Warning (20013): Ignored 317 assignments for entity "IPPLL_0002" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 42 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 749 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 717 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Fri Feb 17 17:37:19 2023
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:39


