

================================================================
== Vitis HLS Report for 'pip_edges'
================================================================
* Date:           Tue May 31 13:30:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   15|   15|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pip_crossing2_fu_93  |pip_crossing2  |       10|       10|  50.000 ns|  50.000 ns|   11|   11|      yes|
        +-------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     194|     618|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      93|    -|
|Register         |        -|     -|     125|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     319|     729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+-----+-----+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------+---------+----+-----+-----+-----+
    |grp_pip_crossing2_fu_93  |pip_crossing2  |        0|   2|  194|  618|    0|
    +-------------------------+---------------+---------+----+-----+-----+-----+
    |Total                    |               |        0|   2|  194|  618|    0|
    +-------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ap_return               |         +|   0|  0|  13|           6|           6|
    |select_ln886_fu_117_p3  |    select|   0|  0|   5|           1|           5|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  18|           7|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |edges_Addr_A_orig  |  14|          3|   32|         96|
    |edges_Addr_B_orig  |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  93|         22|   65|        208|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |acc_reg_175                           |   1|   0|    1|          0|
    |ap_CS_fsm                             |  15|   0|   15|          0|
    |ap_port_reg_px                        |  18|   0|   18|          0|
    |ap_port_reg_py                        |  18|   0|   18|          0|
    |edges_load_1_reg_145                  |  18|   0|   18|          0|
    |edges_load_2_reg_160                  |  18|   0|   18|          0|
    |edges_load_3_reg_165                  |  18|   0|   18|          0|
    |edges_load_reg_140                    |  18|   0|   18|          0|
    |grp_pip_crossing2_fu_93_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 125|   0|  125|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     pip_edges|  return value|
|ap_return             |  out|    6|  ap_ctrl_hs|     pip_edges|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|     pip_edges|  return value|
|px                    |   in|   18|     ap_none|            px|        scalar|
|py                    |   in|   18|     ap_none|            py|        scalar|
|edges_Addr_A          |  out|   32|        bram|         edges|         array|
|edges_EN_A            |  out|    1|        bram|         edges|         array|
|edges_WEN_A           |  out|    4|        bram|         edges|         array|
|edges_Din_A           |  out|   32|        bram|         edges|         array|
|edges_Dout_A          |   in|   32|        bram|         edges|         array|
|edges_Addr_B          |  out|   32|        bram|         edges|         array|
|edges_EN_B            |  out|    1|        bram|         edges|         array|
|edges_WEN_B           |  out|    4|        bram|         edges|         array|
|edges_Din_B           |  out|   32|        bram|         edges|         array|
|edges_Dout_B          |   in|   32|        bram|         edges|         array|
|div_table_V_address0  |  out|   10|   ap_memory|   div_table_V|         array|
|div_table_V_ce0       |  out|    1|   ap_memory|   div_table_V|         array|
|div_table_V_q0        |   in|   18|   ap_memory|   div_table_V|         array|
+----------------------+-----+-----+------------+--------------+--------------+

