digraph "CFG for '_Z15CycleRoutineGPUPcS_ii' function" {
	label="CFG for '_Z15CycleRoutineGPUPcS_ii' function";

	Node0x598c660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %124\l|{<s0>T|<s1>F}}"];
	Node0x598c660:s0 -> Node0x598e570;
	Node0x598c660:s1 -> Node0x598e600;
	Node0x598e570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%15:\l15:                                               \l  %16 = add nsw i32 %13, %2\l  %17 = icmp slt i32 %16, %3\l  br i1 %17, label %18, label %23\l|{<s0>T|<s1>F}}"];
	Node0x598e570:s0 -> Node0x598e8e0;
	Node0x598e570:s1 -> Node0x598e930;
	Node0x598e8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%18:\l18:                                               \l  %19 = sext i32 %16 to i64\l  %20 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %19\l  %21 = load i8, i8 addrspace(1)* %20, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %22 = sext i8 %21 to i32\l  br label %23\l}"];
	Node0x598e8e0 -> Node0x598e930;
	Node0x598e930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%23:\l23:                                               \l  %24 = phi i32 [ %22, %18 ], [ 0, %15 ]\l  %25 = sub nsw i32 %13, %2\l  %26 = icmp sgt i32 %25, -1\l  br i1 %26, label %27, label %33\l|{<s0>T|<s1>F}}"];
	Node0x598e930:s0 -> Node0x598f660;
	Node0x598e930:s1 -> Node0x598f6b0;
	Node0x598f660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%27:\l27:                                               \l  %28 = zext i32 %25 to i64\l  %29 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %28\l  %30 = load i8, i8 addrspace(1)* %29, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %31 = sext i8 %30 to i32\l  %32 = add nsw i32 %24, %31\l  br label %33\l}"];
	Node0x598f660 -> Node0x598f6b0;
	Node0x598f6b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%33:\l33:                                               \l  %34 = phi i32 [ %32, %27 ], [ %24, %23 ]\l  %35 = sdiv i32 %13, %2\l  %36 = add nsw i32 %13, 1\l  %37 = sdiv i32 %36, %2\l  %38 = icmp eq i32 %35, %37\l  br i1 %38, label %39, label %45\l|{<s0>T|<s1>F}}"];
	Node0x598f6b0:s0 -> Node0x5990530;
	Node0x598f6b0:s1 -> Node0x5990580;
	Node0x5990530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%39:\l39:                                               \l  %40 = sext i32 %36 to i64\l  %41 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %40\l  %42 = load i8, i8 addrspace(1)* %41, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %43 = sext i8 %42 to i32\l  %44 = add nsw i32 %34, %43\l  br label %45\l}"];
	Node0x5990530 -> Node0x5990580;
	Node0x5990580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%45:\l45:                                               \l  %46 = phi i32 [ %44, %39 ], [ %34, %33 ]\l  %47 = add nsw i32 %13, -1\l  %48 = sdiv i32 %47, %2\l  %49 = icmp eq i32 %35, %48\l  br i1 %49, label %50, label %56\l|{<s0>T|<s1>F}}"];
	Node0x5990580:s0 -> Node0x5990c40;
	Node0x5990580:s1 -> Node0x5990c90;
	Node0x5990c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%50:\l50:                                               \l  %51 = sext i32 %47 to i64\l  %52 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %51\l  %53 = load i8, i8 addrspace(1)* %52, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %54 = sext i8 %53 to i32\l  %55 = add nsw i32 %46, %54\l  br label %56\l}"];
	Node0x5990c40 -> Node0x5990c90;
	Node0x5990c90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%56:\l56:                                               \l  %57 = phi i32 [ %55, %50 ], [ %46, %45 ]\l  br i1 %17, label %58, label %69\l|{<s0>T|<s1>F}}"];
	Node0x5990c90:s0 -> Node0x5991170;
	Node0x5990c90:s1 -> Node0x59911c0;
	Node0x5991170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%58:\l58:                                               \l  %59 = sdiv i32 %16, %2\l  %60 = add nsw i32 %16, 1\l  %61 = sdiv i32 %60, %2\l  %62 = icmp eq i32 %59, %61\l  br i1 %62, label %63, label %69\l|{<s0>T|<s1>F}}"];
	Node0x5991170:s0 -> Node0x5991540;
	Node0x5991170:s1 -> Node0x59911c0;
	Node0x5991540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%63:\l63:                                               \l  %64 = sext i32 %60 to i64\l  %65 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %64\l  %66 = load i8, i8 addrspace(1)* %65, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %67 = sext i8 %66 to i32\l  %68 = add nsw i32 %57, %67\l  br label %69\l}"];
	Node0x5991540 -> Node0x59911c0;
	Node0x59911c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%69:\l69:                                               \l  %70 = phi i32 [ %68, %63 ], [ %57, %58 ], [ %57, %56 ]\l  br i1 %17, label %71, label %82\l|{<s0>T|<s1>F}}"];
	Node0x59911c0:s0 -> Node0x5991c00;
	Node0x59911c0:s1 -> Node0x5991c50;
	Node0x5991c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%71:\l71:                                               \l  %72 = sdiv i32 %16, %2\l  %73 = add nsw i32 %16, -1\l  %74 = sdiv i32 %73, %2\l  %75 = icmp eq i32 %72, %74\l  br i1 %75, label %76, label %82\l|{<s0>T|<s1>F}}"];
	Node0x5991c00:s0 -> Node0x5991fd0;
	Node0x5991c00:s1 -> Node0x5991c50;
	Node0x5991fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%76:\l76:                                               \l  %77 = sext i32 %73 to i64\l  %78 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %77\l  %79 = load i8, i8 addrspace(1)* %78, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %80 = sext i8 %79 to i32\l  %81 = add nsw i32 %70, %80\l  br label %82\l}"];
	Node0x5991fd0 -> Node0x5991c50;
	Node0x5991c50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%82:\l82:                                               \l  %83 = phi i32 [ %81, %76 ], [ %70, %71 ], [ %70, %69 ]\l  br i1 %26, label %84, label %95\l|{<s0>T|<s1>F}}"];
	Node0x5991c50:s0 -> Node0x5992490;
	Node0x5991c50:s1 -> Node0x59924e0;
	Node0x5992490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%84:\l84:                                               \l  %85 = sdiv i32 %25, %2\l  %86 = add nuw nsw i32 %25, 1\l  %87 = sdiv i32 %86, %2\l  %88 = icmp eq i32 %85, %87\l  br i1 %88, label %89, label %95\l|{<s0>T|<s1>F}}"];
	Node0x5992490:s0 -> Node0x5992860;
	Node0x5992490:s1 -> Node0x59924e0;
	Node0x5992860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%89:\l89:                                               \l  %90 = zext i32 %86 to i64\l  %91 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %90\l  %92 = load i8, i8 addrspace(1)* %91, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %93 = sext i8 %92 to i32\l  %94 = add nsw i32 %83, %93\l  br label %95\l}"];
	Node0x5992860 -> Node0x59924e0;
	Node0x59924e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%95:\l95:                                               \l  %96 = phi i32 [ %94, %89 ], [ %83, %84 ], [ %83, %82 ]\l  br i1 %26, label %97, label %108\l|{<s0>T|<s1>F}}"];
	Node0x59924e0:s0 -> Node0x5992d20;
	Node0x59924e0:s1 -> Node0x5992d70;
	Node0x5992d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%97:\l97:                                               \l  %98 = sdiv i32 %25, %2\l  %99 = add nsw i32 %25, -1\l  %100 = sdiv i32 %99, %2\l  %101 = icmp eq i32 %98, %100\l  br i1 %101, label %102, label %108\l|{<s0>T|<s1>F}}"];
	Node0x5992d20:s0 -> Node0x59930f0;
	Node0x5992d20:s1 -> Node0x5992d70;
	Node0x59930f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%102:\l102:                                              \l  %103 = sext i32 %99 to i64\l  %104 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %103\l  %105 = load i8, i8 addrspace(1)* %104, align 1, !tbaa !7, !amdgpu.noclobber\l... !5\l  %106 = sext i8 %105 to i32\l  %107 = add nsw i32 %96, %106\l  br label %108\l}"];
	Node0x59930f0 -> Node0x5992d70;
	Node0x5992d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%108:\l108:                                              \l  %109 = phi i32 [ %107, %102 ], [ %96, %97 ], [ %96, %95 ]\l  %110 = add nsw i32 %109, -4\l  %111 = icmp ult i32 %110, -2\l  br i1 %111, label %112, label %114\l|{<s0>T|<s1>F}}"];
	Node0x5992d70:s0 -> Node0x5993700;
	Node0x5992d70:s1 -> Node0x5993750;
	Node0x5993700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%112:\l112:                                              \l  %113 = sext i32 %13 to i64\l  br label %120\l}"];
	Node0x5993700 -> Node0x5993900;
	Node0x5993750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%114:\l114:                                              \l  %115 = icmp eq i32 %109, 3\l  %116 = sext i32 %13 to i64\l  br i1 %115, label %120, label %117\l|{<s0>T|<s1>F}}"];
	Node0x5993750:s0 -> Node0x5993900;
	Node0x5993750:s1 -> Node0x5993af0;
	Node0x5993af0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%117:\l117:                                              \l  %118 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %116\l  %119 = load i8, i8 addrspace(1)* %118, align 1, !tbaa !7, !amdgpu.noclobber\l... !5\l  br label %120\l}"];
	Node0x5993af0 -> Node0x5993900;
	Node0x5993900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%120:\l120:                                              \l  %121 = phi i64 [ %113, %112 ], [ %116, %117 ], [ %116, %114 ]\l  %122 = phi i8 [ 0, %112 ], [ %119, %117 ], [ 1, %114 ]\l  %123 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %121\l  store i8 %122, i8 addrspace(1)* %123, align 1, !tbaa !7\l  br label %124\l}"];
	Node0x5993900 -> Node0x598e600;
	Node0x598e600 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%124:\l124:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
