Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: flasher.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : flasher.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : flasher
Output Format                      : NGC
Target Device                      : xpla3

---- Source Options
Top Module Name                    : flasher
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : flasher.lso
verilog2001                        : YES
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/addr_d.vhf in Library work.
Entity <d4_16e_mxilinx_addr_d> (Architecture <behavioral>) compiled.
Entity <addr_d> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf in Library work.
Entity <fd_mxilinx_register_o> (Architecture <behavioral>) compiled.
Entity <fdr_mxilinx_register_o> (Architecture <behavioral>) compiled.
Entity <fdre_mxilinx_register_o> (Architecture <behavioral>) compiled.
Entity <fd4re_mxilinx_register_o> (Architecture <behavioral>) compiled.
Entity <fd8re_mxilinx_register_o> (Architecture <behavioral>) compiled.
Entity <register_o> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf in Library work.
Entity <ftce_mxilinx_timer_1w> (Architecture <behavioral>) compiled.
Entity <cb16ce_mxilinx_timer_1w> (Architecture <behavioral>) compiled.
Entity <timer_1w> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/trig_x.vhf in Library work.
Entity <ftce_mxilinx_trig_x> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_trig_x> (Architecture <behavioral>) compiled.
Entity <trig_x> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf in Library work.
Entity <or8_mxilinx_process_1w> (Architecture <behavioral>) compiled.
Entity <fd_mxilinx_process_1w> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_process_1w> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_process_1w> (Architecture <behavioral>) compiled.
Entity <process_1w> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_norm.vhf in Library work.
Entity <bufe8_mxilinx_process_norm> (Architecture <behavioral>) compiled.
Entity <process_norm> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf in Library work.
Entity <d2_4e_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <fd_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <m8_1e_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <fd8ce_mxilinx_djw_spi> (Architecture <behavioral>) compiled.
Entity <djw_spi> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf in Library work.
Entity <fd_mxilinx_tick> (Architecture <behavioral>) compiled.
Entity <fdre_mxilinx_tick> (Architecture <behavioral>) compiled.
Entity <ftrse_mxilinx_tick> (Architecture <behavioral>) compiled.
Entity <cb16re_mxilinx_tick> (Architecture <behavioral>) compiled.
Entity <buf8_mxilinx_tick> (Architecture <behavioral>) compiled.
Entity <tick> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/flasher.vhf in Library work.
Entity <bufe8_mxilinx_flasher> (Architecture <behavioral>) compiled.
Entity <fd_mxilinx_flasher> (Architecture <behavioral>) compiled.
Entity <fdc_mxilinx_flasher> (Architecture <behavioral>) compiled.
Entity <flasher> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <flasher> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_142_1" for instance <XLXI_142> in unit <flasher>.
    Set user-defined property "HU_SET =  XLXI_145_2" for instance <XLXI_145> in unit <flasher>.
    Set user-defined property "HU_SET =  XLXI_149_0" for instance <XLXI_149> in unit <flasher>.
    Set user-defined property "HU_SET =  XLXI_161_3" for instance <XLXI_161> in unit <flasher>.
    Set user-defined property "HU_SET =  XLXI_166_4" for instance <XLXI_166> in unit <flasher>.
    Set user-defined property "HU_SET =  XLXI_168_5" for instance <XLXI_168> in unit <flasher>.
Entity <flasher> analyzed. Unit <flasher> generated.

Analyzing Entity <trig_x> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <trig_x>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <trig_x>.
    Set user-defined property "HU_SET =  XLXI_3_2" for instance <XLXI_3> in unit <trig_x>.
    Set user-defined property "HU_SET =  XLXI_4_3" for instance <XLXI_4> in unit <trig_x>.
Entity <trig_x> analyzed. Unit <trig_x> generated.

Analyzing Entity <FDC_MXILINX_trig_x> (Architecture <behavioral>).
Entity <FDC_MXILINX_trig_x> analyzed. Unit <FDC_MXILINX_trig_x> generated.

Analyzing Entity <FTCE_MXILINX_trig_x> (Architecture <behavioral>).
Entity <FTCE_MXILINX_trig_x> analyzed. Unit <FTCE_MXILINX_trig_x> generated.

Analyzing Entity <process_1w> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_4" for instance <XLXI_3> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_35_0" for instance <XLXI_35> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_46_1" for instance <XLXI_46> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_68_5" for instance <XLXI_68> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_69_2" for instance <XLXI_69> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_70_3" for instance <XLXI_70> in unit <process_1w>.
    Set user-defined property "HU_SET =  XLXI_73_6" for instance <XLXI_73> in unit <process_1w>.
Entity <process_1w> analyzed. Unit <process_1w> generated.

Analyzing Entity <timer_1w> (Architecture <behavioral>).
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf line 382: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_timer_1w'.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf line 382: Unconnected output port 'TC' of component 'CB16CE_MXILINX_timer_1w'.
    Set user-defined property "HU_SET =  XLXI_1_16" for instance <XLXI_1> in unit <timer_1w>.
Entity <timer_1w> analyzed. Unit <timer_1w> generated.

Analyzing Entity <CB16CE_MXILINX_timer_1w> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_1" for instance <Q0> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q1_0" for instance <Q1> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q2_3" for instance <Q2> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q3_2" for instance <Q3> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q4_7" for instance <Q4> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q5_6" for instance <Q5> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q6_5" for instance <Q6> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q7_4" for instance <Q7> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q8_8" for instance <Q8> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q9_9" for instance <Q9> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q10_10" for instance <Q10> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q11_11" for instance <Q11> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q12_12" for instance <Q12> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q13_13" for instance <Q13> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q14_14" for instance <Q14> in unit <CB16CE_MXILINX_timer_1w>.
    Set user-defined property "HU_SET =  Q15_15" for instance <Q15> in unit <CB16CE_MXILINX_timer_1w>.
Entity <CB16CE_MXILINX_timer_1w> analyzed. Unit <CB16CE_MXILINX_timer_1w> generated.

Analyzing Entity <FTCE_MXILINX_timer_1w> (Architecture <behavioral>).
Entity <FTCE_MXILINX_timer_1w> analyzed. Unit <FTCE_MXILINX_timer_1w> generated.

Analyzing Entity <FD4CE_MXILINX_process_1w> (Architecture <behavioral>).
Entity <FD4CE_MXILINX_process_1w> analyzed. Unit <FD4CE_MXILINX_process_1w> generated.

Analyzing Entity <FDC_MXILINX_process_1w> (Architecture <behavioral>).
Entity <FDC_MXILINX_process_1w> analyzed. Unit <FDC_MXILINX_process_1w> generated.

Analyzing Entity <FD_MXILINX_process_1w> (Architecture <behavioral>).
Entity <FD_MXILINX_process_1w> analyzed. Unit <FD_MXILINX_process_1w> generated.

Analyzing Entity <OR8_MXILINX_process_1w> (Architecture <behavioral>).
Entity <OR8_MXILINX_process_1w> analyzed. Unit <OR8_MXILINX_process_1w> generated.

Analyzing Entity <process_norm> (Architecture <behavioral>).
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_norm.vhf line 266: Unconnected output port 'sel_mode_select' of component 'addr_d'.
    Set user-defined property "HU_SET =  XLXI_9_0" for instance <XLXI_9> in unit <process_norm>.
    Set user-defined property "HU_SET =  XLXI_10_2" for instance <XLXI_10> in unit <process_norm>.
    Set user-defined property "HU_SET =  XLXI_46_1" for instance <XLXI_46> in unit <process_norm>.
Entity <process_norm> analyzed. Unit <process_norm> generated.

Analyzing Entity <addr_d> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <addr_d>.
Entity <addr_d> analyzed. Unit <addr_d> generated.

Analyzing Entity <D4_16E_MXILINX_addr_d> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_addr_d> analyzed. Unit <D4_16E_MXILINX_addr_d> generated.

Analyzing Entity <register_o> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_16" for instance <XLXI_3> in unit <register_o>.
    Set user-defined property "HU_SET =  XLXI_4_15" for instance <XLXI_4> in unit <register_o>.
    Set user-defined property "HU_SET =  XLXI_5_17" for instance <XLXI_5> in unit <register_o>.
    Set user-defined property "HU_SET =  XLXI_6_18" for instance <XLXI_6> in unit <register_o>.
    Set user-defined property "HU_SET =  XLXI_15_14" for instance <XLXI_15> in unit <register_o>.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf line 421: Unconnected output port 'Q2' of component 'FD4RE_MXILINX_register_o'.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf line 421: Unconnected output port 'Q3' of component 'FD4RE_MXILINX_register_o'.
    Set user-defined property "HU_SET =  XLXI_16_19" for instance <XLXI_16> in unit <register_o>.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf line 426: Unconnected output port 'Q3' of component 'FD4RE_MXILINX_register_o'.
    Set user-defined property "HU_SET =  XLXI_112_20" for instance <XLXI_112> in unit <register_o>.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf line 431: Unconnected output port 'Q2' of component 'FD4RE_MXILINX_register_o'.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf line 431: Unconnected output port 'Q3' of component 'FD4RE_MXILINX_register_o'.
    Set user-defined property "HU_SET =  XLXI_113_21" for instance <XLXI_113> in unit <register_o>.
    Set user-defined property "HU_SET =  XLXI_152_22" for instance <XLXI_152> in unit <register_o>.
Entity <register_o> analyzed. Unit <register_o> generated.

Analyzing Entity <FD4RE_MXILINX_register_o> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_4" for instance <U0> in unit <FD4RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  U1_3" for instance <U1> in unit <FD4RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <FD4RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  U3_5" for instance <U3> in unit <FD4RE_MXILINX_register_o>.
Entity <FD4RE_MXILINX_register_o> analyzed. Unit <FD4RE_MXILINX_register_o> generated.

Analyzing Entity <FDRE_MXILINX_register_o> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_42_1" for instance <I_36_42> in unit <FDRE_MXILINX_register_o>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_register_o>.
Entity <FDRE_MXILINX_register_o> analyzed. Unit <FDRE_MXILINX_register_o> generated.

Analyzing Entity <FD_MXILINX_register_o> (Architecture <behavioral>).
Entity <FD_MXILINX_register_o> analyzed. Unit <FD_MXILINX_register_o> generated.

Analyzing Entity <FD8RE_MXILINX_register_o> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_10" for instance <Q0> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q1_11" for instance <Q1> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q2_7" for instance <Q2> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q3_12" for instance <Q3> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q4_9" for instance <Q4> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q5_13" for instance <Q5> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q6_8" for instance <Q6> in unit <FD8RE_MXILINX_register_o>.
    Set user-defined property "HU_SET =  Q7_6" for instance <Q7> in unit <FD8RE_MXILINX_register_o>.
Entity <FD8RE_MXILINX_register_o> analyzed. Unit <FD8RE_MXILINX_register_o> generated.

Analyzing Entity <FDR_MXILINX_register_o> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <FDR_MXILINX_register_o>.
Entity <FDR_MXILINX_register_o> analyzed. Unit <FDR_MXILINX_register_o> generated.

Analyzing Entity <BUFE8_MXILINX_process_norm> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_process_norm> analyzed. Unit <BUFE8_MXILINX_process_norm> generated.

Analyzing Entity <FDC_MXILINX_flasher> (Architecture <behavioral>).
Entity <FDC_MXILINX_flasher> analyzed. Unit <FDC_MXILINX_flasher> generated.

Analyzing Entity <FD_MXILINX_flasher> (Architecture <behavioral>).
Entity <FD_MXILINX_flasher> analyzed. Unit <FD_MXILINX_flasher> generated.

Analyzing Entity <djw_spi> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_11" for instance <XLXI_1> in unit <djw_spi>.
    Set user-defined property "HU_SET =  XLXI_2_12" for instance <XLXI_2> in unit <djw_spi>.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf line 721: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_djw_spi'.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf line 721: Unconnected output port 'Q3' of component 'CB4CE_MXILINX_djw_spi'.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf line 721: Unconnected output port 'TC' of component 'CB4CE_MXILINX_djw_spi'.
    Set user-defined property "HU_SET =  XLXI_3_13" for instance <XLXI_3> in unit <djw_spi>.
    Set user-defined property "HU_SET =  XLXI_9_14" for instance <XLXI_9> in unit <djw_spi>.
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf line 746: Unconnected output port 'D3' of component 'D2_4E_MXILINX_djw_spi'.
    Set user-defined property "HU_SET =  XLXI_11_15" for instance <XLXI_11> in unit <djw_spi>.
Entity <djw_spi> analyzed. Unit <djw_spi> generated.

Analyzing Entity <FD8CE_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <FD8CE_MXILINX_djw_spi> analyzed. Unit <FD8CE_MXILINX_djw_spi> generated.

Analyzing Entity <M8_1E_MXILINX_djw_spi> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U1_10" for instance <U1> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U2_9" for instance <U2> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U3_8" for instance <U3> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U4_7" for instance <U4> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U5_5" for instance <U5> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U6_4" for instance <U6> in unit <M8_1E_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U7_6" for instance <U7> in unit <M8_1E_MXILINX_djw_spi>.
Entity <M8_1E_MXILINX_djw_spi> analyzed. Unit <M8_1E_MXILINX_djw_spi> generated.

Analyzing Entity <M2_1E_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_djw_spi> analyzed. Unit <M2_1E_MXILINX_djw_spi> generated.

Analyzing Entity <M2_1_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <M2_1_MXILINX_djw_spi> analyzed. Unit <M2_1_MXILINX_djw_spi> generated.

Analyzing Entity <CB4CE_MXILINX_djw_spi> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_djw_spi>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_djw_spi>.
Entity <CB4CE_MXILINX_djw_spi> analyzed. Unit <CB4CE_MXILINX_djw_spi> generated.

Analyzing Entity <FTCE_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <FTCE_MXILINX_djw_spi> analyzed. Unit <FTCE_MXILINX_djw_spi> generated.

Analyzing Entity <FD_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <FD_MXILINX_djw_spi> analyzed. Unit <FD_MXILINX_djw_spi> generated.

Analyzing Entity <D2_4E_MXILINX_djw_spi> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_djw_spi> analyzed. Unit <D2_4E_MXILINX_djw_spi> generated.

Analyzing Entity <tick> (Architecture <behavioral>).
WARNING:Xst:753 - C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf line 526: Unconnected output port 'CEO' of component 'CB16RE_MXILINX_tick'.
    Set user-defined property "HU_SET =  XLXI_1_20" for instance <XLXI_1> in unit <tick>.
    Set user-defined property "HU_SET =  XLXI_3_18" for instance <XLXI_3> in unit <tick>.
    Set user-defined property "HU_SET =  XLXI_4_19" for instance <XLXI_4> in unit <tick>.
Entity <tick> analyzed. Unit <tick> generated.

Analyzing Entity <CB16RE_MXILINX_tick> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  Q0_17" for instance <Q0> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q1_16" for instance <Q1> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q2_15" for instance <Q2> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q3_14" for instance <Q3> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q4_13" for instance <Q4> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q5_12" for instance <Q5> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q6_11" for instance <Q6> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q7_10" for instance <Q7> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q8_2" for instance <Q8> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q9_3" for instance <Q9> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q10_4" for instance <Q10> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q11_5" for instance <Q11> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q12_6" for instance <Q12> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q13_7" for instance <Q13> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q14_8" for instance <Q14> in unit <CB16RE_MXILINX_tick>.
    Set user-defined property "HU_SET =  Q15_9" for instance <Q15> in unit <CB16RE_MXILINX_tick>.
Entity <CB16RE_MXILINX_tick> analyzed. Unit <CB16RE_MXILINX_tick> generated.

Analyzing Entity <FTRSE_MXILINX_tick> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_35_1" for instance <I_36_35> in unit <FTRSE_MXILINX_tick>.
Entity <FTRSE_MXILINX_tick> analyzed. Unit <FTRSE_MXILINX_tick> generated.

Analyzing Entity <FDRE_MXILINX_tick> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_tick>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_tick>.
Entity <FDRE_MXILINX_tick> analyzed. Unit <FDRE_MXILINX_tick> generated.

Analyzing Entity <FD_MXILINX_tick> (Architecture <behavioral>).
Entity <FD_MXILINX_tick> analyzed. Unit <FD_MXILINX_tick> generated.

Analyzing Entity <BUF8_MXILINX_tick> (Architecture <behavioral>).
Entity <BUF8_MXILINX_tick> analyzed. Unit <BUF8_MXILINX_tick> generated.

Analyzing Entity <BUFE8_MXILINX_flasher> (Architecture <behavioral>).
Entity <BUFE8_MXILINX_flasher> analyzed. Unit <BUFE8_MXILINX_flasher> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FD_MXILINX_tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <FD_MXILINX_tick> synthesized.


Synthesizing Unit <FDRE_MXILINX_tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <FDRE_MXILINX_tick> synthesized.


Synthesizing Unit <FTRSE_MXILINX_tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <FTRSE_MXILINX_tick> synthesized.


Synthesizing Unit <BUF8_MXILINX_tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <BUF8_MXILINX_tick> synthesized.


Synthesizing Unit <CB16RE_MXILINX_tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <CB16RE_MXILINX_tick> synthesized.


Synthesizing Unit <FTCE_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <FTCE_MXILINX_djw_spi> synthesized.


Synthesizing Unit <M2_1_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <M2_1_MXILINX_djw_spi> synthesized.


Synthesizing Unit <M2_1E_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <M2_1E_MXILINX_djw_spi> synthesized.


Synthesizing Unit <D2_4E_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <D2_4E_MXILINX_djw_spi> synthesized.


Synthesizing Unit <FD_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <FD_MXILINX_djw_spi> synthesized.


Synthesizing Unit <CB4CE_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <CB4CE_MXILINX_djw_spi> synthesized.


Synthesizing Unit <M8_1E_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <M8_1E_MXILINX_djw_spi> synthesized.


Synthesizing Unit <FD8CE_MXILINX_djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <FD8CE_MXILINX_djw_spi> synthesized.


Synthesizing Unit <FD_MXILINX_register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <FD_MXILINX_register_o> synthesized.


Synthesizing Unit <FDRE_MXILINX_register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <FDRE_MXILINX_register_o> synthesized.


Synthesizing Unit <FDR_MXILINX_register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <FDR_MXILINX_register_o> synthesized.


Synthesizing Unit <FD8RE_MXILINX_register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <FD8RE_MXILINX_register_o> synthesized.


Synthesizing Unit <FD4RE_MXILINX_register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <FD4RE_MXILINX_register_o> synthesized.


Synthesizing Unit <D4_16E_MXILINX_addr_d>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/addr_d.vhf.
Unit <D4_16E_MXILINX_addr_d> synthesized.


Synthesizing Unit <BUFE8_MXILINX_process_norm>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_norm.vhf.
Unit <BUFE8_MXILINX_process_norm> synthesized.


Synthesizing Unit <register_o>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/register_o.vhf.
Unit <register_o> synthesized.


Synthesizing Unit <addr_d>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/addr_d.vhf.
Unit <addr_d> synthesized.


Synthesizing Unit <FTCE_MXILINX_timer_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf.
Unit <FTCE_MXILINX_timer_1w> synthesized.


Synthesizing Unit <CB16CE_MXILINX_timer_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf.
Unit <CB16CE_MXILINX_timer_1w> synthesized.


Synthesizing Unit <OR8_MXILINX_process_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf.
Unit <OR8_MXILINX_process_1w> synthesized.


Synthesizing Unit <FD_MXILINX_process_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf.
Unit <FD_MXILINX_process_1w> synthesized.


Synthesizing Unit <FDC_MXILINX_process_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf.
Unit <FDC_MXILINX_process_1w> synthesized.


Synthesizing Unit <FD4CE_MXILINX_process_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf.
Unit <FD4CE_MXILINX_process_1w> synthesized.


Synthesizing Unit <timer_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/timer_1w.vhf.
Unit <timer_1w> synthesized.


Synthesizing Unit <FTCE_MXILINX_trig_x>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/trig_x.vhf.
Unit <FTCE_MXILINX_trig_x> synthesized.


Synthesizing Unit <FDC_MXILINX_trig_x>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/trig_x.vhf.
Unit <FDC_MXILINX_trig_x> synthesized.


Synthesizing Unit <BUFE8_MXILINX_flasher>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/flasher.vhf.
Unit <BUFE8_MXILINX_flasher> synthesized.


Synthesizing Unit <tick>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/tick.vhf.
Unit <tick> synthesized.


Synthesizing Unit <djw_spi>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/djw_spi.vhf.
Unit <djw_spi> synthesized.


Synthesizing Unit <FD_MXILINX_flasher>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/flasher.vhf.
Unit <FD_MXILINX_flasher> synthesized.


Synthesizing Unit <FDC_MXILINX_flasher>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/flasher.vhf.
Unit <FDC_MXILINX_flasher> synthesized.


Synthesizing Unit <process_norm>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_norm.vhf.
Unit <process_norm> synthesized.


Synthesizing Unit <process_1w>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/process_1w.vhf.
Unit <process_1w> synthesized.


Synthesizing Unit <trig_x>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/trig_x.vhf.
Unit <trig_x> synthesized.


Synthesizing Unit <flasher>.
    Related source file is C:/DocsForDan/IceCube/A_RealFlasherProduction/FlasherPY05/CPLDV12/flasher.vhf.
Unit <flasher> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit BUFE8_MXILINX_flasher is merged (output interface has tristates)
WARNING:Xst:1348 - Unit BUFE8_MXILINX_process_norm is merged (output interface has tristates)
WARNING:Xst:1348 - Unit process_norm is merged (output interface has tristates)
WARNING:Xst:1348 - Unit process_1w is merged (output interface has tristates)

Optimizing unit <flasher> ...

Optimizing unit <FDC_MXILINX_flasher> ...

Optimizing unit <FD_MXILINX_flasher> ...

Optimizing unit <FDC_MXILINX_trig_x> ...

Optimizing unit <FTCE_MXILINX_trig_x> ...

Optimizing unit <FD4CE_MXILINX_process_1w> ...

Optimizing unit <FDC_MXILINX_process_1w> ...

Optimizing unit <FD_MXILINX_process_1w> ...

Optimizing unit <OR8_MXILINX_process_1w> ...

Optimizing unit <FTCE_MXILINX_timer_1w> ...

Optimizing unit <D4_16E_MXILINX_addr_d> ...

Optimizing unit <FD_MXILINX_register_o> ...

Optimizing unit <FD8CE_MXILINX_djw_spi> ...

Optimizing unit <FD_MXILINX_djw_spi> ...

Optimizing unit <D2_4E_MXILINX_djw_spi> ...

Optimizing unit <M2_1E_MXILINX_djw_spi> ...

Optimizing unit <M2_1_MXILINX_djw_spi> ...

Optimizing unit <FTCE_MXILINX_djw_spi> ...

Optimizing unit <BUF8_MXILINX_tick> ...

Optimizing unit <FD_MXILINX_tick> ...

Optimizing unit <trig_x> ...

Optimizing unit <CB16CE_MXILINX_timer_1w> ...

Optimizing unit <addr_d> ...

Optimizing unit <FDR_MXILINX_register_o> ...

Optimizing unit <FDRE_MXILINX_register_o> ...

Optimizing unit <M8_1E_MXILINX_djw_spi> ...

Optimizing unit <CB4CE_MXILINX_djw_spi> ...

Optimizing unit <FDRE_MXILINX_tick> ...

Optimizing unit <djw_spi> ...

Optimizing unit <timer_1w> ...

Optimizing unit <FD4RE_MXILINX_register_o> ...

Optimizing unit <FD8RE_MXILINX_register_o> ...

Optimizing unit <FTRSE_MXILINX_tick> ...

Optimizing unit <register_o> ...

Optimizing unit <CB16RE_MXILINX_tick> ...

Optimizing unit <tick> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : flasher.ngr
Top Level Output File Name         : flasher
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : xpla3
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 61

Cell Usage :
# BELS                             : 384
#      AND2                        : 27
#      AND3                        : 16
#      AND4                        : 19
#      AND5                        : 12
#      AND6                        : 3
#      BUF                         : 22
#      GND                         : 68
#      INV                         : 59
#      OR2                         : 101
#      OR4                         : 3
#      VCC                         : 15
#      XOR2                        : 39
# FlipFlops/Latches                : 107
#      FDCE                        : 43
#      FDCP                        : 64
# Tri-States                       : 43
#      BUFE                        : 43
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 60
#      IBUF                        : 14
#      IOBUFE                      : 9
#      OBUF                        : 37
# Others                           : 199
#      AND2B1                      : 15
#      AND2B2                      : 3
#      AND3B1                      : 63
#      AND3B2                      : 56
#      AND3B3                      : 1
#      AND4B1                      : 4
#      AND4B2                      : 4
#      AND4B3                      : 12
#      AND4B4                      : 11
#      AND5B1                      : 4
#      AND5B2                      : 6
#      AND5B3                      : 4
#      AND5B4                      : 1
#      NAND2B1                     : 9
#      NAND3                       : 1
#      NAND3B1                     : 1
#      PULLUP                      : 4
=========================================================================
CPU : 6.22 / 6.58 s | Elapsed : 6.00 / 7.00 s
 
--> 

Total memory usage is 55868 kilobytes


