<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/utility.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/arm/utility.hh</h1><a href="arm_2utility_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010, 2012-2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Korey Sewell</span>
<a name="l00042"></a>00042 <span class="comment"> *          Stephen Hines</span>
<a name="l00043"></a>00043 <span class="comment"> */</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#ifndef __ARCH_ARM_UTILITY_HH__</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_UTILITY_HH__</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="arm_2isa__traits_8hh.html">arch/arm/isa_traits.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2types_8hh.html">arch/arm/types.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="keyword">class </span><a class="code" href="classArmSystem.html">ArmSystem</a>;
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="keyword">namespace </span><a class="code" href="classArmISA_1_1ArmISA.html">ArmISA</a> {
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="keyword">inline</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a>
<a name="l00062"></a><a class="code" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">00062</a> <a class="code" href="namespaceArmISA.html#a0e2815b0803df8ce2136b60016c753e7">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> &amp;callPC)
<a name="l00063"></a>00063 {
<a name="l00064"></a>00064     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> retPC = callPC;
<a name="l00065"></a>00065     retPC.uEnd();
<a name="l00066"></a>00066     <span class="keywordflow">return</span> retPC;
<a name="l00067"></a>00067 }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00070"></a><a class="code" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">00070</a> <a class="code" href="namespaceArmISA.html#a848b73b2c927bdbdbbdb755e9cc46920">testPredicate</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a79f11413e5bfe18a0e71e17574399ad5">nz</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a29b9f05234a93d5391014a3cfc5658b1">c</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#ad5f56baee4d3318d20e008bed3480804">v</a>, <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06">ConditionCode</a> code)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#aeab71244afb687f16d8c4f5ee9d6ef0e">n</a> = (nz &amp; 0x2);
<a name="l00073"></a>00073     <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#addb4299db91ae95a9c20c36bb082c311">z</a> = (nz &amp; 0x1);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="keywordflow">switch</span> (code)
<a name="l00076"></a>00076     {
<a name="l00077"></a>00077         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a4bf5dc77bd9cbb88ffcde5c6841af5da">COND_EQ</a>: <span class="keywordflow">return</span>  z;
<a name="l00078"></a>00078         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a6d5dc97af9f8783e46e5aa5eed335baf">COND_NE</a>: <span class="keywordflow">return</span> !z;
<a name="l00079"></a>00079         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a78bf5373b0c941450047c5ada4d86716">COND_CS</a>: <span class="keywordflow">return</span>  c;
<a name="l00080"></a>00080         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a71cf58cd546d1e0859219921b27c48d6">COND_CC</a>: <span class="keywordflow">return</span> !c;
<a name="l00081"></a>00081         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a14d88fd421a61352c863381e829c4861">COND_MI</a>: <span class="keywordflow">return</span>  n;
<a name="l00082"></a>00082         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a17e82ab11cedad6aba9617f15da3f579">COND_PL</a>: <span class="keywordflow">return</span> !n;
<a name="l00083"></a>00083         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a85c3b2a4e53d9c40f6a0ca35084f1bc4">COND_VS</a>: <span class="keywordflow">return</span>  v;
<a name="l00084"></a>00084         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a698cfbcd24fa9241104703f2d9c455e3">COND_VC</a>: <span class="keywordflow">return</span> !v;
<a name="l00085"></a>00085         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a5b5c45bdae11cf0cc3603c85545a2f44">COND_HI</a>: <span class="keywordflow">return</span>  (c &amp;&amp; !z);
<a name="l00086"></a>00086         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06ab9632112228c3b3eda0de66de3369ee1">COND_LS</a>: <span class="keywordflow">return</span> !(c &amp;&amp; !z);
<a name="l00087"></a>00087         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a2444f8079ebf0afeac7211f2d91b153b">COND_GE</a>: <span class="keywordflow">return</span> !(n ^ v);
<a name="l00088"></a>00088         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a9de93f1312c2bd917e5e8ac8fdbf6544">COND_LT</a>: <span class="keywordflow">return</span>  (n ^ v);
<a name="l00089"></a>00089         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06afe004173cc958f5aa87e05cbc2efcf6b">COND_GT</a>: <span class="keywordflow">return</span> !(n ^ v || z);
<a name="l00090"></a>00090         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06ae8b51bce24190af242339b6d07c4d249">COND_LE</a>: <span class="keywordflow">return</span>  (n ^ v || z);
<a name="l00091"></a>00091         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a40f46abece3ecd2be1b7dbfeaf0292ba">COND_AL</a>: <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00092"></a>00092         <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>: <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00093"></a>00093         <span class="keywordflow">default</span>:
<a name="l00094"></a>00094             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled predicate condition: %d\n&quot;</span>, code);
<a name="l00095"></a>00095     }
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00102"></a>00102 <span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;
<a name="l00103"></a>00103 <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#afd00c2a64f1425c1fbdf9314b359f65c">zeroRegisters</a>(TC *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00104"></a>00104 
<a name="l00105"></a><a class="code" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">00105</a> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#ab6f04850c6d48b5a79fd721d012df057">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId)
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107     tc-&gt;<a class="code" href="classThreadContext.html#a9270160e6cce25ded6999f6e4e60a3ed">activate</a>(<a class="code" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0));
<a name="l00108"></a>00108 }
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00113"></a><a class="code" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">00113</a> <a class="code" href="namespaceArmISA.html#a515eb33a0f75168399abe82a660c1de8">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)
<a name="l00114"></a>00114 {
<a name="l00115"></a>00115     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Copy Misc. Regs Not Implemented Yet\n&quot;</span>);
<a name="l00116"></a>00116 }
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00121"></a><a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">00121</a> <a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>)
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123     <span class="keywordflow">return</span> cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa06c431ef2d3daa0430be10958afb75da">MODE_USER</a> || cpsr.mode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa92235269a272456ac75eaa8bab2e3c1b">MODE_EL0T</a>;
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00127"></a><a class="code" href="namespaceArmISA.html#a48d2a96d7eabb140175bd62f0d7aea5e">00127</a> <a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00128"></a>00128 {
<a name="l00129"></a>00129     <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>));
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00133"></a><a class="code" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">00133</a> <a class="code" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a>(CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(cpsr);
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00139"></a><a class="code" href="namespaceArmISA.html#a345174a59872ced0db7dcd698b1dbed7">00139</a> <a class="code" href="namespaceArmISA.html#a7e5eb3a6661fbae4f48cefbc26acace5">inPrivilegedMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00140"></a>00140 {
<a name="l00141"></a>00141     <span class="keywordflow">return</span> !<a class="code" href="namespaceArmISA.html#a6bb93acc2115e64547dbfefaf7b56059">inUserMode</a>(tc);
<a name="l00142"></a>00142 }
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a890c3725780f89b1092bb0a0f4adab99">inAArch64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>
<a name="l00147"></a><a class="code" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">00147</a> <a class="code" href="namespaceArmISA.html#a89bff2ee523d372c456087b77df1a43b">currOpMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00150"></a>00150     <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>) (uint8_t) cpsr.mode;
<a name="l00151"></a>00151 }
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>
<a name="l00154"></a><a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">00154</a> <a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00155"></a>00155 {
<a name="l00156"></a>00156     CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67a6221718f6b42d5072eb2beec580c7f69">MISCREG_CPSR</a>);
<a name="l00157"></a>00157     <span class="keywordflow">return</span> (<a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a>) (uint8_t) cpsr.el;
<a name="l00158"></a>00158 }
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#af14bc6dfe71d3be985d754e484d92b0c">ELIs64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a>);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#aabade0b3dff9abbcdf0ded3b466c9f06">isBigEndian64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00163"></a>00163 
<a name="l00171"></a>00171 <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a52481fc8af3df3627260833f83bd5a83">purifyTaggedAddr</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a>);
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00174"></a><a class="code" href="namespaceArmISA.html#a67cdf174e80dad7cea5b81cd045ba3b3">00174</a> <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>)
<a name="l00175"></a>00175 {
<a name="l00176"></a>00176     <span class="keywordflow">switch</span> ((<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>) (uint8_t) cpsr.mode) {
<a name="l00177"></a>00177       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>:
<a name="l00178"></a>00178       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaaff7394180f8bffb5d94cc12b3698946b">MODE_EL3T</a>:
<a name="l00179"></a>00179       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaad9168a023d16808e67ae8b9fb7c039b9">MODE_EL3H</a>:
<a name="l00180"></a>00180         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00181"></a>00181       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>:
<a name="l00182"></a>00182       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaaa89f12e5bc3870720bae90bbdebfbe20">MODE_EL2T</a>:
<a name="l00183"></a>00183       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1e8710c38a364f4c007e24d487525eca">MODE_EL2H</a>:
<a name="l00184"></a>00184         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00185"></a>00185       <span class="keywordflow">default</span>:
<a name="l00186"></a>00186         <span class="keywordflow">return</span> !scr.ns;
<a name="l00187"></a>00187     }
<a name="l00188"></a>00188 }
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a17bd91b8e7ff93e8fd99d08464dcfe53">longDescFormatInUse</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#aecf36026981db36d1bf1a541b6650621">getMPIDR</a>(<a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00197"></a><a class="code" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">00197</a> <a class="code" href="namespaceArmISA.html#a9231e0af46835e612b3e5492ff29220b">mcrMrcIssBuild</a>(<span class="keywordtype">bool</span> isRead, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a445689c4b952c722ae5b0cec0311cd10">rt</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crn,
<a name="l00198"></a>00198                <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> opc1, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a157f37a4869ffa3f5bbfef48efe5cded">opc2</a>)
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200     <span class="keywordflow">return</span> (isRead &lt;&lt;  0) |
<a name="l00201"></a>00201            (crm    &lt;&lt;  1) |
<a name="l00202"></a>00202            (rt     &lt;&lt;  5) |
<a name="l00203"></a>00203            (crn    &lt;&lt; 10) |
<a name="l00204"></a>00204            (opc1   &lt;&lt; 14) |
<a name="l00205"></a>00205            (opc2   &lt;&lt; 17);
<a name="l00206"></a>00206 }
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00209"></a><a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">00209</a> <a class="code" href="namespaceArmISA.html#a77aa2bfbf7d8b7a89dce050b9d3c164a">mcrMrcIssExtract</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss, <span class="keywordtype">bool</span> &amp;isRead, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;crm, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> &amp;<a class="code" href="namespaceArmISA.html#a445689c4b952c722ae5b0cec0311cd10">rt</a>,
<a name="l00210"></a>00210                  <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;crn, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;opc1, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;<a class="code" href="namespaceArmISA.html#a157f37a4869ffa3f5bbfef48efe5cded">opc2</a>)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     isRead = (iss &gt;&gt;  0) &amp; 0x1;
<a name="l00213"></a>00213     crm    = (iss &gt;&gt;  1) &amp; 0xF;
<a name="l00214"></a>00214     rt     = (<a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a>) ((iss &gt;&gt;  5) &amp; 0xF);
<a name="l00215"></a>00215     crn    = (iss &gt;&gt; 10) &amp; 0xF;
<a name="l00216"></a>00216     opc1   = (iss &gt;&gt; 14) &amp; 0x7;
<a name="l00217"></a>00217     opc2   = (iss &gt;&gt; 17) &amp; 0x7;
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00221"></a><a class="code" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">00221</a> <a class="code" href="namespaceArmISA.html#afcdb894a2fb8b250bdb65111b6475c1e">mcrrMrrcIssBuild</a>(<span class="keywordtype">bool</span> isRead, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a445689c4b952c722ae5b0cec0311cd10">rt</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> rt2,
<a name="l00222"></a>00222                  <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> opc1)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">return</span> (isRead &lt;&lt;  0) |
<a name="l00225"></a>00225            (crm    &lt;&lt;  1) |
<a name="l00226"></a>00226            (rt     &lt;&lt;  5) |
<a name="l00227"></a>00227            (rt2    &lt;&lt; 10) |
<a name="l00228"></a>00228            (opc1   &lt;&lt; 16);
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00232"></a><a class="code" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">00232</a> <a class="code" href="namespaceArmISA.html#aa7fe8a12c57d83bfdf8f226a670f24e3">msrMrs64IssBuild</a>(<span class="keywordtype">bool</span> isRead, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op0, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op1, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crn,
<a name="l00233"></a>00233                  <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> crm, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> op2, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a445689c4b952c722ae5b0cec0311cd10">rt</a>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">return</span> isRead |
<a name="l00236"></a>00236         (crm &lt;&lt; 1) |
<a name="l00237"></a>00237         (rt &lt;&lt; 5) |
<a name="l00238"></a>00238         (crn &lt;&lt; 10) |
<a name="l00239"></a>00239         (op1 &lt;&lt; 14) |
<a name="l00240"></a>00240         (op2 &lt;&lt; 17) |
<a name="l00241"></a>00241         (op0 &lt;&lt; 20);
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 <span class="keywordtype">bool</span>
<a name="l00245"></a>00245 <a class="code" href="namespaceArmISA.html#a933631a49ec06206507756bf90af6c45">mcrMrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, HCR hcr, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>,
<a name="l00246"></a>00246                   HDCR hdcr, HSTR hstr, HCPTR hcptr, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss);
<a name="l00247"></a>00247 <span class="keywordtype">bool</span>
<a name="l00248"></a>00248 <a class="code" href="namespaceArmISA.html#a7a449dbe63a2b802f5762633aae6b8f7">mcrMrc14TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, HCR hcr, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>,
<a name="l00249"></a>00249                   HDCR hdcr, HSTR hstr, HCPTR hcptr, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss);
<a name="l00250"></a>00250 <span class="keywordtype">bool</span>
<a name="l00251"></a>00251 <a class="code" href="namespaceArmISA.html#a94234bdfc81733dc351189308d10c9c9">mcrrMrrc15TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, HSTR hstr,
<a name="l00252"></a>00252                     HCR hcr, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> iss);
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a8039f7e1d2d14bdc65f299fd93a12bf6">msrMrs64TrapToSup</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a>,
<a name="l00255"></a>00255                        CPACR cpacr);
<a name="l00256"></a>00256 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a912330e390444ce5e1bcee8c62b9fc9d">msrMrs64TrapToHyp</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, <span class="keywordtype">bool</span> isRead, CPTR cptr,
<a name="l00257"></a>00257                        HCR hcr, <span class="keywordtype">bool</span> * isVfpNeon);
<a name="l00258"></a>00258 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#aba9e8a27eccc4f0111ae5483beaf0297">msrMrs64TrapToMon</a>(<span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67">MiscRegIndex</a> miscReg, CPTR cptr,
<a name="l00259"></a>00259                        <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a>, <span class="keywordtype">bool</span> * isVfpNeon);
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="keywordtype">bool</span>
<a name="l00262"></a>00262 <a class="code" href="namespaceArmISA.html#a7e57d41caa81aa79fcc9a57f8d74d771">vfpNeonEnabled</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;seq, HCPTR hcptr, NSACR nsacr, CPACR cpacr, CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>,
<a name="l00263"></a>00263                <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;iss, <span class="keywordtype">bool</span> &amp;trap, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>,
<a name="l00264"></a>00264                FPEXC fpexc = (1&lt;&lt;30), <span class="keywordtype">bool</span> isSIMD = <span class="keyword">false</span>);
<a name="l00265"></a>00265 
<a name="l00266"></a>00266 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00267"></a><a class="code" href="namespaceArmISA.html#a08b9060b98998cf4cba82dfc3d903858">00267</a> <a class="code" href="namespaceArmISA.html#a08b9060b98998cf4cba82dfc3d903858">vfpNeon64Enabled</a>(CPACR cpacr, <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5">ExceptionLevel</a> <a class="code" href="namespaceArmISA.html#a88b4b47e4e77eea4a56009ee93e31855">el</a>)
<a name="l00268"></a>00268 {
<a name="l00269"></a>00269     <span class="keywordflow">if</span> ((el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5a1808d294e1d965cd8d1a3060e2f411ef">EL0</a> &amp;&amp; cpacr.fpen != 0x3) ||
<a name="l00270"></a>00270         (el == <a class="code" href="namespaceArmISA.html#a16588a7a92eb985c3341b7f706c81dd5ab5e42aaf40f117fdce042d02976bf090">EL1</a> &amp;&amp; !(cpacr.fpen &amp; 0x1)))
<a name="l00271"></a>00271         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00272"></a>00272     <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 
<a name="l00275"></a>00275 <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a0eb858188b4fe7652daef0b13cc05058">SPAlignmentCheckEnabled</a>(<a class="code" href="classThreadContext.html">ThreadContext</a>* tc);
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 uint64_t <a class="code" href="namespaceArmISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 <span class="keywordtype">void</span> <a class="code" href="namespaceArmISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);
<a name="l00280"></a>00280 
<a name="l00281"></a>00281 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00282"></a><a class="code" href="namespaceArmISA.html#a3722c24211ffbb60ca28e88f4d9c36e8">00282</a> <a class="code" href="namespaceArmISA.html#a3722c24211ffbb60ca28e88f4d9c36e8">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> &amp;<a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284     inst-&gt;advancePC(pc);
<a name="l00285"></a>00285 }
<a name="l00286"></a>00286 
<a name="l00287"></a>00287 <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a7f647c107bba5d0c94443866197611b0">truncPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00288"></a>00288 <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceArmISA.html#a3af4ba23ba9adc32c54a1587dbf17cf7">roundPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 <span class="keyword">inline</span> uint64_t
<a name="l00291"></a><a class="code" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">00291</a> <a class="code" href="namespaceArmISA.html#a277f16254a40dea78dd28b3ae0d7f641">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a1e522017e015d4c7efd6b2360143aa67ad2bf83e3a715dbd9e341d6bb4bbffbc4">MISCREG_CONTEXTIDR</a>);
<a name="l00294"></a>00294 }
<a name="l00295"></a>00295 
<a name="l00296"></a>00296 <span class="comment">// Decodes the register index to access based on the fields used in a MSR</span>
<a name="l00297"></a>00297 <span class="comment">// or MRS instruction</span>
<a name="l00298"></a>00298 <span class="keywordtype">bool</span>
<a name="l00299"></a>00299 <a class="code" href="namespaceArmISA.html#a3fca9110b8d314ec5613193c452ded7e">decodeMrsMsrBankedReg</a>(uint8_t sysM, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a>, <span class="keywordtype">bool</span> &amp;isIntReg, <span class="keywordtype">int</span> &amp;regIdx,
<a name="l00300"></a>00300                       CPSR cpsr, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, NSACR nsacr,
<a name="l00301"></a>00301                       <span class="keywordtype">bool</span> checkSecurity = <span class="keyword">true</span>);
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="comment">// This wrapper function is used to turn the register index into a source</span>
<a name="l00304"></a>00304 <span class="comment">// parameter for the instruction. See Operands.isa</span>
<a name="l00305"></a>00305 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span>
<a name="l00306"></a><a class="code" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">00306</a> <a class="code" href="namespaceArmISA.html#a1b1e3eb6c94c999f4a770af53577cd65">decodeMrsMsrBankedIntRegIndex</a>(uint8_t sysM, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a>)
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308     <span class="keywordtype">int</span>  regIdx;
<a name="l00309"></a>00309     <span class="keywordtype">bool</span> isIntReg;
<a name="l00310"></a>00310     <span class="keywordtype">bool</span> validReg;
<a name="l00311"></a>00311 
<a name="l00312"></a>00312     validReg = <a class="code" href="namespaceArmISA.html#a3fca9110b8d314ec5613193c452ded7e">decodeMrsMsrBankedReg</a>(sysM, r, isIntReg, regIdx, 0, 0, 0, <span class="keyword">false</span>);
<a name="l00313"></a>00313     <span class="keywordflow">return</span> (validReg &amp;&amp; isIntReg) ? regIdx : <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791bad0ec68bed0736ff9974aab9d864075b3">INTREG_DUMMY</a>;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 
<a name="l00319"></a>00319 <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a6604aa91f07e901f32fdc217cdf99d09">decodePhysAddrRange64</a>(uint8_t pa_enc);
<a name="l00320"></a>00320 
<a name="l00324"></a>00324 uint8_t <a class="code" href="namespaceArmISA.html#a97ebf02aa31c9d7a9521bea30bd222c5">encodePhysAddrRange64</a>(<span class="keywordtype">int</span> pa_size);
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
