{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"\u6b22\u8fce\u6765\u5230GuanSheng\u7684\u4e2a\u4eba\u7f51\u7ad9","text":"<p>\u6211\u662f\u6765\u81ea\u4e8e\u4e91\u5357\u5927\u5b66\u7684\u5173\u80dc\uff0c\u6211\u7684\u4e13\u4e1a\u662f\u8ba1\u7b97\u673a\u79d1\u5b66\u4e0e\u6280\u672f\u3002</p> <p>\u76ee\u524d\u4e3b\u8981\u5b66\u4e60C++\u76f8\u5173\u7684\u6280\u672f\uff0c\u5b66\u4e60\u4e86\u4e00\u5b9a\u7684\u7b97\u6cd5\u3002 \u6b63\u5728\u5b66\u4e60\u8ba1\u7b97\u673a\u7cfb\u7edf\u7ed3\u6784\u4e5f\u5c31\u662fCS\u76f8\u5173\u7684\u8bfe\u7a0b\u3002</p>"},{"location":"FPGA/yosys/","title":"Yosys \u7b80\u5355\u4e0a\u624b","text":"<p>\u5f00\u6e90\u7efc\u5408\u5de5\u5177</p>"},{"location":"FPGA/yosys/#1\u7b80\u5355\u4f7f\u7528","title":"1.\u7b80\u5355\u4f7f\u7528","text":"<p>\u53c2\u8003\u94fe\u63a5(yosys\u5b98\u65b9\u6587\u6863)</p> <p>\u5b89\u88c5\u597d\u540e\u8f93\u5165yosys\u8fdb\u5165\u4ea4\u4e92\u754c\u9762\uff0c\u5bf9\u4e8e\u547d\u4ee4\uff0c\u53ef\u4ee5\u4f7f\u7528Tab\u952e\u8fdb\u884c\u8865\u5168\u3002</p> <pre><code>yosys&gt; \n</code></pre> <p>\u52a0\u8f7dverilog\u6587\u4ef6</p> <pre><code>read_verilog &lt;filename&gt;\n</code></pre> <p>hierarchy\u547d\u4ee4\uff0c\u5904\u7406\u548c\u5c42\u6b21\u7ed3\u6784\u76f8\u5173\u7684\u95ee\u9898 \u5982\u679c\u4f7f\u7528\u4e86hierarchy\u547d\u4ee4\u5236\u5b9a\u4e86top\uff0c\u4f1a\u81ea\u52a8\u53d1\u73b0\u627e\u5230\u4f7f\u7528\u7684\u5b50\u6a21\u5757\uff0c\u5982\u679c\u67d0\u4e2a\u6a21\u5757\u6ca1\u6709\u4f7f\u7528\u4f1a\u81ea\u52a8\u5220\u9664\uff0c\u8fd9\u65f6\u5982\u679c\u5c1d\u8bd5\u4f7f\u7528read_verilog\u547d\u4ee4\u52a0\u8f7d\uff0c\u4f46\u662f\u91cd\u590d\u52a0\u8f7d\u4e86\u4f1a\u62a5\u9519\u9000\u51fa\u3002</p> <p>\u7ed9\u51fa\u68c0\u67e5\u5c42\u6b21\u7ed3\u6784\u548c\u6307\u5b9atop\u7684\u547d\u4ee4:</p> <pre><code>hierarchy -check -top &lt;top&gt;\n</code></pre> <p>\u53ef\u4ee5\u4f7f\u7528show\u6765\u67e5\u770b\u8282\u70b9\u56fe \u4f8b\u5982:</p> <pre><code>// demo1.v\nmodule demo1(\n    input a,\n    input b,\n    output c\n);\n\nwire med;\nassign med = a ^ b ;\nassign c = ~med;\n\nendmodule\n</code></pre> <p>\u5728\u7ec8\u7aef\u4e2d</p> <pre><code>yosys demo1.v\nhierarchy -check -top demo1\nshow demo1\n</code></pre> <p>\u53ef\u4ee5\u770b\u5230\u5982\u4e0b\u7684\u7f51\u8868\u56fe </p> <p>\u8fdb\u884c\u4f18\u5316</p> <pre><code>opt_clean\n</code></pre> <p>\u8f93\u51fa\u5982\u4e0b\uff1a</p> <pre><code>8. Executing OPT_CLEAN pass (remove unused cells and wires).\nFinding unused cells or wires in module \\demo1..\nRemoved 0 unused cells and 2 unused wires.\n&lt;suppressed ~1 debug messages&gt;\n</code></pre> <p>\u53ef\u4ee5\u770b\u5230\u6d88\u9664\u4e86\u4e24\u6761\u6ca1\u7528\u5230\u7684\u8fde\u7ebf \u7f51\u8868\u56fe\u5982\u4e0b\uff1a </p>"},{"location":"FPGA/yosys/#2\u4ecb\u7ecd\u5b98\u65b9demo","title":"2.\u4ecb\u7ecd\u5b98\u65b9Demo","text":"<p>\u6587\u6863\u94fe\u63a5\u89c1\u4e0a\u53c2\u8003\u94fe\u63a5\u3002</p> <p>\u8fd9\u662f\u4e00\u4e2a\u5728ice40 FPGA\u5e73\u53f0\u4e0a\u521b\u4f5c\u7684\u6559\u7a0b\uff0c\u4f46\u662f\u6307\u4ee4\u548c\u811a\u672c\u5f88\u591a\u90fd\u662f\u901a\u7528\u7684\uff0c\u56e0\u6b64\u65e0\u8bba\u662f\u54ea\u79cd\u67b6\u6784\uff0c\u90fd\u53ef\u4ee5\u5b66\u4e60\u8c03\u7528\u7684\u547d\u4ee4\u548c\u4ed6\u4eec\u6240\u4f5c\u7684\u64cd\u4f5c\u3002</p> <p>\u8fd9\u91cc\u7ed9\u51fa\u4e00\u4e2a\u793a\u4f8b\u8bbe\u8ba1\uff0c\u7528\u4e8e\u63a5\u4e0b\u6765\u6211\u4eec\u7684\u64cd\u4f5c</p>"},{"location":"FPGA/yosys/#20-\u5b98\u65b9\u793a\u4f8b\u4ee3\u7801","title":"2.0 \u5b98\u65b9\u793a\u4f8b\u4ee3\u7801","text":"<pre><code>// \u5730\u5740\u751f\u6210\u5668/\u8ba1\u6570\u5668\nmodule addr_gen \n#(  parameter MAX_DATA=256,\n    localparam AWIDTH = $clog2(MAX_DATA)\n) ( input en, clk, rst,\n    output reg [AWIDTH-1:0] addr\n);\n    initial addr &lt;= 0;\n\n    // \u5f02\u6b65\u590d\u4f4d\n    // \u5982\u679c\u4f7f\u80fd\u5c31\u589e\u52a0\u5730\u5740\n    always @(posedge clk or posedge rst)\n        if (rst)\n            addr &lt;= 0;\n        else if (en) begin\n            if (addr == MAX_DATA-1)\n                addr &lt;= 0;\n            else\n                addr &lt;= addr + 1;\n        end\nendmodule //addr_gen\n\n// \u5b9a\u4e49\u4e86\u9876\u5c42\u7684fifo\u5b9e\u4f53\nmodule fifo \n#(  parameter MAX_DATA=256,\n    localparam AWIDTH = $clog2(MAX_DATA)\n) ( input wen, ren, clk, rst,\n    input [7:0] wdata,\n    output reg [7:0] rdata,\n    output reg [AWIDTH:0] count\n);\n    // fifo storage\n    // sync read before write\n    wire [AWIDTH-1:0] waddr, raddr;\n    reg [7:0] data [MAX_DATA-1:0];\n    always @(posedge clk) begin\n        if (wen)\n            data[waddr] &lt;= wdata;\n        rdata &lt;= data[raddr];\n    end // storage\n\n    // addr_gen for both write and read addresses\n    addr_gen #(.MAX_DATA(MAX_DATA))\n    fifo_writer (\n        .en     (wen),\n        .clk    (clk),\n        .rst    (rst),\n        .addr   (waddr)\n    );\n\n    addr_gen #(.MAX_DATA(MAX_DATA))\n    fifo_reader (\n        .en     (ren),\n        .clk    (clk),\n        .rst    (rst),\n        .addr   (raddr)\n    );\n\n    // status signals\n    initial count &lt;= 0;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst)\n            count &lt;= 0;\n        else if (wen &amp;&amp; !ren)\n            count &lt;= count + 1;\n        else if (ren &amp;&amp; !wen)\n            count &lt;= count - 1;\n    end\n\nendmodule\n\n</code></pre>"},{"location":"FPGA/yosys/#21-\u52a0\u8f7d\u8bbe\u8ba1","title":"2.1 \u52a0\u8f7d\u8bbe\u8ba1","text":"<p>\u9996\u5148\u8fd8\u662f\u8981\u5148\u52a0\u8f7d\u8bbe\u8ba1</p> <pre><code>yosys fifo.v\n</code></pre> <p>\u53ef\u4ee5\u67e5\u770b\u5230\u7ed3\u679c\u4e3a</p> <pre><code>\n /----------------------------------------------------------------------------\\\n |  yosys -- Yosys Open SYnthesis Suite                                       |\n |  Copyright (C) 2012 - 2024  Claire Xenia Wolf &lt;claire@yosyshq.com&gt;         |\n |  Distributed under an ISC-like license, type \"license\" to see terms        |\n \\----------------------------------------------------------------------------/\n Yosys 0.40+50 (git sha1 0f9ee20ea, clang++ 17.0.6 -fPIC -Os)\n\n-- Parsing `fifo.v' using frontend ` -vlog2k' --\n\n1. Executing Verilog-2005 frontend: fifo.v\nParsing Verilog input from `fifo.v' to AST representation.\nStoring AST representation for module `$abstract\\addr_gen'.\nStoring AST representation for module `$abstract\\fifo'.\nSuccessfully finished Verilog frontend.\n</code></pre> <p>\u5df2\u7ecf\u5c06\u5176\u8f6c\u6362\u4e3a\u4e86AST\u6811\u4e5f\u5c31\u662f\u62bd\u8c61\u8bed\u6cd5\u6811</p>"},{"location":"FPGA/yosys/#22-\u89e3\u6790\u5c55\u5f00elaboration","title":"2.2 \u89e3\u6790\u5c55\u5f00(Elaboration)","text":"<p>\u6211\u4eec\u5df2\u7ecf\u8fdb\u5165\u4e86\u4ea4\u4e92\u5f0f\u7ec8\u7aef\uff0c\u53ef\u4ee5\u76f4\u63a5\u8c03\u7528Yosys\u7684\u547d\u4ee4 \u6211\u4eec\u7684\u76ee\u7684\u662f\u8c03\u7528<code>synth_ice40 -top fifo</code>\u4e0d\u8fc7\u6211\u4eec\u6765\u5355\u72ec\u8c03\u7528\u5404\u4e2a\u547d\u4ee4\u6765\u5b66\u4e60\u6bcf\u4e2a\u90e8\u5206\u662f\u5982\u4f55\u8fdb\u884c\u6574\u4e2a\u5de5\u4f5c\u6d41\u7684 \u6211\u4eec\u5c06\u4ece\u7b80\u5355\u7684\u90e8\u5206\u4e5f\u5c31\u662f<code>addr_gen</code>\u5f00\u59cb</p> <p>\u4f7f\u7528<code>help synth_ice40</code>\u53ef\u4ee5\u67e5\u770b\u8fd9\u6761\u6307\u4ee4\u7531\u8bb8\u591a\u6307\u4ee4\u7ec4\u5408\u800c\u6210 \u6211\u4eec\u5148\u4ece\u6807\u6ce8\u4e3a<code>begin</code>\u7684\u6bb5\u843d\u5f00\u59cb</p>"},{"location":"FPGA/yosys/#begin\u6bb5\u843d","title":"<code>begin</code>\u6bb5\u843d","text":"<pre><code>read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v\nhierarchy -check -top &lt;top&gt;\nproc\n</code></pre> <p>\u7b2c\u4e00\u53e5\u52a0\u8f7d\u4e86ice40\u7684\u5355\u5143\u6a21\u578b\uff0c\u4f7f\u6211\u4eec\u80fd\u591f\u5bfc\u5165\u5e73\u53f0\u7279\u5b9a\u7684IP \u4f8b\u5982PLL\uff0c\u5728\u6211\u4eec\u4f7f\u7528\u7684\u65f6\u5019\u53ef\u80fd\u9700\u8981\u4f7f\u7528<code>SB_PLL40_CORE</code>\u800c\u4e0d\u662f\u5728\u7efc\u5408\u6620\u5c04\u9636\u6bb5\u91c7\u624d\u53bb\u4f7f\u7528\u3002 \u4e0d\u8fc7\u6211\u4eec\u7684\u8bbe\u8ba1\u4e5f\u6ca1\u6709\u4f7f\u7528\u4efb\u4f55IP\u5757\uff0c\u56e0\u6b64\u53ef\u4ee5\u8df3\u8fc7\u8fd9\u53e5\u6307\u4ee4\u3002\u4f46\u662f\u5728\u540e\u7eed\u7684\u6620\u5c04\u9636\u6bb5\u4ecd\u7136\u9700\u8981\u5bfc\u5165\u3002</p> <p>\u63d0\u793a +/\u662f\u4e00\u4e2a\u5bf9Yosys\u7684share\u76ee\u5f55\u7684\u52a8\u6001\u5f15\u7528\uff0c\u4e00\u822c\u662f<code>/usr/local/share/yosys</code></p>"},{"location":"FPGA/yosys/#221-addr_gen\u6a21\u5757","title":"2.2.1 addr_gen\u6a21\u5757","text":"<p>\u6211\u4eec\u5148\u4ece<code>addr_gen</code>\u6a21\u5757\u5f00\u59cb\uff0c\u4ece<code>hierarchy -top addr_gen</code>\u8fd9\u6761\u6307\u4ee4\u5f00\u59cb  </p> <p>\u5176\u4e2daddr_gen\u7684\u4ee3\u7801\u89c1\u4e0a</p> <p>\u63d0\u793a <code>hierarchy</code>\u5e94\u8be5\u603b\u662f\u5728\u52a0\u8f7d\u5b8c\u8bbe\u8ba1\u7684\u7b2c\u4e00\u6761\u6307\u4ee4\u3002\u901a\u8fc7\u6307\u5b9a\u9876\u5c42\u6a21\u5757\uff0c<code>hierarchy</code>\u540c\u65f6\u4e3a\u4ed6\u8bbe\u5b9a<code>(* top *)</code>\u8fd9\u4e2a\u53c2\u6570\u3002\u4f7f\u5f97\u5176\u4ed6\u7684\u6307\u4ee4\u80fd\u77e5\u9053\u54ea\u4e00\u4e2a\u6a21\u5757\u662ftop\u6a21\u5757</p>"},{"location":"FPGA/yosys/#\u6267\u884c\u6307\u4ee4","title":"\u6267\u884c\u6307\u4ee4","text":"<pre><code>hierarchy -top addr_gen\n</code></pre>"},{"location":"FPGA/yosys/#\u6307\u4ee4\u6267\u884c\u7ed3\u679c","title":"\u6307\u4ee4\u6267\u884c\u7ed3\u679c","text":"<pre><code>2. Executing HIERARCHY pass (managing design hierarchy).\n\n3. Executing AST frontend in derive mode using pre-parsed AST for module `\\addr_gen'.   \nGenerating RTLIL representation for module `\\addr_gen'.\n\n3.1. Analyzing design hierarchy..\nTop module:  \\addr_gen\n\n3.2. Analyzing design hierarchy..\nTop module:  \\addr_gen\nRemoving unused module `$abstract\\fifo'.\nRemoving unused module `$abstract\\addr_gen'.\nRemoved 2 unused modules.\n</code></pre> <p>\u5e76\u4e14\u4f60\u53ef\u4ee5\u7528\u4ee5\u4e0b\u7684\u6307\u4ee4\u67e5\u770b\u7f51\u8868\u56fe</p>"},{"location":"FPGA/yosys/#\u67e5\u770b\u7f51\u8868\u56fe","title":"\u67e5\u770b\u7f51\u8868\u56fe","text":"<pre><code>show addr_gen\n</code></pre>"},{"location":"FPGA/yosys/#\u547d\u4ee4\u8f93\u51fa","title":"\u547d\u4ee4\u8f93\u51fa","text":"<pre><code>4. Generating Graphviz representation of design.\nWriting dot description to `/home/datou/.yosys_show.dot'.\nDumping module addr_gen to page 1.\nExec: { test -f '/home/datou/.yosys_show.dot.pid' &amp;&amp; fuser -s '/home/datou/.yosys_show.dot.pid' 2&gt; /dev/null; } || ( echo $$ &gt;&amp;3; exec xdot '/home/datou/.yosys_show.dot'; ) 3&gt; '/home/datou/.yosys_show.dot.pid' &amp;\n</code></pre> <p>\u5e76\u4e14\u6709\u4e0b\u9762\u7684\u7a97\u53e3\u5f39\u51fa </p> <p>\u53ef\u4ee5\u770b\u5230\u7b80\u5355\u7684\u64cd\u4f5c\u4f8b\u5982<code>addr + 1</code>\u4ee5\u53ca<code>addr == MAX_DATA-1</code>\u53ef\u4ee5\u76f4\u63a5\u4ece\u6211\u4eec\u7684\u6e90\u4ee3\u7801\u7684<code>always</code>\u5757\u4e2d\u88ab\u63d0\u53d6\u51fa\u6765\u3002\u5176\u4e2d\u6709<code>$add</code>\u548c<code>$eq</code>\u8fd9\u4e9b\u80fd\u591f\u770b\u5230\u7684\u5143\u7d20\u3002\u4f46\u662f\u6211\u4eec\u53ef\u4ee5\u770b\u5230\u4e00\u4e9b\u903b\u8f91\u548c\u5185\u5b58\u5143\u7d20\u4e0d\u662f\u5f88\u76f4\u89c2\u3002\u8fd9\u4e9b\u90e8\u5206\u88ab\u653e\u5230\u4e86<code>\u8fdb\u7a0b(processes)</code>\u4e2d\uff0c\u4f8b\u9014\u4e2d\u7684\u7b26\u53f7<code>PROC</code>\u3002\u6ce8\u610f\u7684\u662f\u5176\u4e2d\u7684\u7b2c\u4e8c\u884c\u6307\u51fa\u4e86\u5bf9\u5e94\u5728<code>always</code>\u5757\u4e2d\u7684\u5f00\u59cb\u548c\u7ed3\u675f\u884c\u6570\u3002\u5bf9\u4e8e<code>initial</code>\u5757\uff0c\u6211\u4eec\u53ef\u4ee5\u770b\u5230<code>PROC</code>\u5757\u7684\u884c\u6570\u4e3a0\u3002</p> <p>\u4e3a\u4e86\u5904\u7406\u4ed6\u4eec\uff0c\u8981\u4ecb\u7ecd\u4e0b\u4e00\u4e2a\u547d\u4ee4<code>proc</code>\u2014\u2014\u5c06\u8fdb\u7a0b\u8f6c\u6362\u4e3a\u7f51\u8868\u3002<code>proc</code>\u4e5f\u662f\u4e00\u4e2a\u5b8f\u547d\u4ee4\u5c31\u50cf<code>synth_ice40</code>\u4e00\u6837\u3002\u4e0d\u540c\u4e8e\u76f4\u63a5\u4fee\u6539\u8bbe\u8ba1\uff0c\u6211\u4eec\u5c06\u4e00\u4e2a\u4e00\u4e2a\u8c03\u7528\u547d\u4ee4\u3002\u5bf9\u4e8e<code>proc</code>\u547d\u4ee4\uff0c\u8fd9\u4e9b\u5b50\u547d\u4ee4\u5c06\u884c\u4e3a\u903b\u8f91\u8f6c\u6362\u4e3a\u591a\u8def\u590d\u7528\u5668\u548c\u5bc4\u5b58\u5668\u3002\u6211\u4eec\u770b\u770b\u5982\u679c\u8c03\u7528\u540e\u4f1a\u53d1\u751f\u4ec0\u4e48\u3002\u4e0d\u8fc7\u73b0\u5728\uff0c\u6211\u4eec\u53bb\u8c03\u7528<code>proc -noopt</code>\u6765\u907f\u514d\u4e00\u4e9b\u666e\u904d\u7684\u81ea\u52a8\u4f18\u5316\u3002</p>"},{"location":"FPGA/yosys/#\u5c06proc\u5c55\u5f00-\u5e76\u4e14\u4e0d\u5f00\u542f\u4f18\u5316","title":"\u5c06proc\u5c55\u5f00 \u5e76\u4e14\u4e0d\u5f00\u542f\u4f18\u5316","text":"<pre><code>proc -noopt\n</code></pre>"},{"location":"FPGA/yosys/#\u6307\u4ee4\u6267\u884c\u7ed3\u679c-\u8fd9\u91cc\u7684\u5e8f\u53f7\u53ef\u80fd\u4e0e\u4f60\u7684\u5e76\u4e0d\u76f8\u540c","title":"\u6307\u4ee4\u6267\u884c\u7ed3\u679c \u8fd9\u91cc\u7684\u5e8f\u53f7\u53ef\u80fd\u4e0e\u4f60\u7684\u5e76\u4e0d\u76f8\u540c","text":"<pre><code>14. Executing PROC pass (convert processes to netlists).\n\n14.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\nCleaned up 0 empty switches.\n\n14.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\nMarked 2 switch rules as full_case in process $proc$fifo.v:12$1 in module addr_gen.     \nRemoved a total of 0 dead cases.\n\n14.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\nRemoved 0 redundant assignments.\nPromoted 1 assignment to connection.\n\n14.4. Executing PROC_INIT pass (extract init attributes).\nFound init rule in `\\addr_gen.$proc$fifo.v:0$4'.\n  Set init value: \\addr = 8'00000000\n\n14.5. Executing PROC_ARST pass (detect async resets in processes).\nFound async reset \\rst in `\\addr_gen.$proc$fifo.v:12$1'.\n\n14.6. Executing PROC_ROM pass (convert switches to ROMs).\nConverted 0 switches.\n&lt;suppressed ~2 debug messages&gt;\n\n14.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\nCreating decoders for process `\\addr_gen.$proc$fifo.v:0$4'.\nCreating decoders for process `\\addr_gen.$proc$fifo.v:12$1'.\n     1/1: $0\\addr[7:0]\n\n14.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n\n14.9. Executing PROC_DFF pass (convert process syncs to FFs).\nCreating register for signal `\\addr_gen.\\addr' using process `\\addr_gen.$proc$fifo.v:12$1'.\n  created $adff cell `$procdff$10' with positive edge clock and positive level reset.   \n\n14.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n\n14.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\nRemoving empty process `addr_gen.$proc$fifo.v:0$4'.\nFound and cleaned up 2 empty switches in `\\addr_gen.$proc$fifo.v:12$1'.\nRemoving empty process `addr_gen.$proc$fifo.v:12$1'.\nCleaned up 2 empty switches.\n</code></pre> <p>\u53ef\u4ee5\u770b\u5230\uff0c\u4f9d\u6b21\u6267\u884c\u4e86\u591a\u4e2a\u4e0d\u540c\u7684PASS\u6765\u5b8c\u6210<code>proc</code>\u64cd\u4f5c\uff0c\u7ed3\u679c\u56fe\u5982\u4e0b </p> <p>\u53ef\u4ee5\u770b\u5230\u7531<code>always @</code>\u5757\u51fa\u73b0\u4e86\u4e00\u4e9b\u65b0\u7684\u5355\u5143\uff0c\u540c\u65f6\u5bc4\u5b58\u5668\u4f7f\u7528\u4e86<code>$adff</code>\u5757\u6765\u5b9e\u73b0\u3002\u5982\u679c\u6211\u4eec\u67e5\u770b\u7ec8\u7aef\u7684\u8f93\u51fa\u53ef\u4ee5\u770b\u5230\u4e0d\u540c\u7684<code>proc_*</code>\u64cd\u4f5c\u88ab\u8c03\u7528\uff0c\u6211\u4eec\u53ef\u4ee5\u4ece\u8fd9\u91cc\u67e5\u770b\u66f4\u591a\u4fe1\u606f\u3002</p> <p>\u53ef\u4ee5\u6ce8\u610f\u5230\u7684\u662f\uff0c\u5728\u6267\u884c\u5b8c<code>proc</code>\u6307\u4ee4\u4e4b\u540e\u51fa\u73b0\u4e86\u6d6e\u52a8\u7684\u5bfc\u7ebf\uff0c\u662f\u7531<code>initial</code>\u8bed\u53e5\u5411<code>addr</code>\u7f6e\u96f6\u800c\u6765\u7684\u3002\u7136\u800c\uff0c<code>initial</code>\u8bed\u53e5\u662f\u4e0d\u53ef\u7efc\u5408\u7684\uff0c\u56e0\u6b64\u5728\u751f\u6210\u7269\u7406\u786c\u4ef6\u4e4b\u524d\u5fc5\u987b\u88ab\u6e05\u9664\u3002\u6211\u4eec\u73b0\u5728\u53ef\u4ee5\u8c03\u7528<code>clean</code>\uff0c\u540c\u65f6\u4e5f\u8c03\u7528\u5728\u6267\u884c<code>proc</code>\u4e4b\u540e\u90fd\u5e94\u8be5\u8c03\u7528\u7684<code>opt_expr</code>\u3002\u6211\u4eec\u53ef\u4ee5\u4f7f\u7528\u5728\u540c\u4e00\u884c\u4f7f\u7528\u5206\u53f7\u9694\u5f00\u6765\u540c\u65f6\u6267\u884c\u3002</p>"},{"location":"FPGA/yosys/#\u6e05\u7406\u548c\u4f18\u5316\u8868\u793a","title":"\u6e05\u7406\u548c\u4f18\u5316\u8868\u793a","text":"<pre><code>opt_expr; clean\n</code></pre> <p>\u7ed3\u679c\u5982\u56fe\u6240\u793a </p> <p>\u4f60\u53ef\u80fd\u6ce8\u610f\u5230\u7684\u662f\uff0c<code>$eq</code>\u7684\u8f93\u5165\u4ece255\u8f6c\u6362\u4e3a\u4e86\u4e8c\u8fdb\u5236\u8868\u793a<code>8b11111111</code>\uff0c\u5e38\u91cf\u4ece\u88ab\u8868\u793a\u4e3a\u4e86<code>&lt;bid_width&gt;'&lt;bits&gt;</code>\u8fd9\u6837\u7684\u5f62\u5f0f\uff0c\u8f6c\u6362\u4e3a\u4e86\u4e8c\u8fdb\u5236\u7684bit\u91cf\u800c\u4e0d\u662f\u4f7f\u7528\u5341\u8fdb\u5236\u6570\u5b57\uff0c\u540c\u65f6\u4e5f\u8bf4\u660e\u4e86\u4ece32bit\u7684\u6570\u8f6c\u5316\u4e3a\u4e868bit\u5bbd\u5ea6\u7684\u6570\u5b57\u3002\u8fd9\u662f\u4e00\u4e2a\u7531\u8fd0\u884c<code>opt_expr</code>\u5e26\u6765\u7684\u526f\u4f5c\u7528\u3002\u4ed6\u5e26\u6765\u4e86\u5e38\u91cf\u6298\u53e0\u548c\u7b80\u5355\u7684\u8868\u8fbe\u5f0f\u91cd\u5199\u3002\u5bf9\u4e8e\u66f4\u591a\u7684\u8be6\u7ec6\u4fe1\u606f\uff0c\u53ef\u4ee5\u53c2\u7167\u4f18\u5316pass-\u5b98\u65b9\u548copt_expr\u7684\u6bb5</p> <p>\u63d0\u793a clean\u2014\u2014\u6e05\u9664\u6ca1\u7528\u8fc7\u7684\u5355\u5143\u548c\u8fde\u7ebf\uff0c\u53ef\u4ee5\u5728\u4efb\u4f55\u547d\u4ee4\u540e\u901a\u8fc7\u4e24\u4e2a\u5206\u53f7\u8c03\u7528\uff0c\u4f8b\u5982\u4e0a\u9762\u7684<code>opt_expr; clean</code>\u53ef\u4ee5\u7b80\u7b54\u7684\u4f7f\u7528<code>opt_expr ;;</code>\u6765\u8fdb\u884c\u8c03\u7528\u3002\u8fd9\u80fd\u591f\u5e2e\u4f60\u5feb\u901f\u7684\u53bb\u9664\u4e0d\u9700\u8981\u672a\u8fde\u63a5\u7684\u90e8\u5206\uff0c\u8fd9\u80fd\u5e2e\u4e0b\u4e00\u6b65\u51cf\u5c11\u8fd0\u7b97\u8981\u6c42\u3002</p>"},{"location":"FPGA/yosys/#222-\u6574\u4e2a","title":"2.2.2 \u6574\u4e2a","text":""},{"location":"FPGA/%E5%87%A0%E7%A7%8Dverilog%E4%BB%BF%E7%9C%9F%E5%B7%A5%E5%85%B7%E7%9B%98%E7%82%B9/","title":"\u51e0\u79cdverilog\u4eff\u771f\u5de5\u5177\u76d8\u70b9","text":""},{"location":"FPGA/%E5%87%A0%E7%A7%8Dverilog%E4%BB%BF%E7%9C%9F%E5%B7%A5%E5%85%B7%E7%9B%98%E7%82%B9/#iverilog","title":"iverilog","text":"<p>\u53ef\u4ee5\u76f4\u63a5\u4f7f\u7528verilog\u751f\u6210\u6ce2\u5f62\u6587\u4ef6</p>"},{"location":"FPGA/%E5%87%A0%E7%A7%8Dverilog%E4%BB%BF%E7%9C%9F%E5%B7%A5%E5%85%B7%E7%9B%98%E7%82%B9/#verilator","title":"verilator","text":"<p>\u901a\u8fc7verilog\u751f\u6210\u5bf9\u5e94\u7684\u7c7b\uff0c\u901a\u8fc7C++\u5f15\u5165\u7c7b\uff0c\u901a\u8fc7\u8c03\u7528eval()\u6765\u8868\u73b0\u5bf9\u5e94\u7684\u884c\u4e3a\u3002</p>"}]}