<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › irqinit.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irqinit.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/linkage.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/timex.h&gt;</span>
<span class="cp">#include &lt;linux/random.h&gt;</span>
<span class="cp">#include &lt;linux/kprobes.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/acpi.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/timer.h&gt;</span>
<span class="cp">#include &lt;asm/hw_irq.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/desc.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/i8259.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * ISA PIC or low IO-APIC triggered (INTA-cycle or APIC) interrupts:</span>
<span class="cm"> * (these are usually mapped to vectors 0x30-0x3f)</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The IO-APIC gives us many more interrupt sources. Most of these</span>
<span class="cm"> * are unused but an SMP system is supposed to have enough memory ...</span>
<span class="cm"> * sometimes (mostly wrt. hw bugs) we get corrupted vectors all</span>
<span class="cm"> * across the spectrum, so we really want to be prepared to get all</span>
<span class="cm"> * of these. Plus, more powerful systems might have more than 64</span>
<span class="cm"> * IO-APIC registers.</span>
<span class="cm"> *</span>
<span class="cm"> * (these are usually mapped into the 0x30-0xff vector range)</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_X86_32</span>
<span class="cm">/*</span>
<span class="cm"> * Note that on a 486, we don&#39;t want to do a SIGFPE on an irq13</span>
<span class="cm"> * as the irq is unreliable, and exception 16 works correctly</span>
<span class="cm"> * (ie as explained in the intel literature). On a 386, you</span>
<span class="cm"> * can&#39;t use exception 16 due to bad IBM design, so we have to</span>
<span class="cm"> * rely on the less exact irq13.</span>
<span class="cm"> *</span>
<span class="cm"> * Careful.. Not only is IRQ13 unreliable, but it is also</span>
<span class="cm"> * leads to races. IBM designers who came up with it should</span>
<span class="cm"> * be shot.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">math_error_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpl</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ignore_fpu_irq</span> <span class="o">||</span> <span class="o">!</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">hard_math</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="n">math_error</span><span class="p">(</span><span class="n">get_irq_regs</span><span class="p">(),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">X86_TRAP_MF</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * New motherboards sometimes make IRQ 13 be a PCI interrupt,</span>
<span class="cm"> * so allow interrupt sharing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">fpu_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">math_error_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fpu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ2 is cascade interrupt to second interrupt controller</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">irq2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">vector_irq_t</span><span class="p">,</span> <span class="n">vector_irq</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="n">NR_VECTORS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">vector_used_by_percpu_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">vector_irq</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)[</span><span class="n">vector</span><span class="p">]</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_ISA_irqs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_X86_64) || defined(CONFIG_X86_LOCAL_APIC)</span>
	<span class="n">init_bsp_APIC</span><span class="p">();</span>
<span class="cp">#endif</span>
	<span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">nr_legacy_irqs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We probably need a better place for this, but it works for</span>
<span class="cm">	 * now ...</span>
<span class="cm">	 */</span>
	<span class="n">x86_add_irq_domains</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * On cpu 0, Assign IRQ0_VECTOR..IRQ15_VECTOR&#39;s to IRQ 0..15.</span>
<span class="cm">	 * If these IRQ&#39;s are handled by legacy interrupt-controllers like PIC,</span>
<span class="cm">	 * then this configuration will likely be static after the boot. If</span>
<span class="cm">	 * these IRQ&#39;s are handled by more mordern controllers like IO-APIC,</span>
<span class="cm">	 * then this vector space can be freed and re-used dynamically as the</span>
<span class="cm">	 * irq&#39;s migrate etc.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">nr_legacy_irqs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">vector_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">)[</span><span class="n">IRQ0_VECTOR</span> <span class="o">+</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">x86_init</span><span class="p">.</span><span class="n">irqs</span><span class="p">.</span><span class="n">intr_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Setup the vector to irq mappings.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">setup_vector_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifndef CONFIG_X86_IO_APIC</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * On most of the platforms, legacy PIC delivers the interrupts on the</span>
<span class="cm">	 * boot cpu. But there are certain platforms where PIC interrupts are</span>
<span class="cm">	 * delivered to multiple cpu&#39;s. If the legacy IRQ is handled by the</span>
<span class="cm">	 * legacy PIC, for the new cpu that is coming online, setup the static</span>
<span class="cm">	 * legacy vector to irq mapping:</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">nr_legacy_irqs</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">vector_irq</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)[</span><span class="n">IRQ0_VECTOR</span> <span class="o">+</span> <span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">__setup_vector_irq</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_intr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#if defined(CONFIG_X86_64) || defined(CONFIG_X86_LOCAL_APIC)</span>
	<span class="cm">/*</span>
<span class="cm">	 * The reschedule interrupt is a CPU-to-CPU reschedule-helper</span>
<span class="cm">	 * IPI, driven by wakeup.</span>
<span class="cm">	 */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">RESCHEDULE_VECTOR</span><span class="p">,</span> <span class="n">reschedule_interrupt</span><span class="p">);</span>

	<span class="cm">/* IPIs for invalidation */</span>
<span class="cp">#define ALLOC_INVTLB_VEC(NR) \</span>
<span class="cp">	alloc_intr_gate(INVALIDATE_TLB_VECTOR_START+NR, \</span>
<span class="cp">		invalidate_interrupt##NR)</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">NUM_INVALIDATE_TLB_VECTORS</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">31</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">30</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">29</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">29</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">28</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">28</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">27</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">27</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">26</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">26</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">25</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">24</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">23</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">23</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">22</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">22</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">21</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">21</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">20</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">19</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">19</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">18</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">18</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">17</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">17</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">15</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">14</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">14</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">13</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">13</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">12</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">12</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">11</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">11</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">10</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">9</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">9</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">ALLOC_INVTLB_VEC</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* IPI for generic function call */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">CALL_FUNCTION_VECTOR</span><span class="p">,</span> <span class="n">call_function_interrupt</span><span class="p">);</span>

	<span class="cm">/* IPI for generic single function call */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">CALL_FUNCTION_SINGLE_VECTOR</span><span class="p">,</span>
			<span class="n">call_function_single_interrupt</span><span class="p">);</span>

	<span class="cm">/* Low priority IPI to cleanup after moving an irq */</span>
	<span class="n">set_intr_gate</span><span class="p">(</span><span class="n">IRQ_MOVE_CLEANUP_VECTOR</span><span class="p">,</span> <span class="n">irq_move_cleanup_interrupt</span><span class="p">);</span>
	<span class="n">set_bit</span><span class="p">(</span><span class="n">IRQ_MOVE_CLEANUP_VECTOR</span><span class="p">,</span> <span class="n">used_vectors</span><span class="p">);</span>

	<span class="cm">/* IPI used for rebooting/stopping */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">REBOOT_VECTOR</span><span class="p">,</span> <span class="n">reboot_interrupt</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">apic_intr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_intr_init</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_X86_THERMAL_VECTOR</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">THERMAL_APIC_VECTOR</span><span class="p">,</span> <span class="n">thermal_interrupt</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_X86_MCE_THRESHOLD</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">THRESHOLD_APIC_VECTOR</span><span class="p">,</span> <span class="n">threshold_interrupt</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_X86_64) || defined(CONFIG_X86_LOCAL_APIC)</span>
	<span class="cm">/* self generated IPI for local APIC timer */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">LOCAL_TIMER_VECTOR</span><span class="p">,</span> <span class="n">apic_timer_interrupt</span><span class="p">);</span>

	<span class="cm">/* IPI for X86 platform specific use */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">X86_PLATFORM_IPI_VECTOR</span><span class="p">,</span> <span class="n">x86_platform_ipi</span><span class="p">);</span>

	<span class="cm">/* IPI vectors for APIC spurious and error interrupts */</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">SPURIOUS_APIC_VECTOR</span><span class="p">,</span> <span class="n">spurious_interrupt</span><span class="p">);</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">ERROR_APIC_VECTOR</span><span class="p">,</span> <span class="n">error_interrupt</span><span class="p">);</span>

	<span class="cm">/* IRQ work interrupts: */</span>
<span class="cp"># ifdef CONFIG_IRQ_WORK</span>
	<span class="n">alloc_intr_gate</span><span class="p">(</span><span class="n">IRQ_WORK_VECTOR</span><span class="p">,</span> <span class="n">irq_work_interrupt</span><span class="p">);</span>
<span class="cp"># endif</span>

<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">native_init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Execute any quirks before the call gates are initialised: */</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">irqs</span><span class="p">.</span><span class="n">pre_vector_init</span><span class="p">();</span>

	<span class="n">apic_intr_init</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Cover the whole vector space, no vector can escape</span>
<span class="cm">	 * us. (some of these will be overridden and become</span>
<span class="cm">	 * &#39;special&#39; SMP interrupts)</span>
<span class="cm">	 */</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">FIRST_EXTERNAL_VECTOR</span><span class="p">;</span>
	<span class="n">for_each_clear_bit_from</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">used_vectors</span><span class="p">,</span> <span class="n">NR_VECTORS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IA32_SYSCALL_VECTOR could be used in trap_init already. */</span>
		<span class="n">set_intr_gate</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">interrupt</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="n">FIRST_EXTERNAL_VECTOR</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">acpi_ioapic</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">of_ioapic</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq2</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_X86_32</span>
	<span class="cm">/*</span>
<span class="cm">	 * External FPU? Set up irq13 if so, for</span>
<span class="cm">	 * original braindamaged IBM FERR coupling.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">hard_math</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_has_fpu</span><span class="p">)</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">FPU_IRQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpu_irq</span><span class="p">);</span>

	<span class="n">irq_ctx_init</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">());</span>
<span class="cp">#endif</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
