{:input (genetic.crossover/dumb-crossover 1137331533 (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"))))) (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_26, \\wire:missing_edge , wire3_18, wire4_23, wire5_25, wire6_29, wire7_70, wire48_69, wire49_74, \\wire50_:missing , wire51_77, wire52_83, wire53_88, \\wire54_:missing , wire55_68, wire56_72, wire59_90, wire60_93);\n  wire \\:missing_edge ;\n  input wire0_26;\n  wire wire0_26;\n  wire wire10_20;\n  wire wire10_21;\n  wire wire10_70;\n  wire wire11_44;\n  wire wire11_70;\n  wire wire12_45;\n  wire wire12_70;\n  wire \\wire12_:missing ;\n  wire wire13_70;\n  wire \\wire13_:missing ;\n  wire wire14_33;\n  wire wire14_35;\n  wire wire16_42;\n  wire wire16_70;\n  wire wire17_18;\n  wire \\wire20_:missing ;\n  wire wire22_23;\n  wire \\wire27_32_40_44_47_35_19_:missing_42 ;\n  wire \\wire36_:missing ;\n  output wire3_18;\n  wire wire3_18;\n  input wire48_69;\n  wire wire48_69;\n  input wire49_74;\n  wire wire49_74;\n  output wire4_23;\n  wire wire4_23;\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  input wire51_77;\n  wire wire51_77;\n  input wire52_83;\n  wire wire52_83;\n  input wire53_88;\n  wire wire53_88;\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  output wire55_68;\n  wire wire55_68;\n  output wire56_72;\n  wire wire56_72;\n  output wire59_90;\n  wire wire59_90;\n  output wire5_25;\n  wire wire5_25;\n  output wire60_93;\n  wire wire60_93;\n  wire wire62_67;\n  wire wire62_69;\n  wire wire62_70;\n  wire wire63_70;\n  wire wire63_71;\n  wire wire64_70;\n  wire wire64_94;\n  wire \\wire64_:missing ;\n  wire wire65_81;\n  wire wire65_83;\n  wire wire66_70;\n  wire wire66_87;\n  wire wire67_68;\n  output wire6_29;\n  wire wire6_29;\n  wire wire71_72;\n  wire \\wire75_:missing ;\n  wire \\wire76_:missing ;\n  output wire7_70;\n  wire wire7_70;\n  wire wire85_86;\n  wire wire9_17;\n  wire wire9_24;\n  wire wire9_28;\n  wire wire9_34;\n  wire wire9_37;\n  wire wire9_39;\n  wire wire9_43;\n  wire wire9_45;\n  wire wire9_46;\n  wire wire9_73;\n  wire wire9_75;\n  wire wire9_76;\n  wire wire9_79;\n  wire wire9_80;\n  wire wire9_87;\n  wire wire9_91;\n  wire wire9_93;\n  wire wire9_94;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_70 ;\n  wire \\wire:missing_70_89_92_84_95_78 ;\n  wire \\wire:missing_73 ;\n  wire \\wire:missing_77 ;\n  wire \\wire:missing_78 ;\n  wire \\wire:missing_80 ;\n  wire \\wire:missing_82 ;\n  wire \\wire:missing_86 ;\n  wire \\wire:missing_88 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_91 ;\n  wire \\wire:missing_95 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire10_20 = 4'h8 >> { wire10_70, wire10_21 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire11_44, wire11_70 };\n  assign \\wire12_:missing  = 4'h8 >> { wire12_70, wire12_45 };\n  assign wire62_67 = 4'h8 >> { wire62_70, wire62_69 };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , wire13_70 };\n  assign wire63_71 = 4'h8 >> { wire63_70, wire63_70 };\n  assign \\wire64_:missing  = 4'h8 >> { wire64_70, wire64_94 };\n  assign wire65_81 = 4'h8 >> { \\wire:missing_edge , wire65_83 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire66_70, wire66_87 };\n  assign wire14_33 = 4'h8 >> { wire14_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire16_42, wire16_70 };\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_95  = \\wire:missing_70_89_92_84_95_78 ;\n  assign wire64_94 = wire9_94;\n  assign wire60_93 = wire9_93;\n  assign \\wire:missing_edge  = \\wire:missing_70_89_92_84_95_78 ;\n  assign \\wire:missing_91  = wire9_91;\n  assign wire59_90 = \\wire:missing_edge ;\n  assign \\wire:missing_89  = \\wire:missing_70_89_92_84_95_78 ;\n  assign \\wire:missing_88  = wire53_88;\n  assign wire66_87 = wire9_87;\n  assign \\wire:missing_86  = wire85_86;\n  assign wire85_86 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_70_89_92_84_95_78 ;\n  assign wire65_83 = wire52_83;\n  assign \\wire:missing_82  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire65_81;\n  assign \\wire:missing_80  = wire9_80;\n  assign \\wire:missing_edge  = wire9_79;\n  assign \\wire:missing_78  = \\wire:missing_70_89_92_84_95_78 ;\n  assign \\wire:missing_77  = wire51_77;\n  assign \\wire76_:missing  = wire9_76;\n  assign \\wire75_:missing  = wire9_75;\n  assign \\wire:missing_edge  = wire49_74;\n  assign \\wire:missing_73  = wire9_73;\n  assign wire56_72 = wire71_72;\n  assign wire71_72 = wire63_71;\n  assign \\wire:missing_70  = \\wire:missing_70_89_92_84_95_78 ;\n  assign wire62_69 = wire48_69;\n  assign wire55_68 = wire67_68;\n  assign wire67_68 = wire62_67;\n  assign \\wire:missing_edge  = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_edge  = wire9_46;\n  assign wire12_45 = wire9_45;\n  assign wire11_44 = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_edge  = wire9_43;\n  assign \\wire27_32_40_44_47_35_19_:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_edge  = wire9_39;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_37;\n  assign \\wire36_:missing  = \\wire:missing_edge ;\n  assign wire14_35 = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_edge  = wire9_34;\n  assign \\wire:missing_edge  = wire14_33;\n  assign \\wire:missing_edge  = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_31  = \\wire:missing_edge ;\n  assign \\wire:missing_30  = \\wire:missing_edge ;\n  assign wire6_29 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_28;\n  assign \\wire:missing_27  = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign \\wire:missing_26  = wire0_26;\n  assign wire5_25 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_24;\n  assign wire4_23 = wire22_23;\n  assign wire22_23 = \\wire:missing_edge ;\n  assign wire10_21 = \\wire:missing_edge ;\n  assign \\wire20_:missing  = wire10_20;\n  assign \\wire:missing_19  = \\wire27_32_40_44_47_35_19_:missing_42 ;\n  assign wire3_18 = wire17_18;\n  assign wire17_18 = wire9_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/95FE985B.v:3.1-189.10\" *)\nmodule postsynth(wire0_26, \\wire:missing_edge , wire3_18, wire4_23, wire5_25, wire6_29, wire7_70, wire48_69, wire49_74, \\wire50_:missing , wire51_77, wire52_83, wire53_88, \\wire54_:missing , wire55_68, wire56_72, wire59_90, wire60_93);\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:5.9-5.17\" *)\n  input wire0_26;\n  wire wire0_26;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:8.8-8.17\" *)\n  wire wire10_21;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:10.8-10.17\" *)\n  wire wire11_44;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:17.8-17.17\" *)\n  wire wire14_33;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:18.8-18.17\" *)\n  wire wire14_35;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:21.8-21.17\" *)\n  wire wire17_18;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:23.8-23.17\" *)\n  wire wire22_23;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:24.8-24.45\" *)\n  wire \\wire27_32_40_44_47_35_19_:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:25.8-25.24\" *)\n  wire \\wire36_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:26.10-26.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:28.9-28.18\" *)\n  input wire48_69;\n  wire wire48_69;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:30.9-30.18\" *)\n  input wire49_74;\n  wire wire49_74;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:32.10-32.18\" *)\n  output wire4_23;\n  wire wire4_23;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:34.9-34.25\" *)\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:36.9-36.18\" *)\n  input wire51_77;\n  wire wire51_77;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:38.9-38.18\" *)\n  input wire52_83;\n  wire wire52_83;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:40.9-40.18\" *)\n  input wire53_88;\n  wire wire53_88;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:42.9-42.25\" *)\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:44.10-44.19\" *)\n  output wire55_68;\n  wire wire55_68;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:46.10-46.19\" *)\n  output wire56_72;\n  wire wire56_72;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:48.10-48.19\" *)\n  output wire59_90;\n  wire wire59_90;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:50.10-50.18\" *)\n  output wire5_25;\n  wire wire5_25;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:52.10-52.19\" *)\n  output wire60_93;\n  wire wire60_93;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:54.8-54.17\" *)\n  wire wire62_67;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:55.8-55.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire62_69;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:56.8-56.17\" *)\n  wire wire62_70;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:57.8-57.17\" *)\n  wire wire63_70;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:58.8-58.17\" *)\n  wire wire63_71;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:62.8-62.17\" *)\n  wire wire65_81;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:63.8-63.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire65_83;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:66.8-66.17\" *)\n  wire wire67_68;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:67.10-67.18\" *)\n  output wire6_29;\n  wire wire6_29;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:69.8-69.17\" *)\n  wire wire71_72;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:72.10-72.18\" *)\n  output wire7_70;\n  wire wire7_70;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:74.8-74.17\" *)\n  wire wire85_86;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:75.8-75.16\" *)\n  wire wire9_17;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:76.8-76.16\" *)\n  wire wire9_24;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:77.8-77.16\" *)\n  wire wire9_28;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:78.8-78.16\" *)\n  wire wire9_34;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:79.8-79.16\" *)\n  wire wire9_37;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:80.8-80.16\" *)\n  wire wire9_39;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:81.8-81.16\" *)\n  wire wire9_43;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:83.8-83.16\" *)\n  wire wire9_46;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:87.8-87.16\" *)\n  wire wire9_79;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:91.8-91.16\" *)\n  wire wire9_93;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:93.8-93.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:94.8-94.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:95.8-95.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:96.8-96.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:97.8-97.24\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:98.8-98.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:99.8-99.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:100.8-100.24\" *)\n  wire \\wire:missing_70 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:101.8-101.39\" *)\n  wire \\wire:missing_70_89_92_84_95_78 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:103.8-103.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_77 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:104.8-104.24\" *)\n  wire \\wire:missing_78 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:106.8-106.24\" *)\n  wire \\wire:missing_82 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:107.8-107.24\" *)\n  wire \\wire:missing_86 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:108.8-108.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:109.8-109.24\" *)\n  wire \\wire:missing_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:111.8-111.24\" *)\n  wire \\wire:missing_95 ;\n  (* src = \"/tmp/fuzzmount745B5940/95FE985B.v:112.9-112.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_21 = 1'h1;\n  assign wire11_44 = 1'h1;\n  assign wire14_33 = 1'h1;\n  assign wire14_35 = 1'h1;\n  assign wire17_18 = 1'hx;\n  assign wire22_23 = 1'h1;\n  assign \\wire27_32_40_44_47_35_19_:missing_42  = 1'h1;\n  assign \\wire36_:missing  = 1'h1;\n  assign wire3_18 = 1'hx;\n  assign wire49_74 = 1'h1;\n  assign wire4_23 = 1'h1;\n  assign wire55_68 = 1'hx;\n  assign wire56_72 = 1'hx;\n  assign wire59_90 = 1'h1;\n  assign wire5_25 = 1'h1;\n  assign wire60_93 = 1'hx;\n  assign wire62_67 = 1'hx;\n  assign wire62_69 = wire48_69;\n  assign wire62_70 = 1'hx;\n  assign wire63_70 = 1'hx;\n  assign wire63_71 = 1'hx;\n  assign wire65_81 = 1'h1;\n  assign wire65_83 = wire52_83;\n  assign wire67_68 = 1'hx;\n  assign wire6_29 = 1'h1;\n  assign wire71_72 = 1'hx;\n  assign wire7_70 = 1'hx;\n  assign wire85_86 = 1'h1;\n  assign wire9_17 = 1'hx;\n  assign wire9_24 = 1'h1;\n  assign wire9_28 = 1'h1;\n  assign wire9_34 = 1'h1;\n  assign wire9_37 = 1'h1;\n  assign wire9_39 = 1'h1;\n  assign wire9_43 = 1'h1;\n  assign wire9_46 = 1'h1;\n  assign wire9_79 = 1'h1;\n  assign wire9_93 = 1'hx;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_19  = 1'h1;\n  assign \\wire:missing_26  = wire0_26;\n  assign \\wire:missing_27  = 1'h1;\n  assign \\wire:missing_30  = 1'h1;\n  assign \\wire:missing_31  = 1'h1;\n  assign \\wire:missing_41  = 1'h1;\n  assign \\wire:missing_70  = 1'h1;\n  assign \\wire:missing_70_89_92_84_95_78  = 1'h1;\n  assign \\wire:missing_77  = wire51_77;\n  assign \\wire:missing_78  = 1'h1;\n  assign \\wire:missing_82  = 1'h1;\n  assign \\wire:missing_86  = 1'h1;\n  assign \\wire:missing_88  = wire53_88;\n  assign \\wire:missing_89  = 1'h1;\n  assign \\wire:missing_95  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:47:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9/src/top.v'.\nSBY 23:47:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] Copy '/tmp/fuzzmount745B5940/95FE985B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9/src/95FE985B.v'.\nSBY 23:47:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] Copy '/tmp/fuzzmount745B5940/95FE985B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9/src/95FE985B.post.v'.\nSBY 23:47:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: abc pdr\nSBY 23:47:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: /tmp/fuzzmount745B5940/top.v:38: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/95FE985B.v:125$97_Y [0] between cell $shr$/tmp/fuzzmount745B5940/95FE985B.v:125$97.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/95FE985B.v:122$94_Y [0] between cell $shr$/tmp/fuzzmount745B5940/95FE985B.v:122$94.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/95FE985B.v:121$93_Y [0] between cell $shr$/tmp/fuzzmount745B5940/95FE985B.v:121$93.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/95FE985B.v:115$87_Y [0] between cell $shr$/tmp/fuzzmount745B5940/95FE985B.v:115$87.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire presynth.\\wire7_70 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire presynth.\\wire60_93 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire presynth.\\wire63_70 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire presynth.\\wire62_70 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire top.\\y_post_8 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire top.\\y_pre_8 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:47:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:47:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] base: finished (returncode=0)\nSBY 23:47:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire presynth.\\wire7_70 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire presynth.\\wire60_93 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire presynth.\\wire63_70 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire presynth.\\wire62_70 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire top.\\y_post_8 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire top.\\y_pre_8 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY 23:47:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] aig: finished (returncode=0)\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: Warning: The network has no constraints.\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: finished (returncode=0)\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] engine_0: Status returned by engine: FAIL\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9'.\nSBY 23:47:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnlws9cp9] DONE (FAIL, rc=2)\n", :err ""}}}