-- VHDL for IBM SMS ALD group ZeroBalanceLatches
-- Title: ZeroBalanceLatches
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/30/2020 5:08:28 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ZeroBalanceLatches is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_2: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES: in STD_LOGIC;
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		MS_A_OR_S_DOT_B_CYCLE: in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B: in STD_LOGIC;
		MS_B_CH_INSERT_PLUS_ZERO: in STD_LOGIC;
		PS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_UNITS_LATCH: in STD_LOGIC;
		MS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_ASSEMBLY_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_NOT_ZR_BAL_LATCH: out STD_LOGIC;
		MS_NOT_ZR_BAL_LATCH: out STD_LOGIC;
		PS_ZR_BAL_LATCH: out STD_LOGIC;
		MS_ZR_BAL_LATCH: out STD_LOGIC;
		LAMP_15A1K12: out STD_LOGIC);
end ZeroBalanceLatches;


ARCHITECTURE structural of ZeroBalanceLatches is

BEGIN

Page_16_14_11_1: ENTITY ALD_16_14_11_1_0_BALANCE_INDICAT_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_2 =>
		PS_LAST_INSN_RO_CYCLE_2,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_BUS(3),
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_BUS(2),
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_BUS(1),
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_BUS(0),
	PS_NOT_ZR_BAL_LATCH =>
		PS_NOT_ZR_BAL_LATCH,
	MS_NOT_ZR_BAL_LATCH =>
		MS_NOT_ZR_BAL_LATCH
	);

Page_16_14_12_1: ENTITY ALD_16_14_12_1_0_BALANCE_INDICAT_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_BUS(3),
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_BUS(2),
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_BUS(1),
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_BUS(0),
	MS_ZR_BAL_LATCH =>
		MS_ZR_BAL_LATCH,
	PS_ZR_BAL_LATCH =>
		PS_ZR_BAL_LATCH,
	LAMP_15A1K12 =>
		LAMP_15A1K12
	);


END;
