ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 164A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 7200;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 0018 4FF4E152 		mov	r2, #7200
  57 001c 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 30000;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 0020 47F23052 		movw	r2, #30000
  64 0024 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 3


  67 0026 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0028 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 32 is_stmt 0 view .LVU18
  73 002a 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 52 3 is_stmt 1 view .LVU19
  75              		.loc 1 52 7 is_stmt 0 view .LVU20
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 52 6 view .LVU21
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 34 is_stmt 0 view .LVU23
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0293     		str	r3, [sp, #8]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 57 3 is_stmt 1 view .LVU24
  86              		.loc 1 57 7 is_stmt 0 view .LVU25
  87 0038 02A9     		add	r1, sp, #8
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 57 6 view .LVU26
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 61 3 is_stmt 1 view .LVU27
  95              		.loc 1 61 37 is_stmt 0 view .LVU28
  96 0042 0023     		movs	r3, #0
  97 0044 0093     		str	r3, [sp]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 33 is_stmt 0 view .LVU30
 100 0046 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 63 3 is_stmt 1 view .LVU31
 102              		.loc 1 63 7 is_stmt 0 view .LVU32
 103 0048 6946     		mov	r1, sp
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 63 6 view .LVU33
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 4


  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 110              		.loc 1 71 1 view .LVU34
 111 0052 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0054 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 120              		.loc 1 54 5 is_stmt 1 view .LVU35
 121 0058 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005c E9E7     		b	.L2
 124              	.L7:
  59:Core/Src/tim.c ****   }
 125              		.loc 1 59 5 view .LVU36
 126 005e FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0062 EEE7     		b	.L3
 129              	.L8:
  65:Core/Src/tim.c ****   }
 130              		.loc 1 65 5 view .LVU37
 131 0064 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 71 1 is_stmt 0 view .LVU38
 134 0068 F3E7     		b	.L1
 135              	.L10:
 136 006a 00BF     		.align	2
 137              	.L9:
 138 006c 00000000 		.word	.LANCHOR0
 139 0070 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM2_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM2_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	MX_TIM2_Init:
 151              	.LFB66:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
 152              		.loc 1 74 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 5


 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 87B0     		sub	sp, sp, #28
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 32
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 163              		.loc 1 80 3 view .LVU40
 164              		.loc 1 80 26 is_stmt 0 view .LVU41
 165 0004 0023     		movs	r3, #0
 166 0006 0293     		str	r3, [sp, #8]
 167 0008 0393     		str	r3, [sp, #12]
 168 000a 0493     		str	r3, [sp, #16]
 169 000c 0593     		str	r3, [sp, #20]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 170              		.loc 1 81 3 is_stmt 1 view .LVU42
 171              		.loc 1 81 27 is_stmt 0 view .LVU43
 172 000e 0093     		str	r3, [sp]
 173 0010 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
 174              		.loc 1 86 3 is_stmt 1 view .LVU44
 175              		.loc 1 86 18 is_stmt 0 view .LVU45
 176 0012 1648     		ldr	r0, .L19
 177 0014 4FF08042 		mov	r2, #1073741824
 178 0018 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 7200;
 179              		.loc 1 87 3 is_stmt 1 view .LVU46
 180              		.loc 1 87 24 is_stmt 0 view .LVU47
 181 001a 4FF4E152 		mov	r2, #7200
 182 001e 4260     		str	r2, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 183              		.loc 1 88 3 is_stmt 1 view .LVU48
 184              		.loc 1 88 26 is_stmt 0 view .LVU49
 185 0020 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.Period = 2000;
 186              		.loc 1 89 3 is_stmt 1 view .LVU50
 187              		.loc 1 89 21 is_stmt 0 view .LVU51
 188 0022 4FF4FA62 		mov	r2, #2000
 189 0026 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 90 3 is_stmt 1 view .LVU52
 191              		.loc 1 90 28 is_stmt 0 view .LVU53
 192 0028 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 193              		.loc 1 91 3 is_stmt 1 view .LVU54
 194              		.loc 1 91 32 is_stmt 0 view .LVU55
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 6


 195 002a 8023     		movs	r3, #128
 196 002c 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 197              		.loc 1 92 3 is_stmt 1 view .LVU56
 198              		.loc 1 92 7 is_stmt 0 view .LVU57
 199 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 200              	.LVL6:
 201              		.loc 1 92 6 view .LVU58
 202 0032 90B9     		cbnz	r0, .L16
 203              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 204              		.loc 1 96 3 is_stmt 1 view .LVU59
 205              		.loc 1 96 34 is_stmt 0 view .LVU60
 206 0034 4FF48053 		mov	r3, #4096
 207 0038 0293     		str	r3, [sp, #8]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 208              		.loc 1 97 3 is_stmt 1 view .LVU61
 209              		.loc 1 97 7 is_stmt 0 view .LVU62
 210 003a 02A9     		add	r1, sp, #8
 211 003c 0B48     		ldr	r0, .L19
 212 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 213              	.LVL7:
 214              		.loc 1 97 6 view .LVU63
 215 0042 68B9     		cbnz	r0, .L17
 216              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 217              		.loc 1 101 3 is_stmt 1 view .LVU64
 218              		.loc 1 101 37 is_stmt 0 view .LVU65
 219 0044 0023     		movs	r3, #0
 220 0046 0093     		str	r3, [sp]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 221              		.loc 1 102 3 is_stmt 1 view .LVU66
 222              		.loc 1 102 33 is_stmt 0 view .LVU67
 223 0048 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 224              		.loc 1 103 3 is_stmt 1 view .LVU68
 225              		.loc 1 103 7 is_stmt 0 view .LVU69
 226 004a 6946     		mov	r1, sp
 227 004c 0748     		ldr	r0, .L19
 228 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 229              	.LVL8:
 230              		.loc 1 103 6 view .LVU70
 231 0052 40B9     		cbnz	r0, .L18
 232              	.L11:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 110:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 7


 111:Core/Src/tim.c **** }
 233              		.loc 1 111 1 view .LVU71
 234 0054 07B0     		add	sp, sp, #28
 235              	.LCFI6:
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 4
 238              		@ sp needed
 239 0056 5DF804FB 		ldr	pc, [sp], #4
 240              	.L16:
 241              	.LCFI7:
 242              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 243              		.loc 1 94 5 is_stmt 1 view .LVU72
 244 005a FFF7FEFF 		bl	Error_Handler
 245              	.LVL9:
 246 005e E9E7     		b	.L12
 247              	.L17:
  99:Core/Src/tim.c ****   }
 248              		.loc 1 99 5 view .LVU73
 249 0060 FFF7FEFF 		bl	Error_Handler
 250              	.LVL10:
 251 0064 EEE7     		b	.L13
 252              	.L18:
 105:Core/Src/tim.c ****   }
 253              		.loc 1 105 5 view .LVU74
 254 0066 FFF7FEFF 		bl	Error_Handler
 255              	.LVL11:
 256              		.loc 1 111 1 is_stmt 0 view .LVU75
 257 006a F3E7     		b	.L11
 258              	.L20:
 259              		.align	2
 260              	.L19:
 261 006c 00000000 		.word	.LANCHOR1
 262              		.cfi_endproc
 263              	.LFE66:
 265              		.section	.text.MX_TIM3_Init,"ax",%progbits
 266              		.align	1
 267              		.global	MX_TIM3_Init
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	MX_TIM3_Init:
 273              	.LFB67:
 112:Core/Src/tim.c **** /* TIM3 init function */
 113:Core/Src/tim.c **** void MX_TIM3_Init(void)
 114:Core/Src/tim.c **** {
 274              		.loc 1 114 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 24
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 00B5     		push	{lr}
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 14, -4
 282 0002 87B0     		sub	sp, sp, #28
 283              	.LCFI9:
 284              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 8


 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 285              		.loc 1 120 3 view .LVU77
 286              		.loc 1 120 26 is_stmt 0 view .LVU78
 287 0004 0023     		movs	r3, #0
 288 0006 0293     		str	r3, [sp, #8]
 289 0008 0393     		str	r3, [sp, #12]
 290 000a 0493     		str	r3, [sp, #16]
 291 000c 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 292              		.loc 1 121 3 is_stmt 1 view .LVU79
 293              		.loc 1 121 27 is_stmt 0 view .LVU80
 294 000e 0093     		str	r3, [sp]
 295 0010 0193     		str	r3, [sp, #4]
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 126:Core/Src/tim.c ****   htim3.Instance = TIM3;
 296              		.loc 1 126 3 is_stmt 1 view .LVU81
 297              		.loc 1 126 18 is_stmt 0 view .LVU82
 298 0012 1548     		ldr	r0, .L29
 299 0014 154A     		ldr	r2, .L29+4
 300 0016 0260     		str	r2, [r0]
 127:Core/Src/tim.c ****   htim3.Init.Prescaler = 14399;
 301              		.loc 1 127 3 is_stmt 1 view .LVU83
 302              		.loc 1 127 24 is_stmt 0 view .LVU84
 303 0018 43F63F02 		movw	r2, #14399
 304 001c 4260     		str	r2, [r0, #4]
 128:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 305              		.loc 1 128 3 is_stmt 1 view .LVU85
 306              		.loc 1 128 26 is_stmt 0 view .LVU86
 307 001e 8360     		str	r3, [r0, #8]
 129:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 308              		.loc 1 129 3 is_stmt 1 view .LVU87
 309              		.loc 1 129 21 is_stmt 0 view .LVU88
 310 0020 4FF6FF72 		movw	r2, #65535
 311 0024 C260     		str	r2, [r0, #12]
 130:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 312              		.loc 1 130 3 is_stmt 1 view .LVU89
 313              		.loc 1 130 28 is_stmt 0 view .LVU90
 314 0026 0361     		str	r3, [r0, #16]
 131:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 315              		.loc 1 131 3 is_stmt 1 view .LVU91
 316              		.loc 1 131 32 is_stmt 0 view .LVU92
 317 0028 8361     		str	r3, [r0, #24]
 132:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 318              		.loc 1 132 3 is_stmt 1 view .LVU93
 319              		.loc 1 132 7 is_stmt 0 view .LVU94
 320 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 321              	.LVL12:
 322              		.loc 1 132 6 view .LVU95
 323 002e 90B9     		cbnz	r0, .L26
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 9


 324              	.L22:
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 325              		.loc 1 136 3 is_stmt 1 view .LVU96
 326              		.loc 1 136 34 is_stmt 0 view .LVU97
 327 0030 4FF48053 		mov	r3, #4096
 328 0034 0293     		str	r3, [sp, #8]
 137:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 329              		.loc 1 137 3 is_stmt 1 view .LVU98
 330              		.loc 1 137 7 is_stmt 0 view .LVU99
 331 0036 02A9     		add	r1, sp, #8
 332 0038 0B48     		ldr	r0, .L29
 333 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 334              	.LVL13:
 335              		.loc 1 137 6 view .LVU100
 336 003e 68B9     		cbnz	r0, .L27
 337              	.L23:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 338              		.loc 1 141 3 is_stmt 1 view .LVU101
 339              		.loc 1 141 37 is_stmt 0 view .LVU102
 340 0040 0023     		movs	r3, #0
 341 0042 0093     		str	r3, [sp]
 142:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 342              		.loc 1 142 3 is_stmt 1 view .LVU103
 343              		.loc 1 142 33 is_stmt 0 view .LVU104
 344 0044 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 345              		.loc 1 143 3 is_stmt 1 view .LVU105
 346              		.loc 1 143 7 is_stmt 0 view .LVU106
 347 0046 6946     		mov	r1, sp
 348 0048 0748     		ldr	r0, .L29
 349 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 350              	.LVL14:
 351              		.loc 1 143 6 view .LVU107
 352 004e 40B9     		cbnz	r0, .L28
 353              	.L21:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c **** }
 354              		.loc 1 151 1 view .LVU108
 355 0050 07B0     		add	sp, sp, #28
 356              	.LCFI10:
 357              		.cfi_remember_state
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 0052 5DF804FB 		ldr	pc, [sp], #4
 361              	.L26:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 10


 362              	.LCFI11:
 363              		.cfi_restore_state
 134:Core/Src/tim.c ****   }
 364              		.loc 1 134 5 is_stmt 1 view .LVU109
 365 0056 FFF7FEFF 		bl	Error_Handler
 366              	.LVL15:
 367 005a E9E7     		b	.L22
 368              	.L27:
 139:Core/Src/tim.c ****   }
 369              		.loc 1 139 5 view .LVU110
 370 005c FFF7FEFF 		bl	Error_Handler
 371              	.LVL16:
 372 0060 EEE7     		b	.L23
 373              	.L28:
 145:Core/Src/tim.c ****   }
 374              		.loc 1 145 5 view .LVU111
 375 0062 FFF7FEFF 		bl	Error_Handler
 376              	.LVL17:
 377              		.loc 1 151 1 is_stmt 0 view .LVU112
 378 0066 F3E7     		b	.L21
 379              	.L30:
 380              		.align	2
 381              	.L29:
 382 0068 00000000 		.word	.LANCHOR2
 383 006c 00040040 		.word	1073742848
 384              		.cfi_endproc
 385              	.LFE67:
 387              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_TIM_Base_MspInit
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	HAL_TIM_Base_MspInit:
 395              	.LVL18:
 396              	.LFB68:
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 154:Core/Src/tim.c **** {
 397              		.loc 1 154 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 16
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 154 1 is_stmt 0 view .LVU114
 402 0000 00B5     		push	{lr}
 403              	.LCFI12:
 404              		.cfi_def_cfa_offset 4
 405              		.cfi_offset 14, -4
 406 0002 85B0     		sub	sp, sp, #20
 407              	.LCFI13:
 408              		.cfi_def_cfa_offset 24
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 409              		.loc 1 156 3 is_stmt 1 view .LVU115
 410              		.loc 1 156 20 is_stmt 0 view .LVU116
 411 0004 0368     		ldr	r3, [r0]
 412              		.loc 1 156 5 view .LVU117
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 11


 413 0006 234A     		ldr	r2, .L39
 414 0008 9342     		cmp	r3, r2
 415 000a 08D0     		beq	.L36
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 161:Core/Src/tim.c ****     /* TIM1 clock enable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 165:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 166:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 416              		.loc 1 171 8 is_stmt 1 view .LVU118
 417              		.loc 1 171 10 is_stmt 0 view .LVU119
 418 000c B3F1804F 		cmp	r3, #1073741824
 419 0010 18D0     		beq	.L37
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 176:Core/Src/tim.c ****     /* TIM2 clock enable */
 177:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 180:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 181:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 185:Core/Src/tim.c ****   }
 186:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 420              		.loc 1 186 8 is_stmt 1 view .LVU120
 421              		.loc 1 186 10 is_stmt 0 view .LVU121
 422 0012 214A     		ldr	r2, .L39+4
 423 0014 9342     		cmp	r3, r2
 424 0016 29D0     		beq	.L38
 425              	.LVL19:
 426              	.L31:
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 191:Core/Src/tim.c ****     /* TIM3 clock enable */
 192:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 195:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 196:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 12


 200:Core/Src/tim.c ****   }
 201:Core/Src/tim.c **** }
 427              		.loc 1 201 1 view .LVU122
 428 0018 05B0     		add	sp, sp, #20
 429              	.LCFI14:
 430              		.cfi_remember_state
 431              		.cfi_def_cfa_offset 4
 432              		@ sp needed
 433 001a 5DF804FB 		ldr	pc, [sp], #4
 434              	.LVL20:
 435              	.L36:
 436              	.LCFI15:
 437              		.cfi_restore_state
 162:Core/Src/tim.c **** 
 438              		.loc 1 162 5 is_stmt 1 view .LVU123
 439              	.LBB2:
 162:Core/Src/tim.c **** 
 440              		.loc 1 162 5 view .LVU124
 162:Core/Src/tim.c **** 
 441              		.loc 1 162 5 view .LVU125
 442 001e 1F4B     		ldr	r3, .L39+8
 443 0020 9A69     		ldr	r2, [r3, #24]
 444 0022 42F40062 		orr	r2, r2, #2048
 445 0026 9A61     		str	r2, [r3, #24]
 162:Core/Src/tim.c **** 
 446              		.loc 1 162 5 view .LVU126
 447 0028 9B69     		ldr	r3, [r3, #24]
 448 002a 03F40063 		and	r3, r3, #2048
 449 002e 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c **** 
 450              		.loc 1 162 5 view .LVU127
 451 0030 019B     		ldr	r3, [sp, #4]
 452              	.LBE2:
 162:Core/Src/tim.c **** 
 453              		.loc 1 162 5 view .LVU128
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 454              		.loc 1 165 5 view .LVU129
 455 0032 0022     		movs	r2, #0
 456 0034 1146     		mov	r1, r2
 457 0036 1920     		movs	r0, #25
 458              	.LVL21:
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 459              		.loc 1 165 5 is_stmt 0 view .LVU130
 460 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 461              	.LVL22:
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 462              		.loc 1 166 5 is_stmt 1 view .LVU131
 463 003c 1920     		movs	r0, #25
 464 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 465              	.LVL23:
 466 0042 E9E7     		b	.L31
 467              	.LVL24:
 468              	.L37:
 177:Core/Src/tim.c **** 
 469              		.loc 1 177 5 view .LVU132
 470              	.LBB3:
 177:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 13


 471              		.loc 1 177 5 view .LVU133
 177:Core/Src/tim.c **** 
 472              		.loc 1 177 5 view .LVU134
 473 0044 03F50433 		add	r3, r3, #135168
 474 0048 DA69     		ldr	r2, [r3, #28]
 475 004a 42F00102 		orr	r2, r2, #1
 476 004e DA61     		str	r2, [r3, #28]
 177:Core/Src/tim.c **** 
 477              		.loc 1 177 5 view .LVU135
 478 0050 DB69     		ldr	r3, [r3, #28]
 479 0052 03F00103 		and	r3, r3, #1
 480 0056 0293     		str	r3, [sp, #8]
 177:Core/Src/tim.c **** 
 481              		.loc 1 177 5 view .LVU136
 482 0058 029B     		ldr	r3, [sp, #8]
 483              	.LBE3:
 177:Core/Src/tim.c **** 
 484              		.loc 1 177 5 view .LVU137
 180:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 485              		.loc 1 180 5 view .LVU138
 486 005a 0022     		movs	r2, #0
 487 005c 0121     		movs	r1, #1
 488 005e 1C20     		movs	r0, #28
 489              	.LVL25:
 180:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 490              		.loc 1 180 5 is_stmt 0 view .LVU139
 491 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 492              	.LVL26:
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 493              		.loc 1 181 5 is_stmt 1 view .LVU140
 494 0064 1C20     		movs	r0, #28
 495 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 496              	.LVL27:
 497 006a D5E7     		b	.L31
 498              	.LVL28:
 499              	.L38:
 192:Core/Src/tim.c **** 
 500              		.loc 1 192 5 view .LVU141
 501              	.LBB4:
 192:Core/Src/tim.c **** 
 502              		.loc 1 192 5 view .LVU142
 192:Core/Src/tim.c **** 
 503              		.loc 1 192 5 view .LVU143
 504 006c 0B4B     		ldr	r3, .L39+8
 505 006e DA69     		ldr	r2, [r3, #28]
 506 0070 42F00202 		orr	r2, r2, #2
 507 0074 DA61     		str	r2, [r3, #28]
 192:Core/Src/tim.c **** 
 508              		.loc 1 192 5 view .LVU144
 509 0076 DB69     		ldr	r3, [r3, #28]
 510 0078 03F00203 		and	r3, r3, #2
 511 007c 0393     		str	r3, [sp, #12]
 192:Core/Src/tim.c **** 
 512              		.loc 1 192 5 view .LVU145
 513 007e 039B     		ldr	r3, [sp, #12]
 514              	.LBE4:
 192:Core/Src/tim.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 14


 515              		.loc 1 192 5 view .LVU146
 195:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 516              		.loc 1 195 5 view .LVU147
 517 0080 0022     		movs	r2, #0
 518 0082 0121     		movs	r1, #1
 519 0084 1D20     		movs	r0, #29
 520              	.LVL29:
 195:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 521              		.loc 1 195 5 is_stmt 0 view .LVU148
 522 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 523              	.LVL30:
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 524              		.loc 1 196 5 is_stmt 1 view .LVU149
 525 008a 1D20     		movs	r0, #29
 526 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 527              	.LVL31:
 528              		.loc 1 201 1 is_stmt 0 view .LVU150
 529 0090 C2E7     		b	.L31
 530              	.L40:
 531 0092 00BF     		.align	2
 532              	.L39:
 533 0094 002C0140 		.word	1073818624
 534 0098 00040040 		.word	1073742848
 535 009c 00100240 		.word	1073876992
 536              		.cfi_endproc
 537              	.LFE68:
 539              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 540              		.align	1
 541              		.global	HAL_TIM_Base_MspDeInit
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 546              	HAL_TIM_Base_MspDeInit:
 547              	.LVL32:
 548              	.LFB69:
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 204:Core/Src/tim.c **** {
 549              		.loc 1 204 1 is_stmt 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		.loc 1 204 1 is_stmt 0 view .LVU152
 554 0000 08B5     		push	{r3, lr}
 555              	.LCFI16:
 556              		.cfi_def_cfa_offset 8
 557              		.cfi_offset 3, -8
 558              		.cfi_offset 14, -4
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 559              		.loc 1 206 3 is_stmt 1 view .LVU153
 560              		.loc 1 206 20 is_stmt 0 view .LVU154
 561 0002 0368     		ldr	r3, [r0]
 562              		.loc 1 206 5 view .LVU155
 563 0004 134A     		ldr	r2, .L49
 564 0006 9342     		cmp	r3, r2
 565 0008 06D0     		beq	.L46
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 15


 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 211:Core/Src/tim.c ****     /* Peripheral clock disable */
 212:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 215:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 566              		.loc 1 220 8 is_stmt 1 view .LVU156
 567              		.loc 1 220 10 is_stmt 0 view .LVU157
 568 000a B3F1804F 		cmp	r3, #1073741824
 569 000e 0DD0     		beq	.L47
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 225:Core/Src/tim.c ****     /* Peripheral clock disable */
 226:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 229:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 233:Core/Src/tim.c ****   }
 234:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 570              		.loc 1 234 8 is_stmt 1 view .LVU158
 571              		.loc 1 234 10 is_stmt 0 view .LVU159
 572 0010 114A     		ldr	r2, .L49+4
 573 0012 9342     		cmp	r3, r2
 574 0014 13D0     		beq	.L48
 575              	.LVL33:
 576              	.L41:
 235:Core/Src/tim.c ****   {
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 239:Core/Src/tim.c ****     /* Peripheral clock disable */
 240:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 243:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 247:Core/Src/tim.c ****   }
 248:Core/Src/tim.c **** }
 577              		.loc 1 248 1 view .LVU160
 578 0016 08BD     		pop	{r3, pc}
 579              	.LVL34:
 580              	.L46:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 16


 212:Core/Src/tim.c **** 
 581              		.loc 1 212 5 is_stmt 1 view .LVU161
 582 0018 02F56442 		add	r2, r2, #58368
 583 001c 9369     		ldr	r3, [r2, #24]
 584 001e 23F40063 		bic	r3, r3, #2048
 585 0022 9361     		str	r3, [r2, #24]
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 586              		.loc 1 215 5 view .LVU162
 587 0024 1920     		movs	r0, #25
 588              	.LVL35:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 589              		.loc 1 215 5 is_stmt 0 view .LVU163
 590 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 591              	.LVL36:
 592 002a F4E7     		b	.L41
 593              	.LVL37:
 594              	.L47:
 226:Core/Src/tim.c **** 
 595              		.loc 1 226 5 is_stmt 1 view .LVU164
 596 002c 0B4A     		ldr	r2, .L49+8
 597 002e D369     		ldr	r3, [r2, #28]
 598 0030 23F00103 		bic	r3, r3, #1
 599 0034 D361     		str	r3, [r2, #28]
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 600              		.loc 1 229 5 view .LVU165
 601 0036 1C20     		movs	r0, #28
 602              	.LVL38:
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 603              		.loc 1 229 5 is_stmt 0 view .LVU166
 604 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 605              	.LVL39:
 606 003c EBE7     		b	.L41
 607              	.LVL40:
 608              	.L48:
 240:Core/Src/tim.c **** 
 609              		.loc 1 240 5 is_stmt 1 view .LVU167
 610 003e 02F50332 		add	r2, r2, #134144
 611 0042 D369     		ldr	r3, [r2, #28]
 612 0044 23F00203 		bic	r3, r3, #2
 613 0048 D361     		str	r3, [r2, #28]
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 614              		.loc 1 243 5 view .LVU168
 615 004a 1D20     		movs	r0, #29
 616              	.LVL41:
 243:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 617              		.loc 1 243 5 is_stmt 0 view .LVU169
 618 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 619              	.LVL42:
 620              		.loc 1 248 1 view .LVU170
 621 0050 E1E7     		b	.L41
 622              	.L50:
 623 0052 00BF     		.align	2
 624              	.L49:
 625 0054 002C0140 		.word	1073818624
 626 0058 00040040 		.word	1073742848
 627 005c 00100240 		.word	1073876992
 628              		.cfi_endproc
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 17


 629              	.LFE69:
 631              		.global	htim3
 632              		.global	htim2
 633              		.global	htim1
 634              		.section	.bss.htim1,"aw",%nobits
 635              		.align	2
 636              		.set	.LANCHOR0,. + 0
 639              	htim1:
 640 0000 00000000 		.space	72
 640      00000000 
 640      00000000 
 640      00000000 
 640      00000000 
 641              		.section	.bss.htim2,"aw",%nobits
 642              		.align	2
 643              		.set	.LANCHOR1,. + 0
 646              	htim2:
 647 0000 00000000 		.space	72
 647      00000000 
 647      00000000 
 647      00000000 
 647      00000000 
 648              		.section	.bss.htim3,"aw",%nobits
 649              		.align	2
 650              		.set	.LANCHOR2,. + 0
 653              	htim3:
 654 0000 00000000 		.space	72
 654      00000000 
 654      00000000 
 654      00000000 
 654      00000000 
 655              		.text
 656              	.Letext0:
 657              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 658              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 659              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 660              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 661              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 662              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 663              		.file 8 "Core/Inc/tim.h"
 664              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 665              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 666              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:18     .text.MX_TIM1_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:138    .text.MX_TIM1_Init:0000006c $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:144    .text.MX_TIM2_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:150    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:261    .text.MX_TIM2_Init:0000006c $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:266    .text.MX_TIM3_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:272    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:382    .text.MX_TIM3_Init:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:388    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:394    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:533    .text.HAL_TIM_Base_MspInit:00000094 $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:540    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:546    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:625    .text.HAL_TIM_Base_MspDeInit:00000054 $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:653    .bss.htim3:00000000 htim3
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:646    .bss.htim2:00000000 htim2
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:639    .bss.htim1:00000000 htim1
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:635    .bss.htim1:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:642    .bss.htim2:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccQ6EuAd.s:649    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
