{"vcs1":{"timestamp_begin":1682293297.094272592, "rt":0.91, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1682293298.042120813, "rt":1.06, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682293299.125619185, "rt":1.82, "ut":0.07, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293296.792602464}
{"VCS_COMP_START_TIME": 1682293296.792602464}
{"VCS_COMP_END_TIME": 1682293301.809678887}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341080}}
{"stitch_vcselab": {"peak_mem": 238988}}
