# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Task7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying D:/Questa/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/TaskDSP/Task7 {D:/TaskDSP/Task7/synchronizer.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:41:49 on May 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/TaskDSP/Task7" D:/TaskDSP/Task7/synchronizer.sv 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 22:41:49 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/TaskDSP/Task7 {D:/TaskDSP/Task7/transmitter.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:41:49 on May 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/TaskDSP/Task7" D:/TaskDSP/Task7/transmitter.sv 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 22:41:49 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/TaskDSP/Task7 {D:/TaskDSP/Task7/tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:41:49 on May 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/TaskDSP/Task7" D:/TaskDSP/Task7/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:41:49 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:41:49 on May 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.transmitter(fast)
# Loading work.synchronizer(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/TaskDSP/Task7/tb.sv(48)
#    Time: 590 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at D:/TaskDSP/Task7/tb.sv line 48
# Causality operation skipped due to absence of debug database file
# End time: 22:42:06 on May 06,2025, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
