Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 23 14:05:55 2020
| Host         : mpq4p217 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.108       -0.171                      2                 4682       -2.162      -58.825                     28                 4682        1.000        0.000                       0                  1955  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk           0.915        0.000                      0                 2727        0.089        0.000                      0                 2727        3.500        0.000                       0                   993  
  pll_dac_clk_1x        0.412        0.000                      0                   45        0.176        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.108       -0.171                      2                  136        0.164        0.000                      0                  136        1.500        0.000                       0                    71  
clk_fpga_3              0.228        0.000                      0                 1718        0.079        0.000                      0                 1718        1.000        0.000                       0                   835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           5.939        0.000                      0                   28       -2.162      -58.825                     28                   28  
pll_adc_clk     pll_dac_clk_1x        4.388        0.000                      0                   28        0.139        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[1]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[2]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[3]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[4]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[5]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_hk/exp_p_dat_o_reg[6]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.524    13.130    i_hk/exp_p_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[34]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    13.225    i_hk/dna_value_reg[34]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[35]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    13.225    i_hk/dna_value_reg[35]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[36]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    13.225    i_hk/dna_value_reg[36]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    adc_clk
    SLICE_X35Y41         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     6.362 f  adc_rstn_reg/Q
                         net (fo=109, routed)         2.836     9.198    i_hk/rstn
    SLICE_X6Y47          LUT1 (Prop_lut1_I0_O)        0.124     9.322 r  i_hk/ren_dly[2]_i_1/O
                         net (fo=119, routed)         2.893    12.215    i_hk/dna_cnt_reg[8]_0
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.490    13.380    i_hk/adc_clk
    SLICE_X29Y50         FDRE                                         r  i_hk/dna_value_reg[37]/C
                         clock pessimism              0.343    13.723    
                         clock uncertainty           -0.069    13.654    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    13.225    i_hk/dna_value_reg[37]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -12.215    
  -------------------------------------------------------------------
                         slack                                  1.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pg_top/sys_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.519%)  route 0.262ns (58.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.558     1.973    pg_top/adc_clk
    SLICE_X23Y39         FDRE                                         r  pg_top/sys_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  pg_top/sys_rdata_reg[5]/Q
                         net (fo=1, routed)           0.262     2.376    ps/axi_slave_gp0/sys_rdata_reg[13]_2[5]
    SLICE_X19Y41         LUT4 (Prop_lut4_I1_O)        0.045     2.421 r  ps/axi_slave_gp0/axi\\.RDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     2.421    ps/axi_slave_gp0/sys_bus_interconnect/bus_s_rdata[5]
    SLICE_X19Y41         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.830     2.371    ps/axi_slave_gp0/adc_clk
    SLICE_X19Y41         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[5]/C
                         clock pessimism             -0.130     2.241    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092     2.333    ps/axi_slave_gp0/axi\\.RDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.566     1.981    i_hk/adc_clk
    SLICE_X9Y45          FDRE                                         r  i_hk/dna_value_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     2.122 r  i_hk/dna_value_reg[52]/Q
                         net (fo=2, routed)           0.066     2.188    ps/axi_slave_gp0/dna_value_reg[56][50]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  ps/axi_slave_gp0/sys_rdata[20]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    i_hk/dna_value_reg[52]_0
    SLICE_X8Y45          FDRE                                         r  i_hk/sys_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.834     2.375    i_hk/adc_clk
    SLICE_X8Y45          FDRE                                         r  i_hk/sys_rdata_reg[20]/C
                         clock pessimism             -0.381     1.994    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     2.115    i_hk/sys_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 wf_buf_reg_0_i_2__0/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.502%)  route 0.225ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.562     1.977    adc_clk
    SLICE_X26Y40         FDRE                                         r  wf_buf_reg_0_i_2__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  wf_buf_reg_0_i_2__0/Q
                         net (fo=7, routed)           0.225     2.343    pg_top/pg_ch_b/wf_buf_reg_0_i_1__0_0[12]
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.872     2.413    pg_top/pg_ch_b/adc_clk
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.378     2.036    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.219    pg_top/pg_ch_b/wf_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 wf_buf_reg_0_i_4__0/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.341%)  route 0.227ns (61.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.561     1.976    adc_clk
    SLICE_X26Y39         FDRE                                         r  wf_buf_reg_0_i_4__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  wf_buf_reg_0_i_4__0/Q
                         net (fo=7, routed)           0.227     2.344    pg_top/pg_ch_b/wf_buf_reg_0_i_1__0_0[10]
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.872     2.413    pg_top/pg_ch_b/adc_clk
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.378     2.036    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.219    pg_top/pg_ch_b/wf_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 wf_buf_reg_0_i_5__0/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.561     1.976    adc_clk
    SLICE_X26Y39         FDRE                                         r  wf_buf_reg_0_i_5__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  wf_buf_reg_0_i_5__0/Q
                         net (fo=7, routed)           0.231     2.348    pg_top/pg_ch_b/wf_buf_reg_0_i_1__0_0[9]
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.872     2.413    pg_top/pg_ch_b/adc_clk
    RAMB36_X1Y8          RAMB36E1                                     r  pg_top/pg_ch_b/wf_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.378     2.036    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.219    pg_top/pg_ch_b/wf_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_b/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_b/gen_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.563     1.978    pg_top/pg_ch_b/adc_clk
    SLICE_X33Y45         FDRE                                         r  pg_top/pg_ch_b/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  pg_top/pg_ch_b/int_reg_reg[31]/Q
                         net (fo=1, routed)           0.087     2.206    pg_top/pg_ch_b/data4[13]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.048     2.254 r  pg_top/pg_ch_b/gen_out[13]_i_2__0/O
                         net (fo=1, routed)           0.000     2.254    pg_top/pg_ch_b/gen_out[13]
    SLICE_X32Y45         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.831     2.372    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y45         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[13]/C
                         clock pessimism             -0.381     1.991    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.131     2.122    pg_top/pg_ch_b/gen_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/int_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_a/gen_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.557     1.972    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y32         FDRE                                         r  pg_top/pg_ch_a/int_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  pg_top/pg_ch_a/int_reg_reg[31]/Q
                         net (fo=1, routed)           0.087     2.200    pg_top/pg_ch_a/data4[13]
    SLICE_X32Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.245 r  pg_top/pg_ch_a/gen_out[13]_i_2/O
                         net (fo=1, routed)           0.000     2.245    pg_top/pg_ch_a/gen_out[13]
    SLICE_X32Y32         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.823     2.364    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y32         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[13]/C
                         clock pessimism             -0.379     1.985    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120     2.105    pg_top/pg_ch_a/gen_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/int_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pg_top/pg_ch_a/gen_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y34         FDRE                                         r  pg_top/pg_ch_a/int_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  pg_top/pg_ch_a/int_reg_reg[22]/Q
                         net (fo=1, routed)           0.091     2.206    pg_top/pg_ch_a/data4[4]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.251 r  pg_top/pg_ch_a/gen_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.251    pg_top/pg_ch_a/gen_out[4]
    SLICE_X32Y34         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.825     2.366    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y34         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[4]/C
                         clock pessimism             -0.379     1.987    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.121     2.108    pg_top/pg_ch_a/gen_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.566     1.981    i_hk/adc_clk
    SLICE_X11Y43         FDRE                                         r  i_hk/dna_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     2.122 r  i_hk/dna_value_reg[10]/Q
                         net (fo=2, routed)           0.099     2.221    ps/axi_slave_gp0/dna_value_reg[56][9]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.266 r  ps/axi_slave_gp0/sys_rdata[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.266    i_hk/dna_value_reg[42]_0
    SLICE_X10Y43         FDRE                                         r  i_hk/sys_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.834     2.375    i_hk/adc_clk
    SLICE_X10Y43         FDRE                                         r  i_hk/sys_rdata_reg[10]/C
                         clock pessimism             -0.381     1.994    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.120     2.114    i_hk/sys_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.566     1.981    i_hk/adc_clk
    SLICE_X9Y45          FDRE                                         r  i_hk/dna_value_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     2.122 r  i_hk/dna_value_reg[53]/Q
                         net (fo=2, routed)           0.101     2.223    ps/axi_slave_gp0/dna_value_reg[56][51]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045     2.268 r  ps/axi_slave_gp0/sys_rdata[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.268    i_hk/dna_value_reg[53]_0
    SLICE_X8Y45          FDRE                                         r  i_hk/sys_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.834     2.375    i_hk/adc_clk
    SLICE_X8Y45          FDRE                                         r  i_hk/sys_rdata_reg[21]/C
                         clock pessimism             -0.381     1.994    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     2.115    i_hk/sys_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5     pg_top/pg_ch_a/wf_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y8     pg_top/pg_ch_b/wf_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6     pg_top/pg_ch_a/wf_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y6     pg_top/pg_ch_b/wf_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5     pg_top/pg_ch_a/wf_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5     pg_top/pg_ch_b/wf_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6     pg_top/pg_ch_a/wf_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     pg_top/pg_ch_b/wf_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y8     pg_top/pg_ch_a/wf_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y9     pg_top/pg_ch_b/wf_buf_reg_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47     i_hk/dna_value_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47     i_hk/dna_value_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y29    scaled_wf_p_val_reg_i_14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y29    scaled_wf_p_val_reg_i_15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y29    pg_top/pg_ch_a/wf_pp_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y29    pg_top/pg_ch_a/wf_pp_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y29    pg_top/pg_ch_a/wf_ppp_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y29    pg_top/pg_ch_a/wf_ppp_val_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y48     pg_top/sys_rdata_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y48     pg_top/sys_rdata_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y42    i_hk/dna_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y45    i_hk/dna_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y47    i_hk/dna_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y47    i_hk/dna_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y47    i_hk/dna_value_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50    i_hk/dna_value_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50    i_hk/dna_value_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50    i_hk/dna_value_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50    i_hk/dna_value_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y50    i_hk/dna_value_reg[38]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.456ns (17.822%)  route 2.103ns (82.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.671     5.904    dac_clk_1x
    SLICE_X33Y38         FDRE                                         r  dac_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     6.360 r  dac_dat_a_reg[13]/Q
                         net (fo=1, routed)           2.103     8.463    dac_dat_a[13]
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -0.834     8.874    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.456ns (18.252%)  route 2.042ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.042     8.486    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.456ns (18.329%)  route 2.032ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.032     8.476    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.456ns (18.453%)  route 2.015ns (81.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.015     8.459    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.456ns (18.498%)  route 2.009ns (81.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.009     8.453    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.456ns (18.575%)  route 1.999ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.999     8.443    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.610%)  route 1.994ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.994     8.438    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     8.904    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.456ns (18.624%)  route 1.993ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.993     8.437    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     8.904    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.456ns (18.815%)  route 1.968ns (81.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.745     5.978    dac_clk_1x
    SLICE_X36Y34         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.434 r  dac_dat_a_reg[0]/Q
                         net (fo=1, routed)           1.968     8.402    dac_dat_a[0]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     8.870    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.456ns (18.767%)  route 1.974ns (81.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.974     8.418    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.450%)  route 0.772ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.772     2.921    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.705%)  route 0.818ns (85.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.818     2.967    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.596%)  route 0.825ns (85.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.825     2.974    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.112%)  route 0.858ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.858     3.007    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (13.995%)  route 0.866ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.866     3.016    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.586%)  route 0.897ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.897     3.046    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.371%)  route 0.914ns (86.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.914     3.063    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.141ns (13.348%)  route 0.915ns (86.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.915     3.065    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.273%)  route 0.921ns (86.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.921     3.071    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.141ns (12.917%)  route 0.951ns (87.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y49         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.951     3.100    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    dac_dat_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    dac_dat_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y52    dac_dat_b_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y54    dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y67    dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_dat_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y59    dac_dat_a_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y49    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y49    dac_dat_a_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y49    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y49    dac_dat_a_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y49    dac_dat_b_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y46    dac_dat_b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y49    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y34    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y34    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    dac_dat_a_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -0.171ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 pwm[1]/vcnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.236ns (39.499%)  route 1.893ns (60.501%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.754     5.987    pwm[1]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[1]/vcnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[1]/vcnt_r_reg[0]/Q
                         net (fo=1, routed)           0.493     6.936    pwm[1]/vcnt_r_reg_n_0_[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.060 r  pwm[1]/pwm_o_i_5/O
                         net (fo=1, routed)           0.576     7.637    pwm[1]/pwm_o_i_5_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.293 r  pwm[1]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.824     9.116    pwm[1]/pwm_o_reg_i_1_n_0
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 pwm[3]/vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.237ns (40.140%)  route 1.845ns (59.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.754     5.987    pwm[3]/CLK
    SLICE_X43Y44         FDRE                                         r  pwm[3]/vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.443 f  pwm[3]/vcnt_r_reg[3]/Q
                         net (fo=1, routed)           0.595     7.039    pwm[3]/vcnt_r[3]
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     7.163 r  pwm[3]/pwm_o_i_4/O
                         net (fo=1, routed)           0.577     7.740    pwm[3]/pwm_o_i_4_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.397 r  pwm[3]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.672     9.069    pwm[3]/pwm_o_reg_i_1_n_0
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.555     9.445    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.458     9.903    
                         clock uncertainty           -0.063     9.840    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     9.006    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 pwm[2]/vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.237ns (41.363%)  route 1.754ns (58.637%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.755     5.988    pwm[2]/CLK
    SLICE_X43Y1          FDRE                                         r  pwm[2]/vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     6.444 f  pwm[2]/vcnt_r_reg[2]/Q
                         net (fo=1, routed)           0.493     6.937    pwm[2]/vcnt_r_reg_n_0_[2]
    SLICE_X43Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  pwm[2]/pwm_o_i_4/O
                         net (fo=1, routed)           0.446     7.508    pwm[2]/pwm_o_i_4_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.165 r  pwm[2]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.814     8.979    pwm[2]/pwm_o_reg_i_1_n_0
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.237ns (41.376%)  route 1.753ns (58.624%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.755     5.988    pwm[0]/CLK
    SLICE_X43Y47         FDRE                                         r  pwm[0]/vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 f  pwm[0]/vcnt_r_reg[2]/Q
                         net (fo=1, routed)           0.493     6.937    pwm[0]/vcnt_r_reg_n_0_[2]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  pwm[0]/pwm_o_i_4/O
                         net (fo=1, routed)           0.587     7.649    pwm[0]/pwm_o_i_4_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.306 r  pwm[0]/pwm_o_reg_i_1/CO[3]
                         net (fo=1, routed)           0.672     8.978    pwm[0]/pwm_o_reg_i_1_n_0
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     9.008    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.642ns (24.797%)  route 1.947ns (75.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.442     8.562    pwm[1]/SR[0]
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[1]/CLK
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.642ns (24.881%)  route 1.938ns (75.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.433     8.553    pwm[0]/SR[0]
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[0]/CLK
    OLOGIC_X0Y47         FDRE                                         r  pwm[0]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[0]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.642ns (25.911%)  route 1.836ns (74.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.447 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.330     8.451    pwm[2]/SR[0]
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.557     9.447    pwm[2]/CLK
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.458     9.905    
                         clock uncertainty           -0.063     9.842    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_R)       -0.798     9.044    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.642ns (27.928%)  route 1.657ns (72.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 9.445 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.151     8.272    pwm[3]/SR[0]
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.555     9.445    pwm[3]/CLK
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism              0.458     9.903    
                         clock uncertainty           -0.063     9.840    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_R)       -0.798     9.042    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.642ns (23.882%)  route 2.046ns (76.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 9.467 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.541     8.661    pwm[2]/SR[0]
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.577     9.467    pwm[2]/CLK
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[2]/C
                         clock pessimism              0.458     9.925    
                         clock uncertainty           -0.063     9.862    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429     9.433    pwm[2]/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.642ns (23.882%)  route 2.046ns (76.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 9.467 - 4.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.740     5.973    pwm_clk
    SLICE_X42Y28         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     6.491 f  pwm_rstn_reg/Q
                         net (fo=33, routed)          0.505     6.997    pwm[3]/E[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.121 r  pwm[3]/vcnt[7]_i_1__2/O
                         net (fo=36, routed)          1.541     8.661    pwm[2]/SR[0]
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.205 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           1.594     7.799    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.890 r  bufg_pwm_clk/O
                         net (fo=69, routed)          1.577     9.467    pwm[2]/CLK
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[6]/C
                         clock pessimism              0.458     9.925    
                         clock uncertainty           -0.063     9.862    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429     9.433    pwm[2]/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[1]/CLK
    SLICE_X43Y48         FDRE                                         r  pwm[1]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[1]/vcnt_reg[2]/Q
                         net (fo=8, routed)           0.111     2.261    pwm[1]/vcnt[2]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.306 r  pwm[1]/vcnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.306    pwm[1]/vcnt[3]_i_1__1_n_0
    SLICE_X42Y48         FDRE                                         r  pwm[1]/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[1]/CLK
    SLICE_X42Y48         FDRE                                         r  pwm[1]/vcnt_reg[3]/C
                         clock pessimism             -0.382     2.021    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     2.141    pwm[1]/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pwm[2]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.582%)  route 0.127ns (47.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[2]/CLK
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[2]/vcnt_reg[2]/Q
                         net (fo=8, routed)           0.127     2.276    pwm[2]/vcnt[2]
    SLICE_X43Y1          FDRE                                         r  pwm[2]/vcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[2]/CLK
    SLICE_X43Y1          FDRE                                         r  pwm[2]/vcnt_r_reg[2]/C
                         clock pessimism             -0.379     2.024    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.070     2.094    pwm[2]/vcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pwm[0]/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[0]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[0]/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[0]/vcnt_reg[7]/Q
                         net (fo=4, routed)           0.139     2.289    pwm[0]/vcnt[7]
    SLICE_X41Y47         FDRE                                         r  pwm[0]/vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[0]/CLK
    SLICE_X41Y47         FDRE                                         r  pwm[0]/vcnt_r_reg[7]/C
                         clock pessimism             -0.379     2.024    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.072     2.096    pwm[0]/vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.884%)  route 0.094ns (31.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.592     2.007    pwm[3]/CLK
    SLICE_X42Y45         FDRE                                         r  pwm[3]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     2.171 r  pwm[3]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.094     2.266    pwm[3]/vcnt[5]
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.311 r  pwm[3]/vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.311    pwm[3]/vcnt[6]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  pwm[3]/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.861     2.402    pwm[3]/CLK
    SLICE_X43Y45         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
                         clock pessimism             -0.382     2.020    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.092     2.112    pwm[3]/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pwm[1]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[1]/CLK
    SLICE_X42Y48         FDRE                                         r  pwm[1]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     2.172 r  pwm[1]/vcnt_reg[4]/Q
                         net (fo=7, routed)           0.096     2.268    pwm[1]/vcnt[4]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.313 r  pwm[1]/vcnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.313    pwm[1]/vcnt[6]_i_1__1_n_0
    SLICE_X43Y48         FDRE                                         r  pwm[1]/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[1]/CLK
    SLICE_X43Y48         FDRE                                         r  pwm[1]/vcnt_reg[6]/C
                         clock pessimism             -0.382     2.021    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.092     2.113    pwm[1]/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.592     2.007    pwm[3]/CLK
    SLICE_X43Y45         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.145     2.293    pwm[3]/vcnt[6]
    SLICE_X43Y46         FDRE                                         r  pwm[3]/vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.861     2.402    pwm[3]/CLK
    SLICE_X43Y46         FDRE                                         r  pwm[3]/vcnt_r_reg[6]/C
                         clock pessimism             -0.379     2.023    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.070     2.093    pwm[3]/vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.808%)  route 0.120ns (39.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[0]/CLK
    SLICE_X40Y48         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.120     2.269    pwm[0]/vcnt[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.314 r  pwm[0]/vcnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.314    pwm[0]/vcnt[6]_i_1__2_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[0]/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[0]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[0]/vcnt_reg[6]/C
                         clock pessimism             -0.382     2.021    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.091     2.112    pwm[0]/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pwm[0]/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.610%)  route 0.121ns (39.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[0]/CLK
    SLICE_X40Y48         FDRE                                         r  pwm[0]/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[0]/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.121     2.270    pwm[0]/vcnt[5]
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  pwm[0]/vcnt[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.315    pwm[0]/vcnt[7]_i_1__1_n_0
    SLICE_X41Y48         FDRE                                         r  pwm[0]/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[0]/CLK
    SLICE_X41Y48         FDRE                                         r  pwm[0]/vcnt_reg[7]/C
                         clock pessimism             -0.382     2.021    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     2.113    pwm[0]/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pwm[2]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.593     2.008    pwm[2]/CLK
    SLICE_X40Y2          FDRE                                         r  pwm[2]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     2.149 r  pwm[2]/vcnt_reg[6]/Q
                         net (fo=5, routed)           0.147     2.296    pwm[2]/vcnt[6]
    SLICE_X40Y1          FDRE                                         r  pwm[2]/vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.862     2.403    pwm[2]/CLK
    SLICE_X40Y1          FDRE                                         r  pwm[2]/vcnt_r_reg[6]/C
                         clock pessimism             -0.379     2.024    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.070     2.094    pwm[2]/vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pwm[0]/vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     0.893 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.497     1.390    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.592     2.007    pwm[0]/CLK
    SLICE_X40Y46         FDRE                                         r  pwm[0]/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     2.148 r  pwm[0]/vcnt_reg[2]/Q
                         net (fo=8, routed)           0.121     2.269    pwm[0]/vcnt[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.314 r  pwm[0]/vcnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.314    pwm[0]/vcnt[3]_i_1__2_n_0
    SLICE_X41Y46         FDRE                                         r  pwm[0]/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     0.968 r  pll/pll/CLKOUT5
                         net (fo=1, routed)           0.544     1.512    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_pwm_clk/O
                         net (fo=69, routed)          0.861     2.402    pwm[0]/CLK
    SLICE_X41Y46         FDRE                                         r  pwm[0]/vcnt_reg[3]/C
                         clock pessimism             -0.382     2.020    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092     2.112    pwm[0]/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    pwm[0]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    pwm[1]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     pwm[2]/pwm_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    pwm[3]/pwm_o_reg/C
Min Period        n/a     PLLE2_ADV/CLKOUT5  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y46    pwm[0]/vcnt_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y47    pwm[0]/vcnt_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X43Y47    pwm[0]/vcnt_r_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X43Y47    pwm[0]/vcnt_r_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y46    pwm[0]/vcnt_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y46    pwm[0]/vcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[0]/vcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    pwm[1]/vcnt_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    pwm[1]/vcnt_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[1]/vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y46    pwm[1]/vcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y28    pwm_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y46    pwm[0]/vcnt_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    pwm[0]/vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    pwm[0]/vcnt_r_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y47    pwm[0]/vcnt_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y47    pwm[0]/vcnt_r_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y47    pwm[0]/vcnt_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y47    pwm[0]/vcnt_r_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y47    pwm[0]/vcnt_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y47    pwm[0]/vcnt_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.904ns (41.607%)  route 2.672ns (58.393%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      1.532     4.594 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WDATA[2]
                         net (fo=4, routed)           1.140     5.733    ps/system_i/xadc/inst/SOFT_RESET_I/s_axi_wdata[2]
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.124     5.857 r  ps/system_i/xadc/inst/SOFT_RESET_I/sw_rst_cond_d1_i_2/O
                         net (fo=3, routed)           0.419     6.276    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata_1__s_net_1
    SLICE_X5Y55          LUT3 (Prop_lut3_I0_O)        0.124     6.400 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_error_i_2/O
                         net (fo=2, routed)           1.114     7.514    ps/system_i/xadc/inst/AXI_XADC_CORE_I/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
    SLICE_X13Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.638 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1/O
                         net (fo=1, routed)           0.000     7.638    ps/system_i/xadc/inst/ip2bus_error_int1
    SLICE_X13Y58         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.496     7.688    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X13Y58         FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg/C
                         clock pessimism              0.230     7.918    
                         clock uncertainty           -0.083     7.835    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.031     7.866    ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.933ns (63.088%)  route 1.716ns (36.912%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.518     3.538 f  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, routed)           0.481     4.019    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.143 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.435     4.578    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124     4.702 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.445     5.147    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.124     5.271 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.271    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.821 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.821    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.155 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.510    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.303     6.813 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.813    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.346 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.669 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.669    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.539     7.731    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.961    
                         clock uncertainty           -0.083     7.878    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.109     7.987    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.925ns (63.024%)  route 1.716ns (36.976%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.518     3.538 f  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, routed)           0.481     4.019    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.143 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.435     4.578    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124     4.702 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.445     5.147    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.124     5.271 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.271    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.821 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.821    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.155 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.510    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.303     6.813 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.813    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.346 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.661 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.661    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.539     7.731    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.961    
                         clock uncertainty           -0.083     7.878    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.109     7.987    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.675ns (37.192%)  route 2.829ns (62.808%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     4.365 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WVALID
                         net (fo=3, routed)           1.012     5.377    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124     5.501 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          0.860     6.361    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.957     7.441    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=1, routed)           0.000     7.565    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_4_out
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.032     7.912    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.675ns (37.232%)  route 2.824ns (62.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     4.365 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WVALID
                         net (fo=3, routed)           1.012     5.377    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124     5.501 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          0.860     6.361    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.952     7.437    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124     7.561 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1/O
                         net (fo=1, routed)           0.000     7.561    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_13_out
    SLICE_X3Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031     7.911    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.675ns (37.232%)  route 2.824ns (62.768%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.754     3.062    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WVALID)
                                                      1.303     4.365 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1WVALID
                         net (fo=3, routed)           1.012     5.377    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124     5.501 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          0.860     6.361    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.952     7.437    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124     7.561 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1/O
                         net (fo=1, routed)           0.000     7.561    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_9_out
    SLICE_X2Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/C
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X2Y55          FDRE (Setup_fdre_C_D)        0.031     7.911    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.014ns (22.238%)  route 3.546ns (77.762%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.665     2.973    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/Q
                         net (fo=2, routed)           0.836     4.327    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     4.451 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.994    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_3
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.124     5.118 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.597     5.715    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[3]
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.839 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          1.569     7.409    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.124     7.533 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1/O
                         net (fo=1, routed)           0.000     7.533    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_3_out_0
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031     7.911    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.014ns (22.286%)  route 3.536ns (77.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.665     2.973    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y63          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/Q
                         net (fo=2, routed)           0.836     4.327    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.124     4.451 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.994    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_3
    SLICE_X6Y65          LUT5 (Prop_lut5_I4_O)        0.124     5.118 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=1, routed)           0.597     5.715    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[3]
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.839 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7/O
                         net (fo=25, routed)          1.560     7.399    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1/O
                         net (fo=1, routed)           0.000     7.523    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_11_out
    SLICE_X2Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                         clock pessimism              0.230     7.963    
                         clock uncertainty           -0.083     7.880    
    SLICE_X2Y55          FDRE (Setup_fdre_C_D)        0.031     7.911    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.014ns (22.383%)  route 3.516ns (77.617%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y64          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.518     3.538 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=22, routed)          0.973     4.511    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_1
    SLICE_X8Y65          LUT4 (Prop_lut4_I0_O)        0.124     4.635 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.443     5.078    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_2
    SLICE_X8Y67          LUT5 (Prop_lut5_I4_O)        0.124     5.202 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=1, routed)           0.466     5.668    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr[4]
    SLICE_X8Y67          LUT3 (Prop_lut3_I0_O)        0.124     5.792 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_6/O
                         net (fo=25, routed)          1.634     7.426    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]_1
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1/O
                         net (fo=1, routed)           0.000     7.550    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.541     7.733    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y56          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/C
                         clock pessimism              0.267     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031     7.948    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.849ns (62.409%)  route 1.716ns (37.591%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.712     3.020    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.518     3.538 f  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, routed)           0.481     4.019    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.124     4.143 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, routed)           0.435     4.578    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124     4.702 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          0.445     5.147    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.124     5.271 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     5.271    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.821 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.821    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.155 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.355     6.510    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][1]
    SLICE_X4Y59          LUT3 (Prop_lut3_I0_O)        0.303     6.813 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4/O
                         net (fo=1, routed)           0.000     6.813    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_4_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.346 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.585 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.585    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.539     7.731    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y60          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.961    
                         clock uncertainty           -0.083     7.878    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.109     7.987    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  0.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.014%)  route 0.238ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.238     1.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][19]
    SLICE_X3Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.016     1.211    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.119     1.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y49          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y49          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.077    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.118     1.186    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X0Y49          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y49          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.069    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.078     1.002    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.076     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.075     0.999    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.578     0.919    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.115    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X1Y62          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.846     1.216    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.919    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.075     0.994    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.578     0.919    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.172    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X0Y62          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.846     1.216    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y62          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.284     0.932    
    SLICE_X0Y62          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.047    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.564     0.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y54         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.162    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X12Y52         SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.834     1.204    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y52         SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.282     0.922    
    SLICE_X12Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.037    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.071     0.995    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y70   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y70   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y70   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y72   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y72   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y72   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y72   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y72   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y52    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y52   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y52   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X12Y52   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -58.825ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.888    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 r  adc_dat_raw_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     3.886    adc_dat_raw_reg[0][4]_i_1_n_0
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y34         FDRE                                         r  adc_dat_raw_reg[0][4]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 r  adc_dat_raw_reg[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    adc_dat_raw_reg[0][11]_i_1_n_0
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.576     9.991    adc_clk
    ILOGIC_X0Y30         FDRE                                         r  adc_dat_raw_reg[0][11]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.470ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 r  adc_dat_raw_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.870    adc_dat_raw_reg[0][2]_i_1_n_0
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y36         FDRE                                         r  adc_dat_raw_reg[0][2]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 adc_dat_i[0][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_i[0][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][5]
    W15                  IBUF (Prop_ibuf_I_O)         0.465     3.865 r  adc_dat_raw_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.865    adc_dat_raw_reg[0][3]_i_1_n_0
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.576     9.991    adc_clk
    ILOGIC_X0Y29         FDRE                                         r  adc_dat_raw_reg[0][3]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 adc_dat_i[0][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.463ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_i[0][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.463     3.863 r  adc_dat_raw_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.863    adc_dat_raw_reg[0][0]_i_1_n_0
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y35         FDRE                                         r  adc_dat_raw_reg[0][0]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 r  adc_dat_raw_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     3.842    adc_dat_raw_reg[0][6]_i_1_n_0
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.582     9.997    adc_clk
    ILOGIC_X0Y41         FDRE                                         r  adc_dat_raw_reg[0][6]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_i[0][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][9]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 r  adc_dat_raw_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.835    adc_dat_raw_reg[0][7]_i_1_n_0
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.582     9.997    adc_clk
    ILOGIC_X0Y42         FDRE                                         r  adc_dat_raw_reg[0][7]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 adc_dat_i[0][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_i[0][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][14]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 r  adc_dat_raw_reg[0][12]_i_1/O
                         net (fo=1, routed)           0.000     3.831    adc_dat_raw_reg[0][12]_i_1_n_0
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.578     9.993    adc_clk
    ILOGIC_X0Y32         FDRE                                         r  adc_dat_raw_reg[0][12]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 r  adc_dat_raw_reg[0][8]_i_1/O
                         net (fo=1, routed)           0.000     3.822    adc_dat_raw_reg[0][8]_i_1_n_0
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.582     9.997    adc_clk
    ILOGIC_X0Y43         FDRE                                         r  adc_dat_raw_reg[0][8]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_raw_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_raw_reg[1][0]_i_1_n_0
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_raw_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_raw_reg[1][6]_i_1_n_0
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[1][10]_i_1_n_0
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.138ns  (arrival time - required time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[0][13]_i_1_n_0
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.770     6.004    adc_clk
    ILOGIC_X0Y14         FDRE                                         r  adc_dat_raw_reg[0][13]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y14         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.133ns  (arrival time - required time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 r  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 r  adc_dat_raw_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     4.228    adc_dat_raw_reg[0][1]_i_1_n_0
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.770     6.004    adc_clk
    ILOGIC_X0Y13         FDRE                                         r  adc_dat_raw_reg[0][1]/C
                         clock pessimism              0.000     6.004    
                         clock uncertainty            0.166     6.169    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     6.360    adc_dat_raw_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.360    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.668ns (23.124%)  route 2.221ns (76.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.674     5.907    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y43         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  pg_top/pg_ch_b/gen_out_reg[12]/Q
                         net (fo=4, routed)           0.794     7.219    pg_top/pg_ch_b/asg_dat[1][12]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.150     7.369 r  pg_top/pg_ch_b/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           1.426     8.796    p_1_out[12]
    SLICE_X38Y67         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.557    13.447    dac_clk_1x
    SLICE_X38Y67         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism              0.173    13.620    
                         clock uncertainty           -0.189    13.431    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)       -0.247    13.184    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.642ns (21.991%)  route 2.277ns (78.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.667     5.900    pg_top/pg_ch_a/adc_clk
    SLICE_X34Y34         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     6.418 f  pg_top/pg_ch_a/gen_out_reg[12]/Q
                         net (fo=4, routed)           0.810     7.228    pg_top/pg_ch_a/asg_dat[0][12]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.352 r  pg_top/pg_ch_a/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           1.468     8.820    pg_top_n_143
    SLICE_X38Y67         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.557    13.447    dac_clk_1x
    SLICE_X38Y67         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.620    
                         clock uncertainty           -0.189    13.431    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)       -0.031    13.400    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.779ns (26.932%)  route 2.114ns (73.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.674     5.907    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y43         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.478     6.385 f  pg_top/pg_ch_b/gen_out_reg[9]/Q
                         net (fo=4, routed)           2.114     8.499    pg_top/pg_ch_b/asg_dat[1][9]
    SLICE_X36Y52         LUT1 (Prop_lut1_I0_O)        0.301     8.800 r  pg_top/pg_ch_b/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     8.800    p_1_out[9]
    SLICE_X36Y52         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X36Y52         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.032    13.472    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.642ns (24.043%)  route 2.028ns (75.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 13.455 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.674     5.907    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y45         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  pg_top/pg_ch_b/gen_out_reg[10]/Q
                         net (fo=4, routed)           2.028     8.453    pg_top/pg_ch_b/asg_dat[1][10]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.577 r  pg_top/pg_ch_b/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     8.577    p_1_out[10]
    SLICE_X36Y56         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.565    13.455    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.031    13.470    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.580ns (21.747%)  route 2.087ns (78.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.666     5.899    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y33         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     6.355 f  pg_top/pg_ch_a/gen_out_reg[0]/Q
                         net (fo=4, routed)           2.087     8.442    pg_top/pg_ch_a/asg_dat[0][0]
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124     8.566 r  pg_top/pg_ch_a/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     8.566    pg_top_n_155
    SLICE_X36Y34         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.569    13.459    dac_clk_1x
    SLICE_X36Y34         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism              0.173    13.633    
                         clock uncertainty           -0.189    13.444    
    SLICE_X36Y34         FDRE (Setup_fdre_C_D)        0.029    13.473    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.642ns (24.299%)  route 2.000ns (75.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 13.453 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.672     5.905    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y39         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.518     6.423 f  pg_top/pg_ch_b/gen_out_reg[4]/Q
                         net (fo=4, routed)           2.000     8.423    pg_top/pg_ch_b/asg_dat[1][4]
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.547 r  pg_top/pg_ch_b/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     8.547    p_1_out[4]
    SLICE_X36Y59         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.563    13.453    dac_clk_1x
    SLICE_X36Y59         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism              0.173    13.626    
                         clock uncertainty           -0.189    13.437    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)        0.031    13.468    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.642ns (24.982%)  route 1.928ns (75.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.674     5.907    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y43         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  pg_top/pg_ch_b/gen_out_reg[0]/Q
                         net (fo=4, routed)           1.928     8.353    pg_top/pg_ch_b/asg_dat[1][0]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.124     8.477 r  pg_top/pg_ch_b/dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     8.477    p_1_out[0]
    SLICE_X34Y49         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.501    13.391    dac_clk_1x
    SLICE_X34Y49         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism              0.173    13.565    
                         clock uncertainty           -0.189    13.376    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.079    13.455    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.718ns (27.885%)  route 1.857ns (72.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.666     5.899    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y33         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.419     6.318 f  pg_top/pg_ch_a/gen_out_reg[1]/Q
                         net (fo=4, routed)           1.857     8.175    pg_top/pg_ch_a/asg_dat[0][1]
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.299     8.474 r  pg_top/pg_ch_a/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     8.474    pg_top_n_154
    SLICE_X36Y63         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.560    13.450    dac_clk_1x
    SLICE_X36Y63         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism              0.173    13.623    
                         clock uncertainty           -0.189    13.434    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.029    13.463    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.773ns (30.141%)  route 1.792ns (69.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.673     5.906    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y42         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.478     6.384 f  pg_top/pg_ch_b/gen_out_reg[8]/Q
                         net (fo=4, routed)           1.792     8.176    pg_top/pg_ch_b/asg_dat[1][8]
    SLICE_X36Y52         LUT1 (Prop_lut1_I0_O)        0.295     8.471 r  pg_top/pg_ch_b/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     8.471    p_1_out[8]
    SLICE_X36Y52         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X36Y52         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.031    13.471    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.642ns (25.202%)  route 1.905ns (74.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 13.455 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=992, routed)         1.674     5.907    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y43         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  pg_top/pg_ch_b/gen_out_reg[11]/Q
                         net (fo=4, routed)           1.905     8.331    pg_top/pg_ch_b/asg_dat[1][11]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  pg_top/pg_ch_b/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     8.455    p_1_out[11]
    SLICE_X36Y56         FDRE                                         r  dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.565    13.455    dac_clk_1x
    SLICE_X36Y56         FDRE                                         r  dac_dat_b_reg[11]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.032    13.471    dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.148%)  route 0.561ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y34         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     2.138 f  pg_top/pg_ch_a/gen_out_reg[4]/Q
                         net (fo=4, routed)           0.561     2.699    pg_top/pg_ch_a/asg_dat[0][4]
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.744 r  pg_top/pg_ch_a/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.744    pg_top_n_151
    SLICE_X34Y60         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.829     2.370    dac_clk_1x
    SLICE_X34Y60         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism             -0.075     2.295    
                         clock uncertainty            0.189     2.484    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.121     2.605    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.148ns (20.972%)  route 0.558ns (79.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.563     1.978    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y45         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.148     2.126 r  pg_top/pg_ch_b/gen_out_reg[13]/Q
                         net (fo=8, routed)           0.558     2.684    asg_dat[1][13]
    SLICE_X32Y46         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.831     2.372    dac_clk_1x
    SLICE_X32Y46         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.006     2.492    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.246ns (29.738%)  route 0.581ns (70.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.557     1.972    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y32         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.148     2.120 f  pg_top/pg_ch_a/gen_out_reg[7]/Q
                         net (fo=4, routed)           0.581     2.701    pg_top/pg_ch_a/asg_dat[0][7]
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.098     2.799 r  pg_top/pg_ch_a/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.799    pg_top_n_148
    SLICE_X36Y49         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.401    dac_clk_1x
    SLICE_X36Y49         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     2.606    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.164ns (20.892%)  route 0.621ns (79.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.557     1.972    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y32         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  pg_top/pg_ch_a/gen_out_reg[13]/Q
                         net (fo=8, routed)           0.621     2.757    asg_dat[0][13]
    SLICE_X33Y38         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.829     2.370    dac_clk_1x
    SLICE_X33Y38         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.075     2.295    
                         clock uncertainty            0.189     2.484    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.070     2.554    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.246ns (29.458%)  route 0.589ns (70.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.561     1.976    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y39         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.148     2.124 f  pg_top/pg_ch_b/gen_out_reg[5]/Q
                         net (fo=4, routed)           0.589     2.713    pg_top/pg_ch_b/asg_dat[1][5]
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.098     2.811 r  pg_top/pg_ch_b/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.811    p_1_out[5]
    SLICE_X36Y59         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.857     2.398    dac_clk_1x
    SLICE_X36Y59         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism             -0.075     2.323    
                         clock uncertainty            0.189     2.512    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     2.604    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.769%)  route 0.635ns (75.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X32Y34         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     2.138 f  pg_top/pg_ch_a/gen_out_reg[2]/Q
                         net (fo=4, routed)           0.635     2.773    pg_top/pg_ch_a/asg_dat[0][2]
    SLICE_X34Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.818 r  pg_top/pg_ch_a/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.818    pg_top_n_153
    SLICE_X34Y60         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.829     2.370    dac_clk_1x
    SLICE_X34Y60         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism             -0.075     2.295    
                         clock uncertainty            0.189     2.484    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.120     2.604    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.881%)  route 0.705ns (79.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y35         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  pg_top/pg_ch_a/gen_out_reg[6]/Q
                         net (fo=4, routed)           0.705     2.820    pg_top/pg_ch_a/asg_dat[0][6]
    SLICE_X34Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.865 r  pg_top/pg_ch_a/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.865    pg_top_n_149
    SLICE_X34Y49         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.833     2.374    dac_clk_1x
    SLICE_X34Y49         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism             -0.075     2.299    
                         clock uncertainty            0.189     2.488    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     2.608    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.226ns (25.189%)  route 0.671ns (74.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y35         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     2.102 f  pg_top/pg_ch_a/gen_out_reg[8]/Q
                         net (fo=4, routed)           0.671     2.773    pg_top/pg_ch_a/asg_dat[0][8]
    SLICE_X36Y52         LUT1 (Prop_lut1_I0_O)        0.098     2.871 r  pg_top/pg_ch_a/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.871    pg_top_n_147
    SLICE_X36Y52         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X36Y52         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.091     2.605    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_a/gen_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.227ns (26.113%)  route 0.642ns (73.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.559     1.974    pg_top/pg_ch_a/adc_clk
    SLICE_X33Y35         FDRE                                         r  pg_top/pg_ch_a/gen_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     2.102 f  pg_top/pg_ch_a/gen_out_reg[11]/Q
                         net (fo=4, routed)           0.642     2.744    pg_top/pg_ch_a/asg_dat[0][11]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.099     2.843 r  pg_top/pg_ch_a/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.843    pg_top_n_144
    SLICE_X33Y54         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.830     2.371    dac_clk_1x
    SLICE_X33Y54         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.091     2.576    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pg_top/pg_ch_b/gen_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.246ns (25.818%)  route 0.707ns (74.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=992, routed)         0.563     1.978    pg_top/pg_ch_b/adc_clk
    SLICE_X32Y43         FDRE                                         r  pg_top/pg_ch_b/gen_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148     2.126 f  pg_top/pg_ch_b/gen_out_reg[7]/Q
                         net (fo=4, routed)           0.707     2.833    pg_top/pg_ch_b/asg_dat[1][7]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.098     2.931 r  pg_top/pg_ch_b/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.931    p_1_out[7]
    SLICE_X38Y53         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X38Y53         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.120     2.633    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.298    





