

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Jul  3 13:08:18 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dft_proj
* Solution:       solution4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.625 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   138754|   138754| 1.110 ms | 1.110 ms |  138754|  138754|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_292  |sin_or_cos_double_s  |       10|       10| 80.000 ns | 80.000 ns |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_label1   |   138240|   138240|       540|          -|          -|   256|    no    |
        | + dft_label0  |      537|      537|        28|          2|          1|   256|    yes   |
        |- Loop 2       |      512|      512|         2|          -|          -|   256|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      5|       -|       -|    -|
|Expression       |        -|      -|      73|    3080|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       10|    105|    3394|    6440|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     218|    -|
|Register         |        0|      -|     929|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|    110|    4396|    9802|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      8|       1|       8|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |dft_dmul_64ns_64nibs_U17        |dft_dmul_64ns_64nibs  |        0|     11|   317|   208|    0|
    |dft_sitodp_32ns_6jbC_U18        |dft_sitodp_32ns_6jbC  |        0|      0|   343|   463|    0|
    |grp_sin_or_cos_double_s_fu_292  |sin_or_cos_double_s   |       10|     94|  2734|  5769|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       10|    105|  3394|  6440|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dft_mac_muladd_16ncg_U23  |dft_mac_muladd_16ncg  | i0 + i1 * i2 |
    |dft_mac_mulsub_16mb6_U22  |dft_mac_mulsub_16mb6  | i0 - i1 * i2 |
    |dft_mul_mul_16s_1lbW_U20  |dft_mul_mul_16s_1lbW  |    i0 * i1   |
    |dft_mul_mul_16s_1lbW_U21  |dft_mul_mul_16s_1lbW  |    i0 * i1   |
    |dft_mul_mul_16s_9kbM_U19  |dft_mul_mul_16s_9kbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |temp_imag_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                 |        2|  0|   0|    0|   512|   32|     2|         8192|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+----+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |add_ln581_1_fu_1038_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_2_fu_1327_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_440_p2         |     +    |      0|   0|   19|           5|          12|
    |add_ln908_fu_831_p2         |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_917_p2         |     +    |      0|   0|   21|          11|          11|
    |i_2_fu_330_p2               |     +    |      0|   0|   16|           9|           1|
    |i_fu_1606_p2                |     +    |      0|   0|   16|           9|           1|
    |j_fu_352_p2                 |     +    |      0|   0|   16|           9|           1|
    |lsb_index_fu_722_p2         |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_878_p2               |     +    |      0|   0|   71|          64|          64|
    |ret_V_19_fu_1584_p2         |     +    |      0|   0|   35|          28|          28|
    |ret_V_fu_1560_p2            |     +    |      0|   0|   35|          28|          28|
    |F2_1_fu_1026_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_2_fu_1315_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_fu_428_p2                |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_408_p2           |     -    |      0|   0|   61|           1|          54|
    |man_V_4_fu_1006_p2          |     -    |      0|   0|   61|           1|          54|
    |man_V_7_fu_1295_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_1_fu_1044_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_2_fu_1333_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_446_p2         |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_717_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln897_fu_748_p2         |     -    |      0|   0|   15|           6|           6|
    |sub_ln908_fu_850_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_912_p2         |     -    |      0|   0|   21|           6|          11|
    |tmp_V_fu_667_p2             |     -    |      0|   0|   31|           1|          24|
    |a_fu_775_p2                 |    and   |      0|   0|    2|           1|           1|
    |and_ln581_1_fu_1130_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_2_fu_1447_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_560_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln582_1_fu_1112_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_2_fu_1429_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_542_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_578_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_2_fu_1142_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_3_fu_1148_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_4_fu_1459_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_5_fu_1465_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_572_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln603_1_fu_1166_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_2_fu_1483_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_596_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_802_p2         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1417           |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1421           |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_764_p2        |    and   |      0|   0|   48|          48|          48|
    |ashr_ln586_1_fu_1205_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_2_fu_1387_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_500_p2        |   ashr   |      0|   0|  167|          54|          54|
    |tmp_2_fu_701_p3             |   cttz   |      0|  73|   71|          64|           0|
    |icmp_ln18_fu_324_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln27_fu_346_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln41_fu_1600_p2        |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln571_1_fu_1020_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_2_fu_1309_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_422_p2        |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_1032_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_2_fu_1321_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_434_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_1058_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_2_fu_1351_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_464_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_1068_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_2_fu_1361_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_474_p2        |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_1084_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_2_fu_1377_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_fu_490_p2        |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln885_fu_655_p2        |   icmp   |      0|   0|   20|          24|           1|
    |icmp_ln897_1_fu_769_p2      |   icmp   |      0|   0|   24|          48|           1|
    |icmp_ln897_fu_738_p2        |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_825_p2        |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_758_p2        |   lshr   |      0|   0|  161|           2|          48|
    |lshr_ln908_fu_841_p2        |   lshr   |      0|   0|  161|          48|          48|
    |or_ln581_1_fu_1154_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_2_fu_1471_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_584_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln582_1_fu_1118_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_2_fu_1435_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_548_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_624_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_638_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_3_fu_1172_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_4_fu_1186_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_5_fu_1192_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_6_fu_1497_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_7_fu_1511_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_8_fu_1525_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_610_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_808_p2          |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_1236_p3              |  select  |      0|   0|   16|           1|          16|
    |m_1_fu_866_p3               |  select  |      0|   0|   56|           1|          64|
    |man_V_2_fu_414_p3           |  select  |      0|   0|   55|           1|          54|
    |man_V_5_fu_1012_p3          |  select  |      0|   0|   55|           1|          54|
    |man_V_8_fu_1301_p3          |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1531_p3              |  select  |      0|   0|   16|           1|          16|
    |select_ln588_1_fu_1098_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_2_fu_1405_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_518_p3      |  select  |      0|   0|    2|           1|           2|
    |select_ln603_10_fu_1517_p3  |  select  |      0|   0|   16|           1|          16|
    |select_ln603_1_fu_616_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_2_fu_630_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_4_fu_1223_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_5_fu_1178_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_6_fu_1230_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_8_fu_1489_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_9_fu_1503_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_602_p3      |  select  |      0|   0|   16|           1|          16|
    |select_ln885_fu_946_p3      |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_905_p3      |  select  |      0|   0|    9|           1|          10|
    |sh_amt_1_fu_1050_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_2_fu_1339_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_452_p3            |  select  |      0|   0|   12|           1|          12|
    |tmp_V_4_fu_672_p3           |  select  |      0|   0|   24|           1|          24|
    |w_V_fu_644_p3               |  select  |      0|   0|   16|           1|          16|
    |shl_ln604_1_fu_1218_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_2_fu_1417_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_fu_530_p2         |    shl   |      0|   0|   35|          16|          16|
    |shl_ln908_fu_860_p2         |    shl   |      0|   0|  179|          64|          64|
    |ap_enable_pp0               |    xor   |      0|   0|    2|           1|           2|
    |ireg_V_2_fu_1251_p2         |    xor   |      0|   0|   65|          64|          65|
    |xor_ln571_1_fu_1106_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_2_fu_1423_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_536_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_1_fu_1160_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_2_fu_1477_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_590_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_1_fu_1124_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_2_fu_1441_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_554_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_1_fu_1136_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_2_fu_1453_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_566_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_789_p2         |    xor   |      0|   0|    2|           1|           2|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |Total                       |          |      0|  73| 3080|        1317|        1696|
    +----------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter13               |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_273_p4           |   9|          2|    9|         18|
    |grp_sin_or_cos_double_s_fu_292_do_cos  |  15|          3|    1|          3|
    |grp_sin_or_cos_double_s_fu_292_t_in    |  15|          3|   64|        192|
    |i_1_reg_281                            |   9|          2|    9|         18|
    |j_0_reg_269                            |   9|          2|    9|         18|
    |sample_imag_V_address0                 |  15|          3|    8|         24|
    |sample_real_V_address0                 |  15|          3|    8|         24|
    |temp_imag_V_address0                   |  21|          4|    8|         32|
    |temp_imag_V_d0                         |  15|          3|   16|         48|
    |temp_real_V_address0                   |  21|          4|    8|         32|
    |temp_real_V_d0                         |  15|          3|   16|         48|
    |tmp_V_2_reg_258                        |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 218|         44|  167|        485|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln603_1_reg_1774                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_292_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_281                                  |   9|   0|    9|          0|
    |i_2_reg_1657                                 |   9|   0|    9|          0|
    |i_reg_1832                                   |   9|   0|    9|          0|
    |icmp_ln27_reg_1677                           |   1|   0|    1|          0|
    |icmp_ln885_reg_1706                          |   1|   0|    1|          0|
    |j_0_reg_269                                  |   9|   0|    9|          0|
    |j_reg_1681                                   |   9|   0|    9|          0|
    |l_reg_1724                                   |  32|   0|   32|          0|
    |m_5_reg_1734                                 |  63|   0|   63|          0|
    |man_V_5_reg_1759                             |  54|   0|   54|          0|
    |mul_ln1192_3_reg_1824                        |  28|   0|   28|          0|
    |mul_ln1192_reg_1819                          |  28|   0|   28|          0|
    |or_ln603_3_reg_1779                          |   1|   0|    1|          0|
    |or_ln603_5_reg_1789                          |   1|   0|    1|          0|
    |p_Result_37_reg_1711                         |   1|   0|    1|          0|
    |reg_320                                      |  64|   0|   64|          0|
    |s_V_reg_1804                                 |  16|   0|   16|          0|
    |sample_imag_V_load_reg_1799                  |  16|   0|   16|          0|
    |sample_real_V_load_reg_1794                  |  16|   0|   16|          0|
    |select_ln603_5_reg_1784                      |  16|   0|   16|          0|
    |select_ln885_reg_1744                        |  64|   0|   64|          0|
    |sext_ln1118_2_reg_1809                       |  28|   0|   28|          0|
    |sext_ln1118_4_reg_1814                       |  28|   0|   28|          0|
    |sext_ln888_reg_1716                          |  48|   0|   48|          0|
    |sh_amt_1_reg_1764                            |  12|   0|   12|          0|
    |temp_imag_V_addr_reg_1667                    |   8|   0|    8|          0|
    |temp_real_V_addr_reg_1662                    |   8|   0|    8|          0|
    |tmp_18_reg_1739                              |   1|   0|    1|          0|
    |tmp_V_2_reg_258                              |   9|   0|    9|          0|
    |tmp_reg_1691                                 |  64|   0|   64|          0|
    |trunc_ln583_1_reg_1769                       |  16|   0|   16|          0|
    |trunc_ln893_reg_1729                         |  11|   0|   11|          0|
    |v_assign_reg_1696                            |  64|   0|   64|          0|
    |w_V_reg_1701                                 |  16|   0|   16|          0|
    |zext_ln1118_reg_1672                         |   9|   0|   24|         15|
    |zext_ln42_reg_1837                           |   9|   0|   64|         55|
    |icmp_ln27_reg_1677                           |  64|  32|    1|          0|
    |j_0_reg_269                                  |  64|  32|    9|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 929|  64|  881|         70|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      dft      | return value |
|sample_real_V_address0  | out |    8|  ap_memory | sample_real_V |     array    |
|sample_real_V_ce0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_we0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_d0        | out |   16|  ap_memory | sample_real_V |     array    |
|sample_real_V_q0        |  in |   16|  ap_memory | sample_real_V |     array    |
|sample_imag_V_address0  | out |    8|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_ce0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_we0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_d0        | out |   16|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_q0        |  in |   16|  ap_memory | sample_imag_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 2, D = 28, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 32 
3 --> 31 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 3 
31 --> 2 
32 --> 33 
33 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_real_V), !map !87"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_imag_V), !map !93"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dft_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%temp_real_V = alloca [256 x i16], align 2" [dft.cpp:14]   --->   Operation 37 'alloca' 'temp_real_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%temp_imag_V = alloca [256 x i16], align 2" [dft.cpp:15]   --->   Operation 38 'alloca' 'temp_imag_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.75ns)   --->   "br label %.preheader654" [dft.cpp:18]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_2 = phi i9 [ %i_2, %dft_label1_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 40 'phi' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp eq i9 %tmp_V_2, -256" [dft.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.92ns)   --->   "%i_2 = add i9 %tmp_V_2, 1" [dft.cpp:18]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader.preheader, label %dft_label1_begin" [dft.cpp:18]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dft.cpp:18]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [dft.cpp:18]   --->   Operation 46 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %tmp_V_2 to i64" [dft.cpp:19]   --->   Operation 47 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%temp_real_V_addr = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln19" [dft.cpp:19]   --->   Operation 48 'getelementptr' 'temp_real_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "store i16 0, i16* %temp_real_V_addr, align 2" [dft.cpp:19]   --->   Operation 49 'store' <Predicate = (!icmp_ln18)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_imag_V_addr = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln19" [dft.cpp:20]   --->   Operation 50 'getelementptr' 'temp_imag_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.35ns)   --->   "store i16 0, i16* %temp_imag_V_addr, align 2" [dft.cpp:20]   --->   Operation 51 'store' <Predicate = (!icmp_ln18)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %tmp_V_2 to i24" [dft.cpp:30]   --->   Operation 52 'zext' 'zext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "br label %0" [dft.cpp:27]   --->   Operation 53 'br' <Predicate = (!icmp_ln18)> <Delay = 0.75>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "br label %.preheader" [dft.cpp:41]   --->   Operation 54 'br' <Predicate = (icmp_ln18)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %dft_label1_begin ], [ %j, %dft_label0 ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp eq i9 %j_0, -256" [dft.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 57 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.92ns)   --->   "%j = add i9 %j_0, 1" [dft.cpp:27]   --->   Operation 58 'add' 'j' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %dft_label1_end, label %dft_label0" [dft.cpp:27]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %j_0 to i32" [dft.cpp:27]   --->   Operation 60 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 61 [5/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln27 to double" [dft.cpp:29]   --->   Operation 61 'sitodp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 62 [4/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln27 to double" [dft.cpp:29]   --->   Operation 62 'sitodp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 63 [3/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln27 to double" [dft.cpp:29]   --->   Operation 63 'sitodp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 64 [2/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln27 to double" [dft.cpp:29]   --->   Operation 64 'sitodp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 65 [1/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln27 to double" [dft.cpp:29]   --->   Operation 65 'sitodp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 66 [6/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 66 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 67 [5/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 67 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 68 [4/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 68 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 69 [3/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 69 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 70 [2/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 70 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 71 [1/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:29]   --->   Operation 71 'dmul' 'v_assign' <Predicate = (!icmp_ln27)> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [dft.cpp:29]   --->   Operation 72 'bitcast' 'ireg_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [dft.cpp:29]   --->   Operation 73 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [dft.cpp:29]   --->   Operation 74 'bitselect' 'p_Result_35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [dft.cpp:29]   --->   Operation 75 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [dft.cpp:29]   --->   Operation 76 'zext' 'zext_ln461' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [dft.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [dft.cpp:29]   --->   Operation 78 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_36 = zext i53 %tmp_4 to i54" [dft.cpp:29]   --->   Operation 79 'zext' 'p_Result_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_36" [dft.cpp:29]   --->   Operation 80 'sub' 'man_V_1' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_35, i54 %man_V_1, i54 %p_Result_36" [dft.cpp:29]   --->   Operation 81 'select' 'man_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [dft.cpp:29]   --->   Operation 82 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln27)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [dft.cpp:29]   --->   Operation 83 'sub' 'F2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 12" [dft.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -12, %F2" [dft.cpp:29]   --->   Operation 85 'add' 'add_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 12, %F2" [dft.cpp:29]   --->   Operation 86 'sub' 'sub_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [dft.cpp:29]   --->   Operation 87 'select' 'sh_amt' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [dft.cpp:29]   --->   Operation 88 'sext' 'sext_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 12" [dft.cpp:29]   --->   Operation 89 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [dft.cpp:29]   --->   Operation 90 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [dft.cpp:29]   --->   Operation 91 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [dft.cpp:29]   --->   Operation 92 'partselect' 'tmp_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_13, 0" [dft.cpp:29]   --->   Operation 93 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln27)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [dft.cpp:29]   --->   Operation 94 'zext' 'zext_ln586' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [dft.cpp:29]   --->   Operation 95 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [dft.cpp:29]   --->   Operation 96 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [dft.cpp:29]   --->   Operation 97 'bitselect' 'tmp_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_14, i16 -1, i16 0" [dft.cpp:29]   --->   Operation 98 'select' 'select_ln588' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [dft.cpp:29]   --->   Operation 99 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [dft.cpp:29]   --->   Operation 100 'shl' 'shl_ln604' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [dft.cpp:29]   --->   Operation 101 'xor' 'xor_ln571' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [dft.cpp:29]   --->   Operation 102 'and' 'and_ln582' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [dft.cpp:29]   --->   Operation 103 'or' 'or_ln582' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [dft.cpp:29]   --->   Operation 104 'xor' 'xor_ln582' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [dft.cpp:29]   --->   Operation 105 'and' 'and_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [dft.cpp:29]   --->   Operation 106 'xor' 'xor_ln585' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [dft.cpp:29]   --->   Operation 107 'and' 'and_ln585' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [dft.cpp:29]   --->   Operation 108 'and' 'and_ln585_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [dft.cpp:29]   --->   Operation 109 'or' 'or_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [dft.cpp:29]   --->   Operation 110 'xor' 'xor_ln581' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [dft.cpp:29]   --->   Operation 111 'and' 'and_ln603' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [dft.cpp:29]   --->   Operation 112 'select' 'select_ln603' <Predicate = (!icmp_ln27)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [dft.cpp:29]   --->   Operation 113 'or' 'or_ln603' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [dft.cpp:29]   --->   Operation 114 'select' 'select_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [dft.cpp:29]   --->   Operation 115 'or' 'or_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node w_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [dft.cpp:29]   --->   Operation 116 'select' 'select_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [dft.cpp:29]   --->   Operation 117 'or' 'or_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.42ns) (out node of the LUT)   --->   "%w_V = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [dft.cpp:29]   --->   Operation 118 'select' 'w_V' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.39>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %w_V to i24" [dft.cpp:30]   --->   Operation 119 'sext' 'sext_ln1118' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, %zext_ln1118" [dft.cpp:30]   --->   Operation 120 'mul' 'mul_ln1118' <Predicate = (!icmp_ln27)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 121 [1/1] (0.98ns)   --->   "%icmp_ln885 = icmp eq i24 %mul_ln1118, 0" [dft.cpp:30]   --->   Operation 121 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln27)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %mul_ln1118, i32 23)" [dft.cpp:30]   --->   Operation 122 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (1.10ns)   --->   "%tmp_V = sub i24 0, %mul_ln1118" [dft.cpp:30]   --->   Operation 123 'sub' 'tmp_V' <Predicate = (!icmp_ln27)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.43ns)   --->   "%tmp_V_4 = select i1 %p_Result_37, i24 %tmp_V, i24 %mul_ln1118" [dft.cpp:30]   --->   Operation 124 'select' 'tmp_V_4' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln888 = sext i24 %tmp_V_4 to i48" [dft.cpp:30]   --->   Operation 125 'sext' 'sext_ln888' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_1 = call i48 @llvm.part.select.i48(i48 %sext_ln888, i32 47, i32 0) nounwind" [dft.cpp:30]   --->   Operation 126 'partselect' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_38 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 -1, i48 %p_Result_1)" [dft.cpp:30]   --->   Operation 127 'bitconcatenate' 'p_Result_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (2.00ns)   --->   "%tmp_2 = call i64 @llvm.cttz.i64(i64 %p_Result_38, i1 true) nounwind" [dft.cpp:30]   --->   Operation 128 'cttz' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_2 to i32" [dft.cpp:30]   --->   Operation 129 'trunc' 'l' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i64 %tmp_2 to i11" [dft.cpp:30]   --->   Operation 130 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.52>
ST_16 : Operation 131 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 48, %l" [dft.cpp:30]   --->   Operation 131 'sub' 'sub_ln894' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [dft.cpp:30]   --->   Operation 132 'add' 'lsb_index' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [dft.cpp:30]   --->   Operation 133 'partselect' 'tmp_16' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_16, 0" [dft.cpp:30]   --->   Operation 134 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i6" [dft.cpp:30]   --->   Operation 135 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 -26, %trunc_ln897" [dft.cpp:30]   --->   Operation 136 'sub' 'sub_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i6 %sub_ln897 to i48" [dft.cpp:30]   --->   Operation 137 'zext' 'zext_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i48 -1, %zext_ln897" [dft.cpp:30]   --->   Operation 138 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_s = and i48 %sext_ln888, %lshr_ln897" [dft.cpp:30]   --->   Operation 139 'and' 'p_Result_s' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (1.31ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i48 %p_Result_s, 0" [dft.cpp:30]   --->   Operation 140 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [dft.cpp:30]   --->   Operation 141 'and' 'a' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [dft.cpp:30]   --->   Operation 142 'bitselect' 'tmp_17' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_17, true" [dft.cpp:30]   --->   Operation 143 'xor' 'xor_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %sext_ln888, i32 %lsb_index)" [dft.cpp:30]   --->   Operation 144 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_4, %xor_ln899" [dft.cpp:30]   --->   Operation 145 'and' 'and_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [dft.cpp:30]   --->   Operation 146 'or' 'or_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [dft.cpp:30]   --->   Operation 147 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.33>
ST_16 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i48 %sext_ln888 to i64" [dft.cpp:30]   --->   Operation 148 'zext' 'm' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [dft.cpp:30]   --->   Operation 149 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [dft.cpp:30]   --->   Operation 150 'add' 'add_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %add_ln908 to i48" [dft.cpp:30]   --->   Operation 151 'zext' 'zext_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i48 %sext_ln888, %zext_ln908" [dft.cpp:30]   --->   Operation 152 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_2 = zext i48 %lshr_ln908 to i64" [dft.cpp:30]   --->   Operation 153 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [dft.cpp:30]   --->   Operation 154 'sub' 'sub_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [dft.cpp:30]   --->   Operation 155 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [dft.cpp:30]   --->   Operation 156 'shl' 'shl_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908_2, i64 %shl_ln908" [dft.cpp:30]   --->   Operation 157 'select' 'm_1' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [dft.cpp:30]   --->   Operation 158 'zext' 'zext_ln911' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (1.68ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [dft.cpp:30]   --->   Operation 159 'add' 'm_2' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [dft.cpp:30]   --->   Operation 160 'partselect' 'm_5' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [dft.cpp:30]   --->   Operation 161 'bitselect' 'tmp_18' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.77>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [dft.cpp:30]   --->   Operation 162 'zext' 'm_6' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_18, i11 1023, i11 1022" [dft.cpp:30]   --->   Operation 163 'select' 'select_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 36, %trunc_ln893" [dft.cpp:30]   --->   Operation 164 'sub' 'sub_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 165 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [dft.cpp:30]   --->   Operation 165 'add' 'add_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_37, i11 %add_ln915)" [dft.cpp:30]   --->   Operation 166 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_39 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)" [dft.cpp:30]   --->   Operation 167 'partset' 'p_Result_39' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_39 to double" [dft.cpp:30]   --->   Operation 168 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [dft.cpp:30]   --->   Operation 169 'select' 'select_ln885' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 170 [11/11] (2.75ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 170 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.62>
ST_18 : Operation 171 [10/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 171 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 172 [11/11] (2.75ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 172 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.62>
ST_19 : Operation 173 [9/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 173 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 174 [10/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 174 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.62>
ST_20 : Operation 175 [8/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 175 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 176 [9/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 176 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.62>
ST_21 : Operation 177 [7/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 177 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 178 [8/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 178 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.62>
ST_22 : Operation 179 [6/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 179 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 180 [7/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 180 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.62>
ST_23 : Operation 181 [5/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 181 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 182 [6/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 182 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.62>
ST_24 : Operation 183 [4/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 183 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 184 [5/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 184 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.62>
ST_25 : Operation 185 [3/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 185 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 186 [4/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 186 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.62>
ST_26 : Operation 187 [2/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 187 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 188 [3/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 188 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.62>
ST_27 : Operation 189 [1/11] (6.04ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:30]   --->   Operation 189 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 190 [2/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 190 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %j_0 to i64" [dft.cpp:35]   --->   Operation 191 'zext' 'zext_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%sample_real_V_addr_1 = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln35" [dft.cpp:35]   --->   Operation 192 'getelementptr' 'sample_real_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 193 [2/2] (1.35ns)   --->   "%sample_real_V_load = load i16* %sample_real_V_addr_1, align 2" [dft.cpp:35]   --->   Operation 193 'load' 'sample_real_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%sample_imag_V_addr_1 = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln35" [dft.cpp:35]   --->   Operation 194 'getelementptr' 'sample_imag_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 195 [2/2] (1.35ns)   --->   "%sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2" [dft.cpp:35]   --->   Operation 195 'load' 'sample_imag_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 28 <SV = 27> <Delay = 6.04>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %v_assign_1 to i64" [dft.cpp:30]   --->   Operation 196 'bitcast' 'ireg_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [dft.cpp:30]   --->   Operation 197 'trunc' 'trunc_ln556_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [dft.cpp:30]   --->   Operation 198 'bitselect' 'p_Result_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [dft.cpp:30]   --->   Operation 199 'partselect' 'exp_tmp_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [dft.cpp:30]   --->   Operation 200 'zext' 'zext_ln461_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [dft.cpp:30]   --->   Operation 201 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [dft.cpp:30]   --->   Operation 202 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_41 = zext i53 %tmp_7 to i54" [dft.cpp:30]   --->   Operation 203 'zext' 'p_Result_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, %p_Result_41" [dft.cpp:30]   --->   Operation 204 'sub' 'man_V_4' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_40, i54 %man_V_4, i54 %p_Result_41" [dft.cpp:30]   --->   Operation 205 'select' 'man_V_5' <Predicate = (!icmp_ln27)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [dft.cpp:30]   --->   Operation 206 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln27)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [dft.cpp:30]   --->   Operation 207 'sub' 'F2_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 12" [dft.cpp:30]   --->   Operation 208 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -12, %F2_1" [dft.cpp:30]   --->   Operation 209 'add' 'add_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 12, %F2_1" [dft.cpp:30]   --->   Operation 210 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [dft.cpp:30]   --->   Operation 211 'select' 'sh_amt_1' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 212 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 12" [dft.cpp:30]   --->   Operation 212 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i16" [dft.cpp:30]   --->   Operation 213 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [dft.cpp:30]   --->   Operation 214 'icmp' 'icmp_ln585_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)" [dft.cpp:30]   --->   Operation 215 'partselect' 'tmp_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln603_1 = icmp eq i8 %tmp_20, 0" [dft.cpp:30]   --->   Operation 216 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [dft.cpp:30]   --->   Operation 217 'bitselect' 'tmp_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_21, i16 -1, i16 0" [dft.cpp:30]   --->   Operation 218 'select' 'select_ln588_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [dft.cpp:30]   --->   Operation 219 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [dft.cpp:30]   --->   Operation 220 'and' 'and_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [1/1] (0.33ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [dft.cpp:30]   --->   Operation 221 'or' 'or_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [dft.cpp:30]   --->   Operation 222 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [dft.cpp:30]   --->   Operation 223 'and' 'and_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [dft.cpp:30]   --->   Operation 224 'xor' 'xor_ln585_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [dft.cpp:30]   --->   Operation 225 'and' 'and_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [dft.cpp:30]   --->   Operation 226 'and' 'and_ln585_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [dft.cpp:30]   --->   Operation 227 'or' 'or_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [dft.cpp:30]   --->   Operation 228 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [dft.cpp:30]   --->   Operation 229 'and' 'and_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [dft.cpp:30]   --->   Operation 230 'or' 'or_ln603_3' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i16 %select_ln588_1, i16 %trunc_ln583_1" [dft.cpp:30]   --->   Operation 231 'select' 'select_ln603_5' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [dft.cpp:30]   --->   Operation 232 'or' 'or_ln603_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [dft.cpp:30]   --->   Operation 233 'or' 'or_ln603_5' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 234 [1/11] (6.04ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:31]   --->   Operation 234 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 235 [1/2] (1.35ns)   --->   "%sample_real_V_load = load i16* %sample_real_V_addr_1, align 2" [dft.cpp:35]   --->   Operation 235 'load' 'sample_real_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 236 [1/2] (1.35ns)   --->   "%sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2" [dft.cpp:35]   --->   Operation 236 'load' 'sample_imag_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 29 <SV = 28> <Delay = 6.10>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [dft.cpp:30]   --->   Operation 237 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln27 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [dft.cpp:30]   --->   Operation 238 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln27 & !and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [dft.cpp:30]   --->   Operation 239 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln27 & !and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i16" [dft.cpp:30]   --->   Operation 240 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln27 & !and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i16" [dft.cpp:30]   --->   Operation 241 'trunc' 'sext_ln581_1cast' <Predicate = (!icmp_ln27 & and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_1 = shl i16 %trunc_ln583_1, %sext_ln581_1cast" [dft.cpp:30]   --->   Operation 242 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln27 & and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i16 %shl_ln604_1, i16 %trunc_ln586_1" [dft.cpp:30]   --->   Operation 243 'select' 'select_ln603_4' <Predicate = (!icmp_ln27 & or_ln603_3 & or_ln603_5)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i16 %select_ln603_4, i16 %select_ln603_5" [dft.cpp:30]   --->   Operation 244 'select' 'select_ln603_6' <Predicate = (!icmp_ln27 & or_ln603_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.42ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_5, i16 %select_ln603_6, i16 0" [dft.cpp:30]   --->   Operation 245 'select' 'c_V' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast double %tmp_i_i9 to i64" [dft.cpp:31]   --->   Operation 246 'bitcast' 'bitcast_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %bitcast_ln31 to i63" [dft.cpp:31]   --->   Operation 247 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.44ns)   --->   "%ireg_V_2 = xor i64 %bitcast_ln31, -9223372036854775808" [dft.cpp:31]   --->   Operation 248 'xor' 'ireg_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln31, i32 63)" [dft.cpp:31]   --->   Operation 249 'bitselect' 'tmp_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [dft.cpp:31]   --->   Operation 250 'partselect' 'exp_tmp_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [dft.cpp:31]   --->   Operation 251 'zext' 'zext_ln461_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [dft.cpp:31]   --->   Operation 252 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [dft.cpp:31]   --->   Operation 253 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp_3 to i54" [dft.cpp:31]   --->   Operation 254 'zext' 'p_Result_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 255 [1/1] (1.31ns)   --->   "%man_V_7 = sub i54 0, %p_Result_42" [dft.cpp:31]   --->   Operation 255 'sub' 'man_V_7' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.41ns)   --->   "%man_V_8 = select i1 %tmp_22, i54 %p_Result_42, i54 %man_V_7" [dft.cpp:31]   --->   Operation 256 'select' 'man_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 257 [1/1] (1.46ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln31, 0" [dft.cpp:31]   --->   Operation 257 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln27)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.96ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [dft.cpp:31]   --->   Operation 258 'sub' 'F2_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (0.86ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_2, 12" [dft.cpp:31]   --->   Operation 259 'icmp' 'icmp_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.96ns)   --->   "%add_ln581_2 = add i12 -12, %F2_2" [dft.cpp:31]   --->   Operation 260 'add' 'add_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.96ns)   --->   "%sub_ln581_2 = sub i12 12, %F2_2" [dft.cpp:31]   --->   Operation 261 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (0.43ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [dft.cpp:31]   --->   Operation 262 'select' 'sh_amt_2' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [dft.cpp:31]   --->   Operation 263 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.86ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_2, 12" [dft.cpp:31]   --->   Operation 264 'icmp' 'icmp_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i16" [dft.cpp:31]   --->   Operation 265 'trunc' 'trunc_ln583_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.86ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [dft.cpp:31]   --->   Operation 266 'icmp' 'icmp_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 4, i32 11)" [dft.cpp:31]   --->   Operation 267 'partselect' 'tmp_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.85ns)   --->   "%icmp_ln603_2 = icmp eq i8 %tmp_23, 0" [dft.cpp:31]   --->   Operation 268 'icmp' 'icmp_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [dft.cpp:31]   --->   Operation 269 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2" [dft.cpp:31]   --->   Operation 270 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i16" [dft.cpp:31]   --->   Operation 271 'trunc' 'trunc_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [dft.cpp:31]   --->   Operation 272 'bitselect' 'tmp_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%select_ln588_2 = select i1 %tmp_24, i16 -1, i16 0" [dft.cpp:31]   --->   Operation 273 'select' 'select_ln588_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2 to i16" [dft.cpp:31]   --->   Operation 274 'trunc' 'sext_ln581_2cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_2 = shl i16 %trunc_ln583_2, %sext_ln581_2cast" [dft.cpp:31]   --->   Operation 275 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [dft.cpp:31]   --->   Operation 276 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [dft.cpp:31]   --->   Operation 277 'and' 'and_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 278 [1/1] (0.33ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [dft.cpp:31]   --->   Operation 278 'or' 'or_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [dft.cpp:31]   --->   Operation 279 'xor' 'xor_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [dft.cpp:31]   --->   Operation 280 'and' 'and_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_4)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_2, true" [dft.cpp:31]   --->   Operation 281 'xor' 'xor_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2" [dft.cpp:31]   --->   Operation 282 'and' 'and_ln585_4' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2" [dft.cpp:31]   --->   Operation 283 'and' 'and_ln585_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [dft.cpp:31]   --->   Operation 284 'or' 'or_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [dft.cpp:31]   --->   Operation 285 'xor' 'xor_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [dft.cpp:31]   --->   Operation 286 'and' 'and_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 287 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln603_2, i16 %shl_ln604_2, i16 %trunc_ln586_2" [dft.cpp:31]   --->   Operation 287 'select' 'select_ln603_8' <Predicate = (!icmp_ln27)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 288 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5" [dft.cpp:31]   --->   Operation 288 'or' 'or_ln603_6' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %and_ln585_4, i16 %select_ln588_2, i16 %trunc_ln583_2" [dft.cpp:31]   --->   Operation 289 'select' 'select_ln603_9' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2" [dft.cpp:31]   --->   Operation 290 'or' 'or_ln603_7' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_10 = select i1 %or_ln603_6, i16 %select_ln603_8, i16 %select_ln603_9" [dft.cpp:31]   --->   Operation 291 'select' 'select_ln603_10' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 292 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7" [dft.cpp:31]   --->   Operation 292 'or' 'or_ln603_8' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 293 [1/1] (0.42ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_8, i16 %select_ln603_10, i16 0" [dft.cpp:31]   --->   Operation 293 'select' 's_V' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %c_V to i28" [dft.cpp:35]   --->   Operation 294 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %sample_real_V_load to i28" [dft.cpp:35]   --->   Operation 295 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %sample_imag_V_load to i28" [dft.cpp:35]   --->   Operation 296 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i28 %sext_ln1118_2, %sext_ln1118_1" [dft.cpp:35]   --->   Operation 297 'mul' 'mul_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 298 [2/2] (1.35ns)   --->   "%p_Val2_42 = load i16* %temp_real_V_addr, align 2" [dft.cpp:35]   --->   Operation 298 'load' 'p_Val2_42' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 299 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i28 %sext_ln1118_4, %sext_ln1118_1" [dft.cpp:36]   --->   Operation 299 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln27)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 300 [2/2] (1.35ns)   --->   "%p_Val2_44 = load i16* %temp_imag_V_addr, align 2" [dft.cpp:36]   --->   Operation 300 'load' 'p_Val2_44' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 30 <SV = 29> <Delay = 5.35>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [dft.cpp:27]   --->   Operation 301 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1)" [dft.cpp:27]   --->   Operation 302 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dft.cpp:28]   --->   Operation 303 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %s_V to i28" [dft.cpp:35]   --->   Operation 304 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 305 [1/1] (0.63ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192_1 = mul i28 %sext_ln1118_4, %sext_ln1118_3" [dft.cpp:35]   --->   Operation 305 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln27)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 306 [1/1] (2.20ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i28 %mul_ln1192, %mul_ln1192_1" [dft.cpp:35]   --->   Operation 306 'sub' 'sub_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 307 [1/2] (1.35ns)   --->   "%p_Val2_42 = load i16* %temp_real_V_addr, align 2" [dft.cpp:35]   --->   Operation 307 'load' 'p_Val2_42' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_42, i12 0)" [dft.cpp:35]   --->   Operation 308 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (1.15ns)   --->   "%ret_V = add i28 %sub_ln1192, %lhs_V" [dft.cpp:35]   --->   Operation 309 'add' 'ret_V' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)" [dft.cpp:35]   --->   Operation 310 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 311 [1/1] (1.35ns)   --->   "store i16 %trunc_ln9, i16* %temp_real_V_addr, align 2" [dft.cpp:35]   --->   Operation 311 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 312 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_2 = mul i28 %sext_ln1118_2, %sext_ln1118_3" [dft.cpp:36]   --->   Operation 312 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln27)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 313 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i28 %mul_ln1192_3, %mul_ln1192_2" [dft.cpp:36]   --->   Operation 313 'add' 'add_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 314 [1/2] (1.35ns)   --->   "%p_Val2_44 = load i16* %temp_imag_V_addr, align 2" [dft.cpp:36]   --->   Operation 314 'load' 'p_Val2_44' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_44, i12 0)" [dft.cpp:36]   --->   Operation 315 'bitconcatenate' 'lhs_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (1.15ns)   --->   "%ret_V_19 = add i28 %add_ln1192, %lhs_V_2" [dft.cpp:36]   --->   Operation 316 'add' 'ret_V_19' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V_19, i32 12, i32 27)" [dft.cpp:36]   --->   Operation 317 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 318 [1/1] (1.35ns)   --->   "store i16 %trunc_ln708_1, i16* %temp_imag_V_addr, align 2" [dft.cpp:36]   --->   Operation 318 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_1)" [dft.cpp:37]   --->   Operation 319 'specregionend' 'empty_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 320 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_s)" [dft.cpp:38]   --->   Operation 321 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "br label %.preheader654" [dft.cpp:18]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 2> <Delay = 1.35>
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 323 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 324 [1/1] (0.85ns)   --->   "%icmp_ln41 = icmp eq i9 %i_1, -256" [dft.cpp:41]   --->   Operation 324 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 325 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (0.92ns)   --->   "%i = add i9 %i_1, 1" [dft.cpp:41]   --->   Operation 326 'add' 'i' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %1" [dft.cpp:41]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %i_1 to i64" [dft.cpp:42]   --->   Operation 328 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%temp_real_V_addr_1 = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln42" [dft.cpp:42]   --->   Operation 329 'getelementptr' 'temp_real_V_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 330 [2/2] (1.35ns)   --->   "%temp_real_V_load = load i16* %temp_real_V_addr_1, align 2" [dft.cpp:42]   --->   Operation 330 'load' 'temp_real_V_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%temp_imag_V_addr_1 = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln42" [dft.cpp:43]   --->   Operation 331 'getelementptr' 'temp_imag_V_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 332 [2/2] (1.35ns)   --->   "%temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2" [dft.cpp:43]   --->   Operation 332 'load' 'temp_imag_V_load' <Predicate = (!icmp_ln41)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "ret void" [dft.cpp:45]   --->   Operation 333 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 33 <SV = 3> <Delay = 2.70>
ST_33 : Operation 334 [1/2] (1.35ns)   --->   "%temp_real_V_load = load i16* %temp_real_V_addr_1, align 2" [dft.cpp:42]   --->   Operation 334 'load' 'temp_real_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%sample_real_V_addr = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln42" [dft.cpp:42]   --->   Operation 335 'getelementptr' 'sample_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (1.35ns)   --->   "store i16 %temp_real_V_load, i16* %sample_real_V_addr, align 2" [dft.cpp:42]   --->   Operation 336 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 337 [1/2] (1.35ns)   --->   "%temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2" [dft.cpp:43]   --->   Operation 337 'load' 'temp_imag_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%sample_imag_V_addr = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln42" [dft.cpp:43]   --->   Operation 338 'getelementptr' 'sample_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [1/1] (1.35ns)   --->   "store i16 %temp_imag_V_load, i16* %sample_imag_V_addr, align 2" [dft.cpp:43]   --->   Operation 339 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader" [dft.cpp:41]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sample_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sample_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000000000000000000]
temp_real_V          (alloca           ) [ 0011111111111111111111111111111111]
temp_imag_V          (alloca           ) [ 0011111111111111111111111111111111]
br_ln18              (br               ) [ 0111111111111111111111111111111100]
tmp_V_2              (phi              ) [ 0010000000000000000000000000000000]
icmp_ln18            (icmp             ) [ 0011111111111111111111111111111100]
empty                (speclooptripcount) [ 0000000000000000000000000000000000]
i_2                  (add              ) [ 0111111111111111111111111111111100]
br_ln18              (br               ) [ 0000000000000000000000000000000000]
specloopname_ln18    (specloopname     ) [ 0000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 0001111111111111111111111111111100]
zext_ln19            (zext             ) [ 0000000000000000000000000000000000]
temp_real_V_addr     (getelementptr    ) [ 0001111111111111111111111111111000]
store_ln19           (store            ) [ 0000000000000000000000000000000000]
temp_imag_V_addr     (getelementptr    ) [ 0001111111111111111111111111111000]
store_ln20           (store            ) [ 0000000000000000000000000000000000]
zext_ln1118          (zext             ) [ 0001111111111111111111111111111000]
br_ln27              (br               ) [ 0011111111111111111111111111111100]
br_ln41              (br               ) [ 0011111111111111111111111111111111]
j_0                  (phi              ) [ 0001111111111111111111111111000000]
icmp_ln27            (icmp             ) [ 0011111111111111111111111111111100]
empty_50             (speclooptripcount) [ 0000000000000000000000000000000000]
j                    (add              ) [ 0011111111111111111111111111111100]
br_ln27              (br               ) [ 0000000000000000000000000000000000]
zext_ln27            (zext             ) [ 0001111100000000000000000000000000]
tmp                  (sitodp           ) [ 0001100011111100000000000000000000]
v_assign             (dmul             ) [ 0000100000000010000000000000000000]
ireg_V               (bitcast          ) [ 0000000000000000000000000000000000]
trunc_ln556          (trunc            ) [ 0000000000000000000000000000000000]
p_Result_35          (bitselect        ) [ 0000000000000000000000000000000000]
exp_tmp_V            (partselect       ) [ 0000000000000000000000000000000000]
zext_ln461           (zext             ) [ 0000000000000000000000000000000000]
trunc_ln565          (trunc            ) [ 0000000000000000000000000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_Result_36          (zext             ) [ 0000000000000000000000000000000000]
man_V_1              (sub              ) [ 0000000000000000000000000000000000]
man_V_2              (select           ) [ 0000000000000000000000000000000000]
icmp_ln571           (icmp             ) [ 0000000000000000000000000000000000]
F2                   (sub              ) [ 0000000000000000000000000000000000]
icmp_ln581           (icmp             ) [ 0000000000000000000000000000000000]
add_ln581            (add              ) [ 0000000000000000000000000000000000]
sub_ln581            (sub              ) [ 0000000000000000000000000000000000]
sh_amt               (select           ) [ 0000000000000000000000000000000000]
sext_ln581           (sext             ) [ 0000000000000000000000000000000000]
icmp_ln582           (icmp             ) [ 0000000000000000000000000000000000]
trunc_ln583          (trunc            ) [ 0000000000000000000000000000000000]
icmp_ln585           (icmp             ) [ 0000000000000000000000000000000000]
tmp_13               (partselect       ) [ 0000000000000000000000000000000000]
icmp_ln603           (icmp             ) [ 0000000000000000000000000000000000]
zext_ln586           (zext             ) [ 0000000000000000000000000000000000]
ashr_ln586           (ashr             ) [ 0000000000000000000000000000000000]
trunc_ln586          (trunc            ) [ 0000000000000000000000000000000000]
tmp_14               (bitselect        ) [ 0000000000000000000000000000000000]
select_ln588         (select           ) [ 0000000000000000000000000000000000]
sext_ln581cast       (trunc            ) [ 0000000000000000000000000000000000]
shl_ln604            (shl              ) [ 0000000000000000000000000000000000]
xor_ln571            (xor              ) [ 0000000000000000000000000000000000]
and_ln582            (and              ) [ 0000000000000000000000000000000000]
or_ln582             (or               ) [ 0000000000000000000000000000000000]
xor_ln582            (xor              ) [ 0000000000000000000000000000000000]
and_ln581            (and              ) [ 0000000000000000000000000000000000]
xor_ln585            (xor              ) [ 0000000000000000000000000000000000]
and_ln585            (and              ) [ 0000000000000000000000000000000000]
and_ln585_1          (and              ) [ 0000000000000000000000000000000000]
or_ln581             (or               ) [ 0000000000000000000000000000000000]
xor_ln581            (xor              ) [ 0000000000000000000000000000000000]
and_ln603            (and              ) [ 0000000000000000000000000000000000]
select_ln603         (select           ) [ 0000000000000000000000000000000000]
or_ln603             (or               ) [ 0000000000000000000000000000000000]
select_ln603_1       (select           ) [ 0000000000000000000000000000000000]
or_ln603_1           (or               ) [ 0000000000000000000000000000000000]
select_ln603_2       (select           ) [ 0000000000000000000000000000000000]
or_ln603_2           (or               ) [ 0000000000000000000000000000000000]
w_V                  (select           ) [ 0001000000000001000000000000000000]
sext_ln1118          (sext             ) [ 0000000000000000000000000000000000]
mul_ln1118           (mul              ) [ 0000000000000000000000000000000000]
icmp_ln885           (icmp             ) [ 0001100000000000110000000000000000]
p_Result_37          (bitselect        ) [ 0001100000000000110000000000000000]
tmp_V                (sub              ) [ 0000000000000000000000000000000000]
tmp_V_4              (select           ) [ 0000000000000000000000000000000000]
sext_ln888           (sext             ) [ 0000100000000000100000000000000000]
p_Result_1           (partselect       ) [ 0000000000000000000000000000000000]
p_Result_38          (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_2                (cttz             ) [ 0000000000000000000000000000000000]
l                    (trunc            ) [ 0000100000000000100000000000000000]
trunc_ln893          (trunc            ) [ 0001100000000000110000000000000000]
sub_ln894            (sub              ) [ 0000000000000000000000000000000000]
lsb_index            (add              ) [ 0000000000000000000000000000000000]
tmp_16               (partselect       ) [ 0000000000000000000000000000000000]
icmp_ln897           (icmp             ) [ 0000000000000000000000000000000000]
trunc_ln897          (trunc            ) [ 0000000000000000000000000000000000]
sub_ln897            (sub              ) [ 0000000000000000000000000000000000]
zext_ln897           (zext             ) [ 0000000000000000000000000000000000]
lshr_ln897           (lshr             ) [ 0000000000000000000000000000000000]
p_Result_s           (and              ) [ 0000000000000000000000000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000000000000000000000000]
a                    (and              ) [ 0000000000000000000000000000000000]
tmp_17               (bitselect        ) [ 0000000000000000000000000000000000]
xor_ln899            (xor              ) [ 0000000000000000000000000000000000]
p_Result_4           (bitselect        ) [ 0000000000000000000000000000000000]
and_ln899            (and              ) [ 0000000000000000000000000000000000]
or_ln899             (or               ) [ 0000000000000000000000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000000000000000000000000]
m                    (zext             ) [ 0000000000000000000000000000000000]
icmp_ln908           (icmp             ) [ 0000000000000000000000000000000000]
add_ln908            (add              ) [ 0000000000000000000000000000000000]
zext_ln908           (zext             ) [ 0000000000000000000000000000000000]
lshr_ln908           (lshr             ) [ 0000000000000000000000000000000000]
zext_ln908_2         (zext             ) [ 0000000000000000000000000000000000]
sub_ln908            (sub              ) [ 0000000000000000000000000000000000]
zext_ln908_1         (zext             ) [ 0000000000000000000000000000000000]
shl_ln908            (shl              ) [ 0000000000000000000000000000000000]
m_1                  (select           ) [ 0000000000000000000000000000000000]
zext_ln911           (zext             ) [ 0000000000000000000000000000000000]
m_2                  (add              ) [ 0000000000000000000000000000000000]
m_5                  (partselect       ) [ 0001000000000000010000000000000000]
tmp_18               (bitselect        ) [ 0001000000000000010000000000000000]
m_6                  (zext             ) [ 0000000000000000000000000000000000]
select_ln915         (select           ) [ 0000000000000000000000000000000000]
sub_ln915            (sub              ) [ 0000000000000000000000000000000000]
add_ln915            (add              ) [ 0000000000000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_Result_39          (partset          ) [ 0000000000000000000000000000000000]
bitcast_ln729        (bitcast          ) [ 0000000000000000000000000000000000]
select_ln885         (select           ) [ 0000100000000000001000000000000000]
v_assign_1           (call             ) [ 0000100000000000000000000000100000]
zext_ln35            (zext             ) [ 0000000000000000000000000000000000]
sample_real_V_addr_1 (getelementptr    ) [ 0000100000000000000000000000100000]
sample_imag_V_addr_1 (getelementptr    ) [ 0000100000000000000000000000100000]
ireg_V_1             (bitcast          ) [ 0000000000000000000000000000000000]
trunc_ln556_1        (trunc            ) [ 0000000000000000000000000000000000]
p_Result_40          (bitselect        ) [ 0000000000000000000000000000000000]
exp_tmp_V_1          (partselect       ) [ 0000000000000000000000000000000000]
zext_ln461_1         (zext             ) [ 0000000000000000000000000000000000]
trunc_ln565_1        (trunc            ) [ 0000000000000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_Result_41          (zext             ) [ 0000000000000000000000000000000000]
man_V_4              (sub              ) [ 0000000000000000000000000000000000]
man_V_5              (select           ) [ 0001000000000000000000000000010000]
icmp_ln571_1         (icmp             ) [ 0000000000000000000000000000000000]
F2_1                 (sub              ) [ 0000000000000000000000000000000000]
icmp_ln581_1         (icmp             ) [ 0000000000000000000000000000000000]
add_ln581_1          (add              ) [ 0000000000000000000000000000000000]
sub_ln581_1          (sub              ) [ 0000000000000000000000000000000000]
sh_amt_1             (select           ) [ 0001000000000000000000000000010000]
icmp_ln582_1         (icmp             ) [ 0000000000000000000000000000000000]
trunc_ln583_1        (trunc            ) [ 0001000000000000000000000000010000]
icmp_ln585_1         (icmp             ) [ 0000000000000000000000000000000000]
tmp_20               (partselect       ) [ 0000000000000000000000000000000000]
icmp_ln603_1         (icmp             ) [ 0000000000000000000000000000000000]
tmp_21               (bitselect        ) [ 0000000000000000000000000000000000]
select_ln588_1       (select           ) [ 0000000000000000000000000000000000]
xor_ln571_1          (xor              ) [ 0000000000000000000000000000000000]
and_ln582_1          (and              ) [ 0000000000000000000000000000000000]
or_ln582_1           (or               ) [ 0000000000000000000000000000000000]
xor_ln582_1          (xor              ) [ 0000000000000000000000000000000000]
and_ln581_1          (and              ) [ 0000000000000000000000000000000000]
xor_ln585_1          (xor              ) [ 0000000000000000000000000000000000]
and_ln585_2          (and              ) [ 0000000000000000000000000000000000]
and_ln585_3          (and              ) [ 0000000000000000000000000000000000]
or_ln581_1           (or               ) [ 0000000000000000000000000000000000]
xor_ln581_1          (xor              ) [ 0000000000000000000000000000000000]
and_ln603_1          (and              ) [ 0001000000000000000000000000010000]
or_ln603_3           (or               ) [ 0001000000000000000000000000010000]
select_ln603_5       (select           ) [ 0001000000000000000000000000010000]
or_ln603_4           (or               ) [ 0000000000000000000000000000000000]
or_ln603_5           (or               ) [ 0001000000000000000000000000010000]
tmp_i_i9             (call             ) [ 0001000000000000000000000000010000]
sample_real_V_load   (load             ) [ 0001000000000000000000000000010000]
sample_imag_V_load   (load             ) [ 0001000000000000000000000000010000]
sext_ln581_1         (sext             ) [ 0000000000000000000000000000000000]
zext_ln586_1         (zext             ) [ 0000000000000000000000000000000000]
ashr_ln586_1         (ashr             ) [ 0000000000000000000000000000000000]
trunc_ln586_1        (trunc            ) [ 0000000000000000000000000000000000]
sext_ln581_1cast     (trunc            ) [ 0000000000000000000000000000000000]
shl_ln604_1          (shl              ) [ 0000000000000000000000000000000000]
select_ln603_4       (select           ) [ 0000000000000000000000000000000000]
select_ln603_6       (select           ) [ 0000000000000000000000000000000000]
c_V                  (select           ) [ 0000000000000000000000000000000000]
bitcast_ln31         (bitcast          ) [ 0000000000000000000000000000000000]
trunc_ln31           (trunc            ) [ 0000000000000000000000000000000000]
ireg_V_2             (xor              ) [ 0000000000000000000000000000000000]
tmp_22               (bitselect        ) [ 0000000000000000000000000000000000]
exp_tmp_V_2          (partselect       ) [ 0000000000000000000000000000000000]
zext_ln461_2         (zext             ) [ 0000000000000000000000000000000000]
trunc_ln565_2        (trunc            ) [ 0000000000000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_Result_42          (zext             ) [ 0000000000000000000000000000000000]
man_V_7              (sub              ) [ 0000000000000000000000000000000000]
man_V_8              (select           ) [ 0000000000000000000000000000000000]
icmp_ln571_2         (icmp             ) [ 0000000000000000000000000000000000]
F2_2                 (sub              ) [ 0000000000000000000000000000000000]
icmp_ln581_2         (icmp             ) [ 0000000000000000000000000000000000]
add_ln581_2          (add              ) [ 0000000000000000000000000000000000]
sub_ln581_2          (sub              ) [ 0000000000000000000000000000000000]
sh_amt_2             (select           ) [ 0000000000000000000000000000000000]
sext_ln581_2         (sext             ) [ 0000000000000000000000000000000000]
icmp_ln582_2         (icmp             ) [ 0000000000000000000000000000000000]
trunc_ln583_2        (trunc            ) [ 0000000000000000000000000000000000]
icmp_ln585_2         (icmp             ) [ 0000000000000000000000000000000000]
tmp_23               (partselect       ) [ 0000000000000000000000000000000000]
icmp_ln603_2         (icmp             ) [ 0000000000000000000000000000000000]
zext_ln586_2         (zext             ) [ 0000000000000000000000000000000000]
ashr_ln586_2         (ashr             ) [ 0000000000000000000000000000000000]
trunc_ln586_2        (trunc            ) [ 0000000000000000000000000000000000]
tmp_24               (bitselect        ) [ 0000000000000000000000000000000000]
select_ln588_2       (select           ) [ 0000000000000000000000000000000000]
sext_ln581_2cast     (trunc            ) [ 0000000000000000000000000000000000]
shl_ln604_2          (shl              ) [ 0000000000000000000000000000000000]
xor_ln571_2          (xor              ) [ 0000000000000000000000000000000000]
and_ln582_2          (and              ) [ 0000000000000000000000000000000000]
or_ln582_2           (or               ) [ 0000000000000000000000000000000000]
xor_ln582_2          (xor              ) [ 0000000000000000000000000000000000]
and_ln581_2          (and              ) [ 0000000000000000000000000000000000]
xor_ln585_2          (xor              ) [ 0000000000000000000000000000000000]
and_ln585_4          (and              ) [ 0000000000000000000000000000000000]
and_ln585_5          (and              ) [ 0000000000000000000000000000000000]
or_ln581_2           (or               ) [ 0000000000000000000000000000000000]
xor_ln581_2          (xor              ) [ 0000000000000000000000000000000000]
and_ln603_2          (and              ) [ 0000000000000000000000000000000000]
select_ln603_8       (select           ) [ 0000000000000000000000000000000000]
or_ln603_6           (or               ) [ 0000000000000000000000000000000000]
select_ln603_9       (select           ) [ 0000000000000000000000000000000000]
or_ln603_7           (or               ) [ 0000000000000000000000000000000000]
select_ln603_10      (select           ) [ 0000000000000000000000000000000000]
or_ln603_8           (or               ) [ 0000000000000000000000000000000000]
s_V                  (select           ) [ 0000100000000000000000000000001000]
sext_ln1118_1        (sext             ) [ 0000000000000000000000000000000000]
sext_ln1118_2        (sext             ) [ 0000100000000000000000000000001000]
sext_ln1118_4        (sext             ) [ 0000100000000000000000000000001000]
mul_ln1192           (mul              ) [ 0000100000000000000000000000001000]
mul_ln1192_3         (mul              ) [ 0000100000000000000000000000001000]
specloopname_ln27    (specloopname     ) [ 0000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000000000000000000000000]
specpipeline_ln28    (specpipeline     ) [ 0000000000000000000000000000000000]
sext_ln1118_3        (sext             ) [ 0000000000000000000000000000000000]
mul_ln1192_1         (mul              ) [ 0000000000000000000000000000000000]
sub_ln1192           (sub              ) [ 0000000000000000000000000000000000]
p_Val2_42            (load             ) [ 0000000000000000000000000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000000000000000000000000]
ret_V                (add              ) [ 0000000000000000000000000000000000]
trunc_ln9            (partselect       ) [ 0000000000000000000000000000000000]
store_ln35           (store            ) [ 0000000000000000000000000000000000]
mul_ln1192_2         (mul              ) [ 0000000000000000000000000000000000]
add_ln1192           (add              ) [ 0000000000000000000000000000000000]
p_Val2_44            (load             ) [ 0000000000000000000000000000000000]
lhs_V_2              (bitconcatenate   ) [ 0000000000000000000000000000000000]
ret_V_19             (add              ) [ 0000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 0000000000000000000000000000000000]
store_ln36           (store            ) [ 0000000000000000000000000000000000]
empty_51             (specregionend    ) [ 0000000000000000000000000000000000]
br_ln0               (br               ) [ 0011111111111111111111111111111100]
empty_52             (specregionend    ) [ 0000000000000000000000000000000000]
br_ln18              (br               ) [ 0111111111111111111111111111111100]
i_1                  (phi              ) [ 0000000000000000000000000000000010]
icmp_ln41            (icmp             ) [ 0000000000000000000000000000000011]
empty_53             (speclooptripcount) [ 0000000000000000000000000000000000]
i                    (add              ) [ 0010000000000000000000000000000011]
br_ln41              (br               ) [ 0000000000000000000000000000000000]
zext_ln42            (zext             ) [ 0000000000000000000000000000000001]
temp_real_V_addr_1   (getelementptr    ) [ 0000000000000000000000000000000001]
temp_imag_V_addr_1   (getelementptr    ) [ 0000000000000000000000000000000001]
ret_ln45             (ret              ) [ 0000000000000000000000000000000000]
temp_real_V_load     (load             ) [ 0000000000000000000000000000000000]
sample_real_V_addr   (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln42           (store            ) [ 0000000000000000000000000000000000]
temp_imag_V_load     (load             ) [ 0000000000000000000000000000000000]
sample_imag_V_addr   (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln43           (store            ) [ 0000000000000000000000000000000000]
br_ln41              (br               ) [ 0010000000000000000000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sample_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="temp_real_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_real_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp_imag_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_imag_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="temp_real_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_V_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/2 p_Val2_42/29 store_ln35/30 temp_real_V_load/32 "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_imag_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln20/2 p_Val2_44/29 store_ln36/30 temp_imag_V_load/32 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sample_real_V_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_V_addr_1/27 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_real_V_load/27 store_ln42/33 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sample_imag_V_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_V_addr_1/27 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_imag_V_load/27 store_ln43/33 "/>
</bind>
</comp>

<comp id="226" class="1004" name="temp_real_V_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_V_addr_1/32 "/>
</bind>
</comp>

<comp id="233" class="1004" name="temp_imag_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_V_addr_1/32 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sample_real_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="1"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_V_addr/33 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sample_imag_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="9" slack="1"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_V_addr/33 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_V_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_V_2_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="1"/>
<pin id="271" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="1"/>
<pin id="283" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/32 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_sin_or_cos_double_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="256" slack="0"/>
<pin id="297" dir="0" index="4" bw="59" slack="0"/>
<pin id="298" dir="0" index="5" bw="52" slack="0"/>
<pin id="299" dir="0" index="6" bw="44" slack="0"/>
<pin id="300" dir="0" index="7" bw="33" slack="0"/>
<pin id="301" dir="0" index="8" bw="25" slack="0"/>
<pin id="302" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_1/17 tmp_i_i9/18 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 tmp_i_i9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln18_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln19_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1118_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln27_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln27_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ireg_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln556_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/14 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_35_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exp_tmp_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln461_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/14 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln565_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="53" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="52" slack="0"/>
<pin id="400" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Result_36_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="53" slack="0"/>
<pin id="406" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_36/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="man_V_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="53" slack="0"/>
<pin id="411" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="man_V_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="54" slack="0"/>
<pin id="417" dir="0" index="2" bw="54" slack="0"/>
<pin id="418" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/14 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln571_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="63" slack="0"/>
<pin id="424" dir="0" index="1" bw="63" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="F2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln581_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln581_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln581_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sh_amt_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="0" index="2" bw="12" slack="0"/>
<pin id="456" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln581_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln582_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln583_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="54" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln585_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/14 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_13_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln603_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln586_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ashr_ln586_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="54" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln586_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="54" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_14_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln588_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="0" index="2" bw="16" slack="0"/>
<pin id="522" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln581cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln604_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln571_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln582_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln582_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="xor_ln582_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/14 "/>
</bind>
</comp>

<comp id="560" class="1004" name="and_ln581_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/14 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln585_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln585_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/14 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln585_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln581_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/14 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln581_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln603_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln603_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="0" index="2" bw="16" slack="0"/>
<pin id="606" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln603_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln603_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="0" index="2" bw="16" slack="0"/>
<pin id="620" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/14 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln603_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/14 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln603_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="0" index="2" bw="16" slack="0"/>
<pin id="634" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln603_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="w_V_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="16" slack="0"/>
<pin id="648" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_V/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln1118_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="1"/>
<pin id="654" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/15 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln885_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="24" slack="0"/>
<pin id="657" dir="0" index="1" bw="24" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Result_37_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="24" slack="0"/>
<pin id="663" dir="0" index="2" bw="6" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_V_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="24" slack="0"/>
<pin id="670" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_V_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="24" slack="0"/>
<pin id="675" dir="0" index="2" bw="24" slack="0"/>
<pin id="676" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/15 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln888_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln888/15 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_Result_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="48" slack="0"/>
<pin id="685" dir="0" index="1" bw="24" slack="0"/>
<pin id="686" dir="0" index="2" bw="7" slack="0"/>
<pin id="687" dir="0" index="3" bw="1" slack="0"/>
<pin id="688" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Result_38_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="48" slack="0"/>
<pin id="697" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_38/15 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="64" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="709" class="1004" name="l_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln893_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/15 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sub_ln894_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="1"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/16 "/>
</bind>
</comp>

<comp id="722" class="1004" name="lsb_index_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/16 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_16_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln897_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="0"/>
<pin id="740" dir="0" index="1" bw="31" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/16 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln897_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/16 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_ln897_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/16 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln897_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="lshr_ln897_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="6" slack="0"/>
<pin id="761" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/16 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_Result_s_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="48" slack="1"/>
<pin id="766" dir="0" index="1" bw="48" slack="0"/>
<pin id="767" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln897_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="48" slack="0"/>
<pin id="771" dir="0" index="1" bw="48" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/16 "/>
</bind>
</comp>

<comp id="775" class="1004" name="a_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_17_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln899_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/16 "/>
</bind>
</comp>

<comp id="795" class="1004" name="p_Result_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="24" slack="1"/>
<pin id="798" dir="0" index="2" bw="32" slack="0"/>
<pin id="799" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/16 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln899_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/16 "/>
</bind>
</comp>

<comp id="808" class="1004" name="or_ln899_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/16 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/16 "/>
</bind>
</comp>

<comp id="822" class="1004" name="m_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="24" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/16 "/>
</bind>
</comp>

<comp id="825" class="1004" name="icmp_ln908_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln908_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln908_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/16 "/>
</bind>
</comp>

<comp id="841" class="1004" name="lshr_ln908_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="24" slack="1"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/16 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln908_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="48" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sub_ln908_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln908_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/16 "/>
</bind>
</comp>

<comp id="860" class="1004" name="shl_ln908_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="48" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/16 "/>
</bind>
</comp>

<comp id="866" class="1004" name="m_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="0"/>
<pin id="869" dir="0" index="2" bw="64" slack="0"/>
<pin id="870" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/16 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln911_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="m_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="64" slack="0"/>
<pin id="881" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/16 "/>
</bind>
</comp>

<comp id="884" class="1004" name="m_5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="63" slack="0"/>
<pin id="886" dir="0" index="1" bw="64" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="0" index="3" bw="7" slack="0"/>
<pin id="889" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/16 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_18_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="0"/>
<pin id="897" dir="0" index="2" bw="7" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="m_6_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="63" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="select_ln915_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="0" index="1" bw="11" slack="0"/>
<pin id="908" dir="0" index="2" bw="11" slack="0"/>
<pin id="909" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sub_ln915_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="0"/>
<pin id="914" dir="0" index="1" bw="11" slack="2"/>
<pin id="915" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/17 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln915_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="0" index="1" bw="11" slack="0"/>
<pin id="920" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/17 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_6_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="12" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="2"/>
<pin id="926" dir="0" index="2" bw="11" slack="0"/>
<pin id="927" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Result_39_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="0" index="1" bw="63" slack="0"/>
<pin id="933" dir="0" index="2" bw="12" slack="0"/>
<pin id="934" dir="0" index="3" bw="7" slack="0"/>
<pin id="935" dir="0" index="4" bw="7" slack="0"/>
<pin id="936" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_39/17 "/>
</bind>
</comp>

<comp id="942" class="1004" name="bitcast_ln729_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/17 "/>
</bind>
</comp>

<comp id="946" class="1004" name="select_ln885_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="0" index="2" bw="64" slack="0"/>
<pin id="950" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/17 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln35_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="9" slack="24"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/27 "/>
</bind>
</comp>

<comp id="960" class="1004" name="ireg_V_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="1"/>
<pin id="962" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/28 "/>
</bind>
</comp>

<comp id="964" class="1004" name="trunc_ln556_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_1/28 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Result_40_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="64" slack="0"/>
<pin id="971" dir="0" index="2" bw="7" slack="0"/>
<pin id="972" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_40/28 "/>
</bind>
</comp>

<comp id="976" class="1004" name="exp_tmp_V_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="0"/>
<pin id="978" dir="0" index="1" bw="64" slack="0"/>
<pin id="979" dir="0" index="2" bw="7" slack="0"/>
<pin id="980" dir="0" index="3" bw="7" slack="0"/>
<pin id="981" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/28 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln461_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="11" slack="0"/>
<pin id="988" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/28 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln565_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="64" slack="0"/>
<pin id="992" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_1/28 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_7_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="53" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="0" index="2" bw="52" slack="0"/>
<pin id="998" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/28 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_Result_41_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="53" slack="0"/>
<pin id="1004" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_41/28 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="man_V_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="53" slack="0"/>
<pin id="1009" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/28 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="man_V_5_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="54" slack="0"/>
<pin id="1015" dir="0" index="2" bw="54" slack="0"/>
<pin id="1016" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/28 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln571_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="63" slack="0"/>
<pin id="1022" dir="0" index="1" bw="63" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/28 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="F2_1_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="0"/>
<pin id="1028" dir="0" index="1" bw="11" slack="0"/>
<pin id="1029" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/28 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="icmp_ln581_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="0"/>
<pin id="1034" dir="0" index="1" bw="12" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/28 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln581_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="0"/>
<pin id="1040" dir="0" index="1" bw="12" slack="0"/>
<pin id="1041" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/28 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sub_ln581_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1046" dir="0" index="1" bw="12" slack="0"/>
<pin id="1047" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/28 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="sh_amt_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="12" slack="0"/>
<pin id="1053" dir="0" index="2" bw="12" slack="0"/>
<pin id="1054" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/28 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="icmp_ln582_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="12" slack="0"/>
<pin id="1060" dir="0" index="1" bw="12" slack="0"/>
<pin id="1061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/28 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln583_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="54" slack="0"/>
<pin id="1066" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_1/28 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln585_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="0"/>
<pin id="1070" dir="0" index="1" bw="12" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/28 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_20_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="0" index="1" bw="12" slack="0"/>
<pin id="1077" dir="0" index="2" bw="4" slack="0"/>
<pin id="1078" dir="0" index="3" bw="5" slack="0"/>
<pin id="1079" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/28 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="icmp_ln603_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/28 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_21_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="64" slack="0"/>
<pin id="1093" dir="0" index="2" bw="7" slack="0"/>
<pin id="1094" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/28 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="select_ln588_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="16" slack="0"/>
<pin id="1101" dir="0" index="2" bw="16" slack="0"/>
<pin id="1102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_1/28 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="xor_ln571_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_1/28 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="and_ln582_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_1/28 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="or_ln582_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_1/28 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="xor_ln582_1_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_1/28 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="and_ln581_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_1/28 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="xor_ln585_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_1/28 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="and_ln585_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_2/28 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="and_ln585_3_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/28 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="or_ln581_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_1/28 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="xor_ln581_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_1/28 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="and_ln603_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_1/28 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="or_ln603_3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_3/28 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="select_ln603_5_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="16" slack="0"/>
<pin id="1181" dir="0" index="2" bw="16" slack="0"/>
<pin id="1182" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_5/28 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="or_ln603_4_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_4/28 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="or_ln603_5_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/28 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="sext_ln581_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="12" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/29 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln586_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="12" slack="0"/>
<pin id="1203" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/29 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="ashr_ln586_1_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="54" slack="1"/>
<pin id="1207" dir="0" index="1" bw="32" slack="0"/>
<pin id="1208" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/29 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln586_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="54" slack="0"/>
<pin id="1212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_1/29 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln581_1cast_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="12" slack="0"/>
<pin id="1216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581_1cast/29 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="shl_ln604_1_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="1"/>
<pin id="1220" dir="0" index="1" bw="16" slack="0"/>
<pin id="1221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/29 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="select_ln603_4_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="0" index="1" bw="16" slack="0"/>
<pin id="1226" dir="0" index="2" bw="16" slack="0"/>
<pin id="1227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_4/29 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="select_ln603_6_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="0" index="1" bw="16" slack="0"/>
<pin id="1233" dir="0" index="2" bw="16" slack="1"/>
<pin id="1234" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_6/29 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="c_V_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="0" index="1" bw="16" slack="0"/>
<pin id="1239" dir="0" index="2" bw="16" slack="0"/>
<pin id="1240" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/29 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="bitcast_ln31_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="64" slack="1"/>
<pin id="1245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/29 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln31_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="0"/>
<pin id="1249" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/29 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="ireg_V_2_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="0" index="1" bw="64" slack="0"/>
<pin id="1254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ireg_V_2/29 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_22_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="64" slack="0"/>
<pin id="1260" dir="0" index="2" bw="7" slack="0"/>
<pin id="1261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/29 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="exp_tmp_V_2_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="11" slack="0"/>
<pin id="1267" dir="0" index="1" bw="64" slack="0"/>
<pin id="1268" dir="0" index="2" bw="7" slack="0"/>
<pin id="1269" dir="0" index="3" bw="7" slack="0"/>
<pin id="1270" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_2/29 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="zext_ln461_2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="11" slack="0"/>
<pin id="1277" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_2/29 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="trunc_ln565_2_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="64" slack="0"/>
<pin id="1281" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_2/29 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="tmp_3_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="53" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="0" index="2" bw="52" slack="0"/>
<pin id="1287" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/29 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="p_Result_42_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="53" slack="0"/>
<pin id="1293" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/29 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="man_V_7_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="53" slack="0"/>
<pin id="1298" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_7/29 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="man_V_8_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="54" slack="0"/>
<pin id="1304" dir="0" index="2" bw="54" slack="0"/>
<pin id="1305" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_8/29 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="icmp_ln571_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="63" slack="0"/>
<pin id="1311" dir="0" index="1" bw="63" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_2/29 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="F2_2_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="0"/>
<pin id="1317" dir="0" index="1" bw="11" slack="0"/>
<pin id="1318" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_2/29 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="icmp_ln581_2_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="12" slack="0"/>
<pin id="1323" dir="0" index="1" bw="12" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_2/29 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="add_ln581_2_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="5" slack="0"/>
<pin id="1329" dir="0" index="1" bw="12" slack="0"/>
<pin id="1330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_2/29 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="sub_ln581_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="5" slack="0"/>
<pin id="1335" dir="0" index="1" bw="12" slack="0"/>
<pin id="1336" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_2/29 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sh_amt_2_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="12" slack="0"/>
<pin id="1342" dir="0" index="2" bw="12" slack="0"/>
<pin id="1343" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_2/29 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln581_2_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="12" slack="0"/>
<pin id="1349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_2/29 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="icmp_ln582_2_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="0"/>
<pin id="1353" dir="0" index="1" bw="12" slack="0"/>
<pin id="1354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_2/29 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="trunc_ln583_2_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="54" slack="0"/>
<pin id="1359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_2/29 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="icmp_ln585_2_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="12" slack="0"/>
<pin id="1363" dir="0" index="1" bw="12" slack="0"/>
<pin id="1364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_2/29 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_23_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="0" index="1" bw="12" slack="0"/>
<pin id="1370" dir="0" index="2" bw="4" slack="0"/>
<pin id="1371" dir="0" index="3" bw="5" slack="0"/>
<pin id="1372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/29 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="icmp_ln603_2_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="8" slack="0"/>
<pin id="1379" dir="0" index="1" bw="8" slack="0"/>
<pin id="1380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_2/29 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="zext_ln586_2_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="12" slack="0"/>
<pin id="1385" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_2/29 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="ashr_ln586_2_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="54" slack="0"/>
<pin id="1389" dir="0" index="1" bw="32" slack="0"/>
<pin id="1390" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_2/29 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="trunc_ln586_2_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="54" slack="0"/>
<pin id="1395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_2/29 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_24_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="64" slack="0"/>
<pin id="1400" dir="0" index="2" bw="7" slack="0"/>
<pin id="1401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/29 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="select_ln588_2_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="0"/>
<pin id="1407" dir="0" index="1" bw="16" slack="0"/>
<pin id="1408" dir="0" index="2" bw="16" slack="0"/>
<pin id="1409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_2/29 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="sext_ln581_2cast_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="12" slack="0"/>
<pin id="1415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581_2cast/29 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="shl_ln604_2_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="16" slack="0"/>
<pin id="1419" dir="0" index="1" bw="16" slack="0"/>
<pin id="1420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_2/29 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="xor_ln571_2_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_2/29 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="and_ln582_2_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_2/29 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="or_ln582_2_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_2/29 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="xor_ln582_2_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="0"/>
<pin id="1443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_2/29 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="and_ln581_2_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_2/29 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="xor_ln585_2_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_2/29 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="and_ln585_4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="0"/>
<pin id="1461" dir="0" index="1" bw="1" slack="0"/>
<pin id="1462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_4/29 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="and_ln585_5_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="1" slack="0"/>
<pin id="1468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_5/29 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="or_ln581_2_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_2/29 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="xor_ln581_2_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="0"/>
<pin id="1479" dir="0" index="1" bw="1" slack="0"/>
<pin id="1480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_2/29 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="and_ln603_2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_2/29 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="select_ln603_8_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="16" slack="0"/>
<pin id="1492" dir="0" index="2" bw="16" slack="0"/>
<pin id="1493" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_8/29 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="or_ln603_6_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_6/29 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="select_ln603_9_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="0"/>
<pin id="1505" dir="0" index="1" bw="16" slack="0"/>
<pin id="1506" dir="0" index="2" bw="16" slack="0"/>
<pin id="1507" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_9/29 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="or_ln603_7_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="0"/>
<pin id="1513" dir="0" index="1" bw="1" slack="0"/>
<pin id="1514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_7/29 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="select_ln603_10_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="0"/>
<pin id="1519" dir="0" index="1" bw="16" slack="0"/>
<pin id="1520" dir="0" index="2" bw="16" slack="0"/>
<pin id="1521" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_10/29 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="or_ln603_8_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="0"/>
<pin id="1527" dir="0" index="1" bw="1" slack="0"/>
<pin id="1528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_8/29 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="s_V_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="1" slack="0"/>
<pin id="1533" dir="0" index="1" bw="16" slack="0"/>
<pin id="1534" dir="0" index="2" bw="16" slack="0"/>
<pin id="1535" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/29 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="sext_ln1118_1_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="0"/>
<pin id="1541" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/29 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="sext_ln1118_2_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="1"/>
<pin id="1545" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/29 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="sext_ln1118_4_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="16" slack="1"/>
<pin id="1548" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/29 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="sext_ln1118_3_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/30 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="lhs_V_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="28" slack="0"/>
<pin id="1554" dir="0" index="1" bw="16" slack="0"/>
<pin id="1555" dir="0" index="2" bw="1" slack="0"/>
<pin id="1556" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/30 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="ret_V_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="28" slack="0"/>
<pin id="1562" dir="0" index="1" bw="28" slack="0"/>
<pin id="1563" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/30 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="trunc_ln9_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="16" slack="0"/>
<pin id="1567" dir="0" index="1" bw="28" slack="0"/>
<pin id="1568" dir="0" index="2" bw="5" slack="0"/>
<pin id="1569" dir="0" index="3" bw="6" slack="0"/>
<pin id="1570" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/30 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="lhs_V_2_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="28" slack="0"/>
<pin id="1578" dir="0" index="1" bw="16" slack="0"/>
<pin id="1579" dir="0" index="2" bw="1" slack="0"/>
<pin id="1580" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/30 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="ret_V_19_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="28" slack="0"/>
<pin id="1586" dir="0" index="1" bw="28" slack="0"/>
<pin id="1587" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/30 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="trunc_ln708_1_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="0"/>
<pin id="1591" dir="0" index="1" bw="28" slack="0"/>
<pin id="1592" dir="0" index="2" bw="5" slack="0"/>
<pin id="1593" dir="0" index="3" bw="6" slack="0"/>
<pin id="1594" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/30 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="icmp_ln41_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="9" slack="0"/>
<pin id="1602" dir="0" index="1" bw="9" slack="0"/>
<pin id="1603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/32 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="i_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="9" slack="0"/>
<pin id="1608" dir="0" index="1" bw="1" slack="0"/>
<pin id="1609" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/32 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="zext_ln42_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="9" slack="0"/>
<pin id="1614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/32 "/>
</bind>
</comp>

<comp id="1618" class="1007" name="mul_ln1118_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="0"/>
<pin id="1620" dir="0" index="1" bw="9" slack="13"/>
<pin id="1621" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/15 "/>
</bind>
</comp>

<comp id="1627" class="1007" name="mul_ln1192_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="16" slack="0"/>
<pin id="1629" dir="0" index="1" bw="16" slack="0"/>
<pin id="1630" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/29 "/>
</bind>
</comp>

<comp id="1633" class="1007" name="mul_ln1192_3_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="0"/>
<pin id="1635" dir="0" index="1" bw="16" slack="0"/>
<pin id="1636" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/29 "/>
</bind>
</comp>

<comp id="1639" class="1007" name="grp_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="1"/>
<pin id="1641" dir="0" index="1" bw="16" slack="0"/>
<pin id="1642" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1643" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_1/30 sub_ln1192/30 "/>
</bind>
</comp>

<comp id="1646" class="1007" name="grp_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="16" slack="1"/>
<pin id="1648" dir="0" index="1" bw="16" slack="0"/>
<pin id="1649" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1650" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/30 add_ln1192/30 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="icmp_ln18_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="1"/>
<pin id="1655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="i_2_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="9" slack="0"/>
<pin id="1659" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="temp_real_V_addr_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="8" slack="27"/>
<pin id="1664" dir="1" index="1" bw="8" slack="27"/>
</pin_list>
<bind>
<opset="temp_real_V_addr "/>
</bind>
</comp>

<comp id="1667" class="1005" name="temp_imag_V_addr_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="8" slack="27"/>
<pin id="1669" dir="1" index="1" bw="8" slack="27"/>
</pin_list>
<bind>
<opset="temp_imag_V_addr "/>
</bind>
</comp>

<comp id="1672" class="1005" name="zext_ln1118_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="24" slack="13"/>
<pin id="1674" dir="1" index="1" bw="24" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="icmp_ln27_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="j_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="9" slack="0"/>
<pin id="1683" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1686" class="1005" name="zext_ln27_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="tmp_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="64" slack="1"/>
<pin id="1693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1696" class="1005" name="v_assign_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="64" slack="1"/>
<pin id="1698" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1701" class="1005" name="w_V_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="16" slack="1"/>
<pin id="1703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_V "/>
</bind>
</comp>

<comp id="1706" class="1005" name="icmp_ln885_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="1"/>
<pin id="1708" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="p_Result_37_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="2"/>
<pin id="1713" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_37 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="sext_ln888_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="48" slack="1"/>
<pin id="1718" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln888 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="l_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1729" class="1005" name="trunc_ln893_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="11" slack="2"/>
<pin id="1731" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="m_5_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="63" slack="1"/>
<pin id="1736" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="tmp_18_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="1"/>
<pin id="1741" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="select_ln885_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="64" slack="1"/>
<pin id="1746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="sample_real_V_addr_1_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="8" slack="1"/>
<pin id="1751" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_V_addr_1 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="sample_imag_V_addr_1_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="8" slack="1"/>
<pin id="1756" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="man_V_5_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="54" slack="1"/>
<pin id="1761" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="sh_amt_1_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="12" slack="1"/>
<pin id="1766" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="trunc_ln583_1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="16" slack="1"/>
<pin id="1771" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583_1 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="and_ln603_1_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="1" slack="1"/>
<pin id="1776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603_1 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="or_ln603_3_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="1"/>
<pin id="1781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_3 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="select_ln603_5_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="1"/>
<pin id="1786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_5 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="or_ln603_5_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="1" slack="1"/>
<pin id="1791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_5 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="sample_real_V_load_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="16" slack="1"/>
<pin id="1796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_V_load "/>
</bind>
</comp>

<comp id="1799" class="1005" name="sample_imag_V_load_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="16" slack="1"/>
<pin id="1801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_V_load "/>
</bind>
</comp>

<comp id="1804" class="1005" name="s_V_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="1"/>
<pin id="1806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

<comp id="1809" class="1005" name="sext_ln1118_2_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="28" slack="1"/>
<pin id="1811" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="sext_ln1118_4_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="28" slack="1"/>
<pin id="1816" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="mul_ln1192_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="28" slack="1"/>
<pin id="1821" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="mul_ln1192_3_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="28" slack="1"/>
<pin id="1826" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="i_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="9" slack="0"/>
<pin id="1834" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1837" class="1005" name="zext_ln42_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="64" slack="1"/>
<pin id="1839" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="temp_real_V_addr_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="8" slack="1"/>
<pin id="1845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_real_V_addr_1 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="temp_imag_V_addr_1_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="8" slack="1"/>
<pin id="1850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_imag_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="180" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="193" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="303"><net_src comp="140" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="292" pin=5"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="292" pin=7"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="292" pin=8"/></net>

<net id="311"><net_src comp="142" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="292" pin="9"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="262" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="262" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="262" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="345"><net_src comp="262" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="273" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="273" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="273" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="363" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="363" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="363" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="370" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="404" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="366" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="388" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="428" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="434" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="428" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="414" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="452" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="452" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="74" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="480" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="460" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="414" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="363" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="42" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="460" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="470" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="422" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="464" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="422" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="464" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="58" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="434" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="474" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="58" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="560" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="560" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="474" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="548" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="434" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="490" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="530" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="506" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="596" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="578" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="572" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="518" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="470" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="572" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="542" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="610" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="602" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="616" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="610" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="624" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="630" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="659"><net_src comp="82" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="86" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="82" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="660" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="92" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="698"><net_src comp="94" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="80" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="683" pin="4"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="96" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="693" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="701" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="98" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="102" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="104" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="106" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="742"><net_src comp="728" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="108" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="717" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="110" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="112" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="114" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="738" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="116" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="722" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="106" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="58" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="118" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="722" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="795" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="789" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="775" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="120" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="108" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="808" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="829"><net_src comp="722" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="92" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="122" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="717" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="841" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="124" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="717" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="822" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="871"><net_src comp="825" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="846" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="814" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="866" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="890"><net_src comp="126" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="104" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="48" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="899"><net_src comp="46" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="878" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="124" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="910"><net_src comp="128" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="911"><net_src comp="130" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="916"><net_src comp="132" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="905" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="134" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="923" pin=2"/></net>

<net id="937"><net_src comp="136" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="902" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="923" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="52" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="930" pin=4"/></net>

<net id="945"><net_src comp="930" pin="5"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="138" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="953"><net_src comp="946" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="957"><net_src comp="269" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="963"><net_src comp="320" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="46" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="960" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="982"><net_src comp="50" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="960" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="52" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="54" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="989"><net_src comp="976" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="960" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="56" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="58" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="990" pin="1"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="994" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="60" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1017"><net_src comp="968" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="1002" pin="1"/><net_sink comp="1012" pin=2"/></net>

<net id="1024"><net_src comp="964" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="62" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="64" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="986" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="66" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="68" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1026" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="66" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1026" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="1032" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1038" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="1026" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="66" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="1012" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1050" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="70" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1080"><net_src comp="72" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="1050" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="74" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1083"><net_src comp="76" pin="0"/><net_sink comp="1074" pin=3"/></net>

<net id="1088"><net_src comp="1074" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="78" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="46" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="960" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1103"><net_src comp="1090" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="80" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="42" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1110"><net_src comp="1020" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="58" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1058" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1020" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1058" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="58" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1032" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1068" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="58" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1130" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="1130" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1068" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="1118" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1032" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="1154" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="58" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="1084" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="1166" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1148" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="1142" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="1098" pin="3"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="1064" pin="1"/><net_sink comp="1178" pin=2"/></net>

<net id="1190"><net_src comp="1142" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1112" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="1172" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1204"><net_src comp="1198" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1213"><net_src comp="1205" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1198" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1218" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1229"><net_src comp="1210" pin="1"/><net_sink comp="1223" pin=2"/></net>

<net id="1235"><net_src comp="1223" pin="3"/><net_sink comp="1230" pin=1"/></net>

<net id="1241"><net_src comp="1230" pin="3"/><net_sink comp="1236" pin=1"/></net>

<net id="1242"><net_src comp="42" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1246"><net_src comp="320" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1255"><net_src comp="1243" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="144" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1262"><net_src comp="46" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1263"><net_src comp="1243" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1264"><net_src comp="48" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1271"><net_src comp="50" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="1251" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1273"><net_src comp="52" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1274"><net_src comp="54" pin="0"/><net_sink comp="1265" pin=3"/></net>

<net id="1278"><net_src comp="1265" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1251" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="56" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1289"><net_src comp="58" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1290"><net_src comp="1279" pin="1"/><net_sink comp="1283" pin=2"/></net>

<net id="1294"><net_src comp="1283" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1299"><net_src comp="60" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="1291" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1306"><net_src comp="1257" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="1291" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=2"/></net>

<net id="1313"><net_src comp="1247" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="62" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="64" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1275" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="66" pin="0"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="68" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1315" pin="2"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="66" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1315" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1344"><net_src comp="1321" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="1327" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="1333" pin="2"/><net_sink comp="1339" pin=2"/></net>

<net id="1350"><net_src comp="1339" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1355"><net_src comp="1315" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="66" pin="0"/><net_sink comp="1351" pin=1"/></net>

<net id="1360"><net_src comp="1301" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1365"><net_src comp="1339" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="70" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1373"><net_src comp="72" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="1339" pin="3"/><net_sink comp="1367" pin=1"/></net>

<net id="1375"><net_src comp="74" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1376"><net_src comp="76" pin="0"/><net_sink comp="1367" pin=3"/></net>

<net id="1381"><net_src comp="1367" pin="4"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="78" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1386"><net_src comp="1347" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1301" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="1383" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1396"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1402"><net_src comp="46" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="1251" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1404"><net_src comp="48" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1410"><net_src comp="1397" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1411"><net_src comp="80" pin="0"/><net_sink comp="1405" pin=1"/></net>

<net id="1412"><net_src comp="42" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1416"><net_src comp="1347" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1421"><net_src comp="1357" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="1413" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1427"><net_src comp="1309" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="58" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1433"><net_src comp="1351" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="1423" pin="2"/><net_sink comp="1429" pin=1"/></net>

<net id="1439"><net_src comp="1309" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="1351" pin="2"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="1435" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="58" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1321" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1441" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1361" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="58" pin="0"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="1447" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1453" pin="2"/><net_sink comp="1459" pin=1"/></net>

<net id="1469"><net_src comp="1447" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="1361" pin="2"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="1435" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1321" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1481"><net_src comp="1471" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="58" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1487"><net_src comp="1377" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1494"><net_src comp="1483" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="1417" pin="2"/><net_sink comp="1489" pin=1"/></net>

<net id="1496"><net_src comp="1393" pin="1"/><net_sink comp="1489" pin=2"/></net>

<net id="1501"><net_src comp="1483" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1465" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1508"><net_src comp="1459" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1509"><net_src comp="1405" pin="3"/><net_sink comp="1503" pin=1"/></net>

<net id="1510"><net_src comp="1357" pin="1"/><net_sink comp="1503" pin=2"/></net>

<net id="1515"><net_src comp="1459" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1516"><net_src comp="1429" pin="2"/><net_sink comp="1511" pin=1"/></net>

<net id="1522"><net_src comp="1497" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1523"><net_src comp="1489" pin="3"/><net_sink comp="1517" pin=1"/></net>

<net id="1524"><net_src comp="1503" pin="3"/><net_sink comp="1517" pin=2"/></net>

<net id="1529"><net_src comp="1497" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="1511" pin="2"/><net_sink comp="1525" pin=1"/></net>

<net id="1536"><net_src comp="1525" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1537"><net_src comp="1517" pin="3"/><net_sink comp="1531" pin=1"/></net>

<net id="1538"><net_src comp="42" pin="0"/><net_sink comp="1531" pin=2"/></net>

<net id="1542"><net_src comp="1236" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1557"><net_src comp="154" pin="0"/><net_sink comp="1552" pin=0"/></net>

<net id="1558"><net_src comp="180" pin="3"/><net_sink comp="1552" pin=1"/></net>

<net id="1559"><net_src comp="156" pin="0"/><net_sink comp="1552" pin=2"/></net>

<net id="1564"><net_src comp="1552" pin="3"/><net_sink comp="1560" pin=1"/></net>

<net id="1571"><net_src comp="158" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1572"><net_src comp="1560" pin="2"/><net_sink comp="1565" pin=1"/></net>

<net id="1573"><net_src comp="160" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1574"><net_src comp="162" pin="0"/><net_sink comp="1565" pin=3"/></net>

<net id="1575"><net_src comp="1565" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="1581"><net_src comp="154" pin="0"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="193" pin="3"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="156" pin="0"/><net_sink comp="1576" pin=2"/></net>

<net id="1588"><net_src comp="1576" pin="3"/><net_sink comp="1584" pin=1"/></net>

<net id="1595"><net_src comp="158" pin="0"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="1584" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1597"><net_src comp="160" pin="0"/><net_sink comp="1589" pin=2"/></net>

<net id="1598"><net_src comp="162" pin="0"/><net_sink comp="1589" pin=3"/></net>

<net id="1599"><net_src comp="1589" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="1604"><net_src comp="285" pin="4"/><net_sink comp="1600" pin=0"/></net>

<net id="1605"><net_src comp="26" pin="0"/><net_sink comp="1600" pin=1"/></net>

<net id="1610"><net_src comp="285" pin="4"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="32" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1615"><net_src comp="285" pin="4"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1622"><net_src comp="652" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="1618" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="1624"><net_src comp="1618" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="1625"><net_src comp="1618" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="1626"><net_src comp="1618" pin="2"/><net_sink comp="672" pin=2"/></net>

<net id="1631"><net_src comp="1543" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="1539" pin="1"/><net_sink comp="1627" pin=1"/></net>

<net id="1637"><net_src comp="1546" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="1539" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="1644"><net_src comp="1549" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1645"><net_src comp="1639" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1651"><net_src comp="1549" pin="1"/><net_sink comp="1646" pin=1"/></net>

<net id="1652"><net_src comp="1646" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1656"><net_src comp="324" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1660"><net_src comp="330" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1665"><net_src comp="174" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1670"><net_src comp="187" pin="3"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1675"><net_src comp="342" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="1680"><net_src comp="346" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1684"><net_src comp="352" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1689"><net_src comp="358" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1694"><net_src comp="317" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1699"><net_src comp="312" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1704"><net_src comp="644" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1709"><net_src comp="655" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1714"><net_src comp="660" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1719"><net_src comp="679" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1721"><net_src comp="1716" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1722"><net_src comp="1716" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1723"><net_src comp="1716" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1727"><net_src comp="709" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1732"><net_src comp="713" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1737"><net_src comp="884" pin="4"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1742"><net_src comp="894" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1747"><net_src comp="946" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1752"><net_src comp="200" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1757"><net_src comp="213" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1762"><net_src comp="1012" pin="3"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1767"><net_src comp="1050" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1772"><net_src comp="1064" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1777"><net_src comp="1166" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1782"><net_src comp="1172" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1787"><net_src comp="1178" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1230" pin=2"/></net>

<net id="1792"><net_src comp="1192" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1797"><net_src comp="207" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1802"><net_src comp="220" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1807"><net_src comp="1531" pin="3"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1812"><net_src comp="1543" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1817"><net_src comp="1546" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1822"><net_src comp="1627" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1827"><net_src comp="1633" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1835"><net_src comp="1606" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1840"><net_src comp="1612" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1842"><net_src comp="1837" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1846"><net_src comp="226" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1851"><net_src comp="233" pin="3"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sample_real_V | {33 }
	Port: sample_imag_V | {33 }
 - Input state : 
	Port: dft : sample_real_V | {27 28 }
	Port: dft : sample_imag_V | {27 28 }
	Port: dft : ref_4oPi_table_256_V | {17 18 19 }
	Port: dft : fourth_order_double_4 | {23 24 25 }
	Port: dft : fourth_order_double_5 | {22 23 24 }
	Port: dft : fourth_order_double_6 | {22 23 24 }
	Port: dft : fourth_order_double_7 | {23 24 25 }
	Port: dft : fourth_order_double_s | {23 24 25 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		i_2 : 1
		br_ln18 : 2
		zext_ln19 : 1
		temp_real_V_addr : 2
		store_ln19 : 3
		temp_imag_V_addr : 2
		store_ln20 : 3
		zext_ln1118 : 1
	State 3
		icmp_ln27 : 1
		j : 1
		br_ln27 : 2
		zext_ln27 : 1
		tmp : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln556 : 1
		p_Result_35 : 1
		exp_tmp_V : 1
		zext_ln461 : 2
		trunc_ln565 : 1
		tmp_4 : 2
		p_Result_36 : 3
		man_V_1 : 4
		man_V_2 : 5
		icmp_ln571 : 2
		F2 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt : 5
		sext_ln581 : 6
		icmp_ln582 : 4
		trunc_ln583 : 6
		icmp_ln585 : 6
		tmp_13 : 6
		icmp_ln603 : 7
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586 : 9
		tmp_14 : 1
		select_ln588 : 2
		sext_ln581cast : 7
		shl_ln604 : 8
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_1 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_1 : 5
		or_ln603_1 : 5
		select_ln603_2 : 11
		or_ln603_2 : 5
		w_V : 12
	State 15
		mul_ln1118 : 1
		icmp_ln885 : 2
		p_Result_37 : 2
		tmp_V : 2
		tmp_V_4 : 3
		sext_ln888 : 4
		p_Result_1 : 5
		p_Result_38 : 6
		tmp_2 : 7
		l : 8
		trunc_ln893 : 8
	State 16
		lsb_index : 1
		tmp_16 : 2
		icmp_ln897 : 3
		trunc_ln897 : 1
		sub_ln897 : 2
		zext_ln897 : 3
		lshr_ln897 : 4
		p_Result_s : 5
		icmp_ln897_1 : 5
		a : 6
		tmp_17 : 2
		xor_ln899 : 3
		p_Result_4 : 2
		and_ln899 : 3
		or_ln899 : 6
		or_ln : 6
		icmp_ln908 : 2
		add_ln908 : 1
		zext_ln908 : 2
		lshr_ln908 : 3
		zext_ln908_2 : 4
		sub_ln908 : 1
		zext_ln908_1 : 2
		shl_ln908 : 3
		m_1 : 5
		zext_ln911 : 7
		m_2 : 8
		m_5 : 9
		tmp_18 : 9
	State 17
		add_ln915 : 1
		tmp_6 : 2
		p_Result_39 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		v_assign_1 : 6
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		sample_real_V_addr_1 : 1
		sample_real_V_load : 2
		sample_imag_V_addr_1 : 1
		sample_imag_V_load : 2
	State 28
		trunc_ln556_1 : 1
		p_Result_40 : 1
		exp_tmp_V_1 : 1
		zext_ln461_1 : 2
		trunc_ln565_1 : 1
		tmp_7 : 2
		p_Result_41 : 3
		man_V_4 : 4
		man_V_5 : 5
		icmp_ln571_1 : 2
		F2_1 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt_1 : 5
		icmp_ln582_1 : 4
		trunc_ln583_1 : 6
		icmp_ln585_1 : 6
		tmp_20 : 6
		icmp_ln603_1 : 7
		tmp_21 : 1
		select_ln588_1 : 2
		xor_ln571_1 : 3
		and_ln582_1 : 5
		or_ln582_1 : 5
		xor_ln582_1 : 5
		and_ln581_1 : 5
		xor_ln585_1 : 7
		and_ln585_2 : 5
		and_ln585_3 : 5
		or_ln581_1 : 5
		xor_ln581_1 : 5
		and_ln603_1 : 5
		or_ln603_3 : 5
		select_ln603_5 : 5
		or_ln603_4 : 5
		or_ln603_5 : 5
	State 29
		zext_ln586_1 : 1
		ashr_ln586_1 : 2
		trunc_ln586_1 : 3
		sext_ln581_1cast : 1
		shl_ln604_1 : 2
		select_ln603_4 : 4
		select_ln603_6 : 5
		c_V : 6
		trunc_ln31 : 1
		ireg_V_2 : 1
		tmp_22 : 1
		exp_tmp_V_2 : 1
		zext_ln461_2 : 2
		trunc_ln565_2 : 1
		tmp_3 : 2
		p_Result_42 : 3
		man_V_7 : 4
		man_V_8 : 5
		icmp_ln571_2 : 2
		F2_2 : 3
		icmp_ln581_2 : 4
		add_ln581_2 : 4
		sub_ln581_2 : 4
		sh_amt_2 : 5
		sext_ln581_2 : 6
		icmp_ln582_2 : 4
		trunc_ln583_2 : 6
		icmp_ln585_2 : 6
		tmp_23 : 6
		icmp_ln603_2 : 7
		zext_ln586_2 : 7
		ashr_ln586_2 : 8
		trunc_ln586_2 : 9
		tmp_24 : 1
		select_ln588_2 : 2
		sext_ln581_2cast : 7
		shl_ln604_2 : 8
		xor_ln571_2 : 3
		and_ln582_2 : 5
		or_ln582_2 : 5
		xor_ln582_2 : 5
		and_ln581_2 : 5
		xor_ln585_2 : 7
		and_ln585_4 : 5
		and_ln585_5 : 5
		or_ln581_2 : 5
		xor_ln581_2 : 5
		and_ln603_2 : 5
		select_ln603_8 : 10
		or_ln603_6 : 5
		select_ln603_9 : 5
		or_ln603_7 : 5
		select_ln603_10 : 11
		or_ln603_8 : 5
		s_V : 12
		sext_ln1118_1 : 7
		mul_ln1192 : 8
		mul_ln1192_3 : 8
	State 30
		mul_ln1192_1 : 1
		sub_ln1192 : 2
		lhs_V : 1
		ret_V : 3
		trunc_ln9 : 4
		store_ln35 : 5
		mul_ln1192_2 : 1
		add_ln1192 : 2
		lhs_V_2 : 1
		ret_V_19 : 3
		trunc_ln708_1 : 4
		store_ln36 : 5
		empty_51 : 1
	State 31
	State 32
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
		zext_ln42 : 1
		temp_real_V_addr_1 : 2
		temp_real_V_load : 3
		temp_imag_V_addr_1 : 2
		temp_imag_V_load : 3
	State 33
		store_ln42 : 1
		store_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_292 |    94   |   6.04  |   2316  |   4692  |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_317           |    0    |    0    |   343   |   463   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         man_V_2_fu_414         |    0    |    0    |    0    |    55   |
|          |          sh_amt_fu_452         |    0    |    0    |    0    |    12   |
|          |       select_ln588_fu_518      |    0    |    0    |    0    |    16   |
|          |       select_ln603_fu_602      |    0    |    0    |    0    |    16   |
|          |      select_ln603_1_fu_616     |    0    |    0    |    0    |    16   |
|          |      select_ln603_2_fu_630     |    0    |    0    |    0    |    16   |
|          |           w_V_fu_644           |    0    |    0    |    0    |    16   |
|          |         tmp_V_4_fu_672         |    0    |    0    |    0    |    24   |
|          |           m_1_fu_866           |    0    |    0    |    0    |    56   |
|          |       select_ln915_fu_905      |    0    |    0    |    0    |    11   |
|          |       select_ln885_fu_946      |    0    |    0    |    0    |    56   |
|          |         man_V_5_fu_1012        |    0    |    0    |    0    |    55   |
|  select  |        sh_amt_1_fu_1050        |    0    |    0    |    0    |    12   |
|          |     select_ln588_1_fu_1098     |    0    |    0    |    0    |    16   |
|          |     select_ln603_5_fu_1178     |    0    |    0    |    0    |    16   |
|          |     select_ln603_4_fu_1223     |    0    |    0    |    0    |    16   |
|          |     select_ln603_6_fu_1230     |    0    |    0    |    0    |    16   |
|          |           c_V_fu_1236          |    0    |    0    |    0    |    16   |
|          |         man_V_8_fu_1301        |    0    |    0    |    0    |    55   |
|          |        sh_amt_2_fu_1339        |    0    |    0    |    0    |    12   |
|          |     select_ln588_2_fu_1405     |    0    |    0    |    0    |    16   |
|          |     select_ln603_8_fu_1489     |    0    |    0    |    0    |    16   |
|          |     select_ln603_9_fu_1503     |    0    |    0    |    0    |    16   |
|          |     select_ln603_10_fu_1517    |    0    |    0    |    0    |    16   |
|          |           s_V_fu_1531          |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_312           |    11   |    0    |   317   |   208   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        ashr_ln586_fu_500       |    0    |    0    |    0    |   167   |
|   ashr   |      ashr_ln586_1_fu_1205      |    0    |    0    |    0    |   167   |
|          |      ashr_ln586_2_fu_1387      |    0    |    0    |    0    |   167   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         man_V_1_fu_408         |    0    |    0    |    0    |    60   |
|          |            F2_fu_428           |    0    |    0    |    0    |    19   |
|          |        sub_ln581_fu_446        |    0    |    0    |    0    |    19   |
|          |          tmp_V_fu_667          |    0    |    0    |    0    |    31   |
|          |        sub_ln894_fu_717        |    0    |    0    |    0    |    39   |
|          |        sub_ln897_fu_748        |    0    |    0    |    0    |    15   |
|    sub   |        sub_ln908_fu_850        |    0    |    0    |    0    |    39   |
|          |        sub_ln915_fu_912        |    0    |    0    |    0    |    21   |
|          |         man_V_4_fu_1006        |    0    |    0    |    0    |    60   |
|          |          F2_1_fu_1026          |    0    |    0    |    0    |    19   |
|          |       sub_ln581_1_fu_1044      |    0    |    0    |    0    |    19   |
|          |         man_V_7_fu_1295        |    0    |    0    |    0    |    60   |
|          |          F2_2_fu_1315          |    0    |    0    |    0    |    19   |
|          |       sub_ln581_2_fu_1333      |    0    |    0    |    0    |    19   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_324        |    0    |    0    |    0    |    13   |
|          |        icmp_ln27_fu_346        |    0    |    0    |    0    |    13   |
|          |        icmp_ln571_fu_422       |    0    |    0    |    0    |    29   |
|          |        icmp_ln581_fu_434       |    0    |    0    |    0    |    13   |
|          |        icmp_ln582_fu_464       |    0    |    0    |    0    |    13   |
|          |        icmp_ln585_fu_474       |    0    |    0    |    0    |    13   |
|          |        icmp_ln603_fu_490       |    0    |    0    |    0    |    11   |
|          |        icmp_ln885_fu_655       |    0    |    0    |    0    |    20   |
|          |        icmp_ln897_fu_738       |    0    |    0    |    0    |    20   |
|          |       icmp_ln897_1_fu_769      |    0    |    0    |    0    |    24   |
|   icmp   |        icmp_ln908_fu_825       |    0    |    0    |    0    |    20   |
|          |      icmp_ln571_1_fu_1020      |    0    |    0    |    0    |    29   |
|          |      icmp_ln581_1_fu_1032      |    0    |    0    |    0    |    13   |
|          |      icmp_ln582_1_fu_1058      |    0    |    0    |    0    |    13   |
|          |      icmp_ln585_1_fu_1068      |    0    |    0    |    0    |    13   |
|          |      icmp_ln603_1_fu_1084      |    0    |    0    |    0    |    11   |
|          |      icmp_ln571_2_fu_1309      |    0    |    0    |    0    |    29   |
|          |      icmp_ln581_2_fu_1321      |    0    |    0    |    0    |    13   |
|          |      icmp_ln582_2_fu_1351      |    0    |    0    |    0    |    13   |
|          |      icmp_ln585_2_fu_1361      |    0    |    0    |    0    |    13   |
|          |      icmp_ln603_2_fu_1377      |    0    |    0    |    0    |    11   |
|          |        icmp_ln41_fu_1600       |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_2_fu_330           |    0    |    0    |    0    |    16   |
|          |            j_fu_352            |    0    |    0    |    0    |    16   |
|          |        add_ln581_fu_440        |    0    |    0    |    0    |    19   |
|          |        lsb_index_fu_722        |    0    |    0    |    0    |    39   |
|          |        add_ln908_fu_831        |    0    |    0    |    0    |    39   |
|    add   |           m_2_fu_878           |    0    |    0    |    0    |    71   |
|          |        add_ln915_fu_917        |    0    |    0    |    0    |    21   |
|          |       add_ln581_1_fu_1038      |    0    |    0    |    0    |    19   |
|          |       add_ln581_2_fu_1327      |    0    |    0    |    0    |    19   |
|          |          ret_V_fu_1560         |    0    |    0    |    0    |    35   |
|          |        ret_V_19_fu_1584        |    0    |    0    |    0    |    35   |
|          |            i_fu_1606           |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        shl_ln604_fu_530        |    0    |    0    |    0    |    35   |
|    shl   |        shl_ln908_fu_860        |    0    |    0    |    0    |   161   |
|          |       shl_ln604_1_fu_1218      |    0    |    0    |    0    |    35   |
|          |       shl_ln604_2_fu_1417      |    0    |    0    |    0    |    35   |
|----------|--------------------------------|---------|---------|---------|---------|
|   cttz   |          tmp_2_fu_701          |    0    |    0    |    73   |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_758       |    0    |    0    |    0    |    13   |
|          |        lshr_ln908_fu_841       |    0    |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln571_fu_536        |    0    |    0    |    0    |    2    |
|          |        xor_ln582_fu_554        |    0    |    0    |    0    |    2    |
|          |        xor_ln585_fu_566        |    0    |    0    |    0    |    2    |
|          |        xor_ln581_fu_590        |    0    |    0    |    0    |    2    |
|          |        xor_ln899_fu_789        |    0    |    0    |    0    |    2    |
|          |       xor_ln571_1_fu_1106      |    0    |    0    |    0    |    2    |
|    xor   |       xor_ln582_1_fu_1124      |    0    |    0    |    0    |    2    |
|          |       xor_ln585_1_fu_1136      |    0    |    0    |    0    |    2    |
|          |       xor_ln581_1_fu_1160      |    0    |    0    |    0    |    2    |
|          |        ireg_V_2_fu_1251        |    0    |    0    |    0    |    64   |
|          |       xor_ln571_2_fu_1423      |    0    |    0    |    0    |    2    |
|          |       xor_ln582_2_fu_1441      |    0    |    0    |    0    |    2    |
|          |       xor_ln585_2_fu_1453      |    0    |    0    |    0    |    2    |
|          |       xor_ln581_2_fu_1477      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        and_ln582_fu_542        |    0    |    0    |    0    |    2    |
|          |        and_ln581_fu_560        |    0    |    0    |    0    |    2    |
|          |        and_ln585_fu_572        |    0    |    0    |    0    |    2    |
|          |       and_ln585_1_fu_578       |    0    |    0    |    0    |    2    |
|          |        and_ln603_fu_596        |    0    |    0    |    0    |    2    |
|          |        p_Result_s_fu_764       |    0    |    0    |    0    |    48   |
|          |            a_fu_775            |    0    |    0    |    0    |    2    |
|          |        and_ln899_fu_802        |    0    |    0    |    0    |    2    |
|    and   |       and_ln582_1_fu_1112      |    0    |    0    |    0    |    2    |
|          |       and_ln581_1_fu_1130      |    0    |    0    |    0    |    2    |
|          |       and_ln585_2_fu_1142      |    0    |    0    |    0    |    2    |
|          |       and_ln585_3_fu_1148      |    0    |    0    |    0    |    2    |
|          |       and_ln603_1_fu_1166      |    0    |    0    |    0    |    2    |
|          |       and_ln582_2_fu_1429      |    0    |    0    |    0    |    2    |
|          |       and_ln581_2_fu_1447      |    0    |    0    |    0    |    2    |
|          |       and_ln585_4_fu_1459      |    0    |    0    |    0    |    2    |
|          |       and_ln585_5_fu_1465      |    0    |    0    |    0    |    2    |
|          |       and_ln603_2_fu_1483      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln582_fu_548        |    0    |    0    |    0    |    2    |
|          |         or_ln581_fu_584        |    0    |    0    |    0    |    2    |
|          |         or_ln603_fu_610        |    0    |    0    |    0    |    2    |
|          |        or_ln603_1_fu_624       |    0    |    0    |    0    |    2    |
|          |        or_ln603_2_fu_638       |    0    |    0    |    0    |    2    |
|          |         or_ln899_fu_808        |    0    |    0    |    0    |    2    |
|          |       or_ln582_1_fu_1118       |    0    |    0    |    0    |    2    |
|    or    |       or_ln581_1_fu_1154       |    0    |    0    |    0    |    2    |
|          |       or_ln603_3_fu_1172       |    0    |    0    |    0    |    2    |
|          |       or_ln603_4_fu_1186       |    0    |    0    |    0    |    2    |
|          |       or_ln603_5_fu_1192       |    0    |    0    |    0    |    2    |
|          |       or_ln582_2_fu_1435       |    0    |    0    |    0    |    2    |
|          |       or_ln581_2_fu_1471       |    0    |    0    |    0    |    2    |
|          |       or_ln603_6_fu_1497       |    0    |    0    |    0    |    2    |
|          |       or_ln603_7_fu_1511       |    0    |    0    |    0    |    2    |
|          |       or_ln603_8_fu_1525       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       mul_ln1118_fu_1618       |    1    |    0    |    0    |    0    |
|    mul   |       mul_ln1192_fu_1627       |    1    |    0    |    0    |    0    |
|          |      mul_ln1192_3_fu_1633      |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  mulsub  |           grp_fu_1639          |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  muladd  |           grp_fu_1646          |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln19_fu_336        |    0    |    0    |    0    |    0    |
|          |       zext_ln1118_fu_342       |    0    |    0    |    0    |    0    |
|          |        zext_ln27_fu_358        |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_388       |    0    |    0    |    0    |    0    |
|          |       p_Result_36_fu_404       |    0    |    0    |    0    |    0    |
|          |        zext_ln586_fu_496       |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_754       |    0    |    0    |    0    |    0    |
|          |            m_fu_822            |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_837       |    0    |    0    |    0    |    0    |
|          |       zext_ln908_2_fu_846      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln908_1_fu_856      |    0    |    0    |    0    |    0    |
|          |        zext_ln911_fu_874       |    0    |    0    |    0    |    0    |
|          |           m_6_fu_902           |    0    |    0    |    0    |    0    |
|          |        zext_ln35_fu_954        |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_986      |    0    |    0    |    0    |    0    |
|          |       p_Result_41_fu_1002      |    0    |    0    |    0    |    0    |
|          |      zext_ln586_1_fu_1201      |    0    |    0    |    0    |    0    |
|          |      zext_ln461_2_fu_1275      |    0    |    0    |    0    |    0    |
|          |       p_Result_42_fu_1291      |    0    |    0    |    0    |    0    |
|          |      zext_ln586_2_fu_1383      |    0    |    0    |    0    |    0    |
|          |        zext_ln42_fu_1612       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln556_fu_366       |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_392       |    0    |    0    |    0    |    0    |
|          |       trunc_ln583_fu_470       |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_506       |    0    |    0    |    0    |    0    |
|          |      sext_ln581cast_fu_526     |    0    |    0    |    0    |    0    |
|          |            l_fu_709            |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_713       |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_744       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln556_1_fu_964      |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_1_fu_990      |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_1_fu_1064     |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_1_fu_1210     |    0    |    0    |    0    |    0    |
|          |    sext_ln581_1cast_fu_1214    |    0    |    0    |    0    |    0    |
|          |       trunc_ln31_fu_1247       |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_2_fu_1279     |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_2_fu_1357     |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_2_fu_1393     |    0    |    0    |    0    |    0    |
|          |    sext_ln581_2cast_fu_1413    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       p_Result_35_fu_370       |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_510         |    0    |    0    |    0    |    0    |
|          |       p_Result_37_fu_660       |    0    |    0    |    0    |    0    |
|          |          tmp_17_fu_781         |    0    |    0    |    0    |    0    |
| bitselect|        p_Result_4_fu_795       |    0    |    0    |    0    |    0    |
|          |          tmp_18_fu_894         |    0    |    0    |    0    |    0    |
|          |       p_Result_40_fu_968       |    0    |    0    |    0    |    0    |
|          |         tmp_21_fu_1090         |    0    |    0    |    0    |    0    |
|          |         tmp_22_fu_1257         |    0    |    0    |    0    |    0    |
|          |         tmp_24_fu_1397         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        exp_tmp_V_fu_378        |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_480         |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_683       |    0    |    0    |    0    |    0    |
|          |          tmp_16_fu_728         |    0    |    0    |    0    |    0    |
|          |           m_5_fu_884           |    0    |    0    |    0    |    0    |
|partselect|       exp_tmp_V_1_fu_976       |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_1074         |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_2_fu_1265      |    0    |    0    |    0    |    0    |
|          |         tmp_23_fu_1367         |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_fu_1565       |    0    |    0    |    0    |    0    |
|          |      trunc_ln708_1_fu_1589     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_4_fu_396          |    0    |    0    |    0    |    0    |
|          |       p_Result_38_fu_693       |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_814          |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_6_fu_923          |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_994          |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_1283         |    0    |    0    |    0    |    0    |
|          |          lhs_V_fu_1552         |    0    |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1576        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sext_ln581_fu_460       |    0    |    0    |    0    |    0    |
|          |       sext_ln1118_fu_652       |    0    |    0    |    0    |    0    |
|          |        sext_ln888_fu_679       |    0    |    0    |    0    |    0    |
|          |      sext_ln581_1_fu_1198      |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln581_2_fu_1347      |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_1539     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_1543     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_4_fu_1546     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1549     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_39_fu_930       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   110   |   6.04  |   3049  |   8251  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |    -   |
|fourth_order_double_5|    -   |   52   |   208  |    -   |
|fourth_order_double_6|    -   |   44   |   176  |    -   |
|fourth_order_double_7|    -   |   33   |   132  |    -   |
|fourth_order_double_s|    -   |   25   |   100  |    -   |
| ref_4oPi_table_256_V|    8   |    0   |    0   |    -   |
|     temp_imag_V     |    1   |    0   |    0   |    0   |
|     temp_real_V     |    1   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   10   |   213  |   852  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln603_1_reg_1774    |    1   |
|         i_1_reg_281         |    9   |
|         i_2_reg_1657        |    9   |
|          i_reg_1832         |    9   |
|      icmp_ln18_reg_1653     |    1   |
|      icmp_ln27_reg_1677     |    1   |
|     icmp_ln885_reg_1706     |    1   |
|         j_0_reg_269         |    9   |
|          j_reg_1681         |    9   |
|          l_reg_1724         |   32   |
|         m_5_reg_1734        |   63   |
|       man_V_5_reg_1759      |   54   |
|    mul_ln1192_3_reg_1824    |   28   |
|     mul_ln1192_reg_1819     |   28   |
|     or_ln603_3_reg_1779     |    1   |
|     or_ln603_5_reg_1789     |    1   |
|     p_Result_37_reg_1711    |    1   |
|           reg_320           |   64   |
|         s_V_reg_1804        |   16   |
|sample_imag_V_addr_1_reg_1754|    8   |
| sample_imag_V_load_reg_1799 |   16   |
|sample_real_V_addr_1_reg_1749|    8   |
| sample_real_V_load_reg_1794 |   16   |
|   select_ln603_5_reg_1784   |   16   |
|    select_ln885_reg_1744    |   64   |
|    sext_ln1118_2_reg_1809   |   28   |
|    sext_ln1118_4_reg_1814   |   28   |
|     sext_ln888_reg_1716     |   48   |
|      sh_amt_1_reg_1764      |   12   |
| temp_imag_V_addr_1_reg_1848 |    8   |
|  temp_imag_V_addr_reg_1667  |    8   |
| temp_real_V_addr_1_reg_1843 |    8   |
|  temp_real_V_addr_reg_1662  |    8   |
|       tmp_18_reg_1739       |    1   |
|       tmp_V_2_reg_258       |    9   |
|         tmp_reg_1691        |   64   |
|    trunc_ln583_1_reg_1769   |   16   |
|     trunc_ln893_reg_1729    |   11   |
|      v_assign_reg_1696      |   64   |
|         w_V_reg_1701        |   16   |
|     zext_ln1118_reg_1672    |   24   |
|      zext_ln27_reg_1686     |   32   |
|      zext_ln42_reg_1837     |   64   |
+-----------------------------+--------+
|            Total            |   914  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_180       |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_180       |  p1  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_193       |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_193       |  p1  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_207       |  p0  |   3  |   8  |   24   ||    15   |
|        grp_access_fu_220       |  p0  |   3  |   8  |   24   ||    15   |
|           j_0_reg_269          |  p0  |   2  |   9  |   18   ||    9    |
| grp_sin_or_cos_double_s_fu_292 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_292 |  p2  |   2  |   1  |    2   |
|           grp_fu_317           |  p0  |   2  |   9  |   18   ||    9    |
|           grp_fu_1639          |  p0  |   2  |  16  |   32   ||    9    |
|           grp_fu_1646          |  p0  |   2  |  16  |   32   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   406  || 11.6385 ||   135   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   110  |    6   |  3049  |  8251  |    -   |
|   Memory  |   10   |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   135  |    -   |
|  Register |    -   |    -   |    -   |   914  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   110  |   17   |  4176  |  9238  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
