{
  "design": {
    "design_info": {
      "boundary_crc": "0xE2E88357B4B4D87E",
      "device": "xc7z007sclg400-1",
      "name": "Bounce_Timer",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "rst_clk_100MHz_100M": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "ssd_dec_0": "",
      "ssd_mux_0": "",
      "HZ_Counter_0": "",
      "BINARY_TO_BCD_0": "",
      "Bounce_Counter_FSM_0": ""
    },
    "ports": {
      "o_Cathodes_0": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "o_Anodes_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "i_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Bounce_Timer_i_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "i_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "i_Signal": {
        "direction": "I"
      }
    },
    "components": {
      "rst_clk_100MHz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Bounce_Timer_rst_clk_100MHz_100M_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Bounce_Timer_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Bounce_Timer_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Bounce_Timer_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Bounce_Timer_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "ssd_dec_0": {
        "vlnv": "xilinx.com:module_ref:ssd_dec:1.0",
        "xci_name": "Bounce_Timer_ssd_dec_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ssd_dec",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_Num": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o_Cathodes": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "ssd_mux_0": {
        "vlnv": "xilinx.com:module_ref:ssd_mux:1.0",
        "xci_name": "Bounce_Timer_ssd_mux_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ssd_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I"
          },
          "i_Digit_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_Digit_4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o_Out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_Anodes": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "HZ_Counter_0": {
        "vlnv": "xilinx.com:module_ref:HZ_Counter:1.0",
        "xci_name": "Bounce_Timer_HZ_Counter_0_0",
        "parameters": {
          "c_NUM": {
            "value": "50000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HZ_Counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_RST",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "Bounce_Timer_i_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "i_RST": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "o_Out": {
            "direction": "O"
          }
        }
      },
      "BINARY_TO_BCD_0": {
        "vlnv": "xilinx.com:module_ref:BINARY_TO_BCD:1.0",
        "xci_name": "Bounce_Timer_BINARY_TO_BCD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BINARY_TO_BCD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clock": {
            "type": "clk",
            "direction": "I"
          },
          "i_Binary": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "i_Start": {
            "direction": "I"
          },
          "o_BCD": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Bounce_Counter_FSM_0": {
        "vlnv": "xilinx.com:module_ref:Bounce_Counter_FSM:1.0",
        "xci_name": "Bounce_Timer_Bounce_Counter_FSM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Bounce_Counter_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_RST": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "i_100MHZCLK": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "Bounce_Timer_i_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "i_Signal": {
            "direction": "I"
          },
          "o_DATA": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "o_CEN": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ssd_mux_0_o_Out": {
        "ports": [
          "ssd_mux_0/o_Out",
          "ssd_dec_0/i_Num"
        ]
      },
      "HZ_Counter_0_o_Out": {
        "ports": [
          "HZ_Counter_0/o_Out",
          "ssd_dec_0/i_CLK",
          "ssd_mux_0/i_CLK",
          "BINARY_TO_BCD_0/i_Clock"
        ]
      },
      "ssd_dec_0_o_Cathodes": {
        "ports": [
          "ssd_dec_0/o_Cathodes",
          "o_Cathodes_0"
        ]
      },
      "ssd_mux_0_o_Anodes": {
        "ports": [
          "ssd_mux_0/o_Anodes",
          "o_Anodes_0"
        ]
      },
      "i_CLK": {
        "ports": [
          "i_CLK",
          "rst_clk_100MHz_100M/slowest_sync_clk",
          "HZ_Counter_0/i_CLK",
          "Bounce_Counter_FSM_0/i_100MHZCLK"
        ]
      },
      "rst_clk_100MHz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_100MHz_100M/peripheral_aresetn",
          "HZ_Counter_0/i_RST",
          "Bounce_Counter_FSM_0/i_RST"
        ]
      },
      "i_RST": {
        "ports": [
          "i_RST",
          "rst_clk_100MHz_100M/ext_reset_in"
        ]
      },
      "i_Signal_0_1": {
        "ports": [
          "i_Signal",
          "Bounce_Counter_FSM_0/i_Signal"
        ]
      },
      "Bounce_Counter_FSM_0_o_CEN": {
        "ports": [
          "Bounce_Counter_FSM_0/o_CEN",
          "BINARY_TO_BCD_0/i_Start"
        ]
      },
      "Bounce_Counter_FSM_0_o_DATA": {
        "ports": [
          "Bounce_Counter_FSM_0/o_DATA",
          "BINARY_TO_BCD_0/i_Binary"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "ssd_mux_0/i_Digit_1"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "ssd_mux_0/i_Digit_2"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "ssd_mux_0/i_Digit_4"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "ssd_mux_0/i_Digit_3"
        ]
      },
      "BINARY_TO_BCD_0_o_BCD": {
        "ports": [
          "BINARY_TO_BCD_0/o_BCD",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_1/Din",
          "xlslice_0/Din"
        ]
      }
    }
  }
}