Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/Projects/UART/qsys/ --output-directory=D:/Altera/Projects/UART/qsys/qsys/ --report-file=bsf:D:/Altera/Projects/UART/qsys/UART_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/UART/qsys/UART_qsys.qsys
Progress: Loading qsys/UART_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding UART_TTL_0 [UART_TTL 1.1]
Warning: UART_TTL_0: Used UART_TTL 1.2 (instead of 1.1)
Progress: Parameterizing module UART_TTL_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/UART/qsys/ --output-directory=D:/Altera/Projects/UART/qsys/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/UART/qsys/UART_qsys.sopcinfo --report-file=html:D:/Altera/Projects/UART/qsys/UART_qsys.html --report-file=qip:D:/Altera/Projects/UART/qsys/qsys/synthesis/UART_qsys.qip --report-file=cmp:D:/Altera/Projects/UART/qsys/UART_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/UART/qsys/UART_qsys.qsys --language=VHDL
Progress: Loading qsys/UART_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding UART_TTL_0 [UART_TTL 1.1]
Warning: UART_TTL_0: Used UART_TTL 1.2 (instead of 1.1)
Progress: Parameterizing module UART_TTL_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_qsys: Generating UART_qsys "UART_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: merlin_domain_transform: After transform: 9 modules, 29 connections
Info: merlin_router_transform: After transform: 11 modules, 35 connections
Info: merlin_burst_transform: After transform: 12 modules, 38 connections
Info: reset_adaptation_transform: After transform: 13 modules, 40 connections
Info: merlin_network_to_switch_transform: After transform: 16 modules, 46 connections
Info: merlin_width_transform: After transform: 18 modules, 52 connections
Info: merlin_mm_transform: After transform: 18 modules, 52 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master_0: "UART_qsys" instantiated altera_jtag_avalon_master "master_0"
Info: UART_TTL_0: "UART_qsys" instantiated UART_TTL "UART_TTL_0"
Info: master_0_master_translator: "UART_qsys" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: UART_TTL_0_avmm_translator: "UART_qsys" instantiated altera_merlin_slave_translator "UART_TTL_0_avmm_translator"
Info: master_0_master_translator_avalon_universal_master_0_agent: "UART_qsys" instantiated altera_merlin_master_agent "master_0_master_translator_avalon_universal_master_0_agent"
Info: UART_TTL_0_avmm_translator_avalon_universal_slave_0_agent: "UART_qsys" instantiated altera_merlin_slave_agent "UART_TTL_0_avmm_translator_avalon_universal_slave_0_agent"
Info: UART_TTL_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo: "UART_qsys" instantiated altera_avalon_sc_fifo "UART_TTL_0_avmm_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "UART_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "UART_qsys" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "UART_qsys" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "UART_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "UART_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: width_adapter: "UART_qsys" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Altera/Projects/UART/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: UART_qsys: Done UART_qsys" with 21 modules, 53 files, 865895 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
