=====
SETUP
1.041
13.130
14.171
u_v9958/u_video_out/ff_v_en_s0
6.103
6.335
u_v9958/u_video_out/w_video_b_2_s0
8.555
8.926
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
9.863
10.325
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
10.327
10.780
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
11.428
11.799
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
11.953
12.406
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
12.560
13.130
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
13.130
=====
SETUP
1.150
16.558
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
12.943
12.979
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
12.979
13.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.014
13.484
u_v9958/u_timing_control/u_screen_mode/n763_s14
13.897
14.268
u_v9958/u_timing_control/u_screen_mode/n763_s9
14.665
15.220
u_v9958/u_timing_control/u_screen_mode/n763_s4
15.633
16.095
u_v9958/u_timing_control/u_screen_mode/n763_s1
16.096
16.558
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.558
=====
SETUP
1.422
16.286
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.943
12.979
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.979
13.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.014
13.484
u_v9958/u_timing_control/u_screen_mode/n764_s12
13.897
14.467
u_v9958/u_timing_control/u_screen_mode/n764_s8
14.468
14.930
u_v9958/u_timing_control/u_screen_mode/n764_s4
15.103
15.565
u_v9958/u_timing_control/u_screen_mode/n764_s1
15.737
16.286
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.286
=====
SETUP
1.772
15.937
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
12.943
13.413
u_v9958/u_timing_control/u_screen_mode/n765_s7
13.827
14.289
u_v9958/u_timing_control/u_screen_mode/n765_s6
14.290
14.752
u_v9958/u_timing_control/u_screen_mode/n765_s4
14.753
15.302
u_v9958/u_timing_control/u_screen_mode/n765_s1
15.475
15.937
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
15.937
=====
SETUP
1.795
15.913
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.943
12.979
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.979
13.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.014
13.049
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.049
13.084
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.084
13.119
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.119
13.155
u_v9958/u_timing_control/u_screen_mode/n760_s5
14.038
14.555
u_v9958/u_timing_control/u_screen_mode/n760_s4
14.802
15.173
u_v9958/u_timing_control/u_screen_mode/n760_s1
15.343
15.913
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
15.913
=====
SETUP
1.839
15.835
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.172
14.689
u_v9958/u_vram_interface/w_rdata8_2_s5
14.689
14.792
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
15.835
=====
SETUP
1.884
15.790
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.222
14.739
u_v9958/u_vram_interface/w_rdata8_1_s5
14.739
14.842
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_1_s0
15.790
=====
SETUP
1.884
15.790
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.222
14.739
u_v9958/u_vram_interface/w_rdata8_1_s5
14.739
14.842
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.790
=====
SETUP
1.908
9.943
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_30_s0
9.943
=====
SETUP
1.908
9.943
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_31_s0
9.943
=====
SETUP
1.985
15.723
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
12.943
12.979
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
12.979
13.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.014
13.049
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.049
13.519
u_v9958/u_timing_control/u_screen_mode/n762_s5
13.689
14.259
u_v9958/u_timing_control/u_screen_mode/n762_s4
14.432
15.002
u_v9958/u_timing_control/u_screen_mode/n762_s1
15.174
15.723
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
15.723
=====
SETUP
2.001
15.673
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.030
14.547
u_v9958/u_vram_interface/w_rdata8_3_s5
14.547
14.650
u_v9958/u_vram_interface/ff_cpu_vram_rdata_3_s0
15.673
=====
SETUP
2.042
15.632
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.200
14.755
u_v9958/u_vram_interface/w_rdata8_0_s5
14.755
14.858
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
15.632
=====
SETUP
2.042
15.632
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.200
14.755
u_v9958/u_vram_interface/w_rdata8_0_s5
14.755
14.858
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
15.632
=====
SETUP
2.065
15.644
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.156
7.726
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.726
7.762
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.762
7.797
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
7.797
8.267
u_v9958/u_timing_control/u_screen_mode/n308_s
9.221
9.791
u_v9958/u_timing_control/u_screen_mode/n307_s
9.791
10.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.309
11.680
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.680
12.150
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.572
12.943
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
12.943
12.979
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
12.979
13.014
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.014
13.049
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.049
13.084
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
13.084
13.554
u_v9958/u_timing_control/u_screen_mode/n761_s5
13.967
14.338
u_v9958/u_timing_control/u_screen_mode/n761_s4
14.343
14.860
u_v9958/u_timing_control/u_screen_mode/n761_s1
15.273
15.644
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
15.644
=====
SETUP
2.069
15.604
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.162
14.717
u_v9958/u_vram_interface/w_rdata8_5_s5
14.717
14.820
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.604
=====
SETUP
2.081
9.770
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_16_s0
9.770
=====
SETUP
2.081
9.770
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_17_s0
9.770
=====
SETUP
2.098
15.576
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.172
14.689
u_v9958/u_vram_interface/w_rdata8_2_s5
14.689
14.792
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_2_s0
15.576
=====
SETUP
2.116
9.735
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_18_s0
9.735
=====
SETUP
2.116
9.735
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s3
7.019
7.481
u_sdram/n744_s2
7.482
8.052
u_sdram/ff_sdr_read_data_19_s0
9.735
=====
SETUP
2.136
15.538
17.674
u_sdram/ff_sdr_read_data_6_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.100
14.655
u_v9958/u_vram_interface/w_rdata8_6_s5
14.655
14.758
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.538
=====
SETUP
2.143
15.530
17.674
u_sdram/ff_sdr_read_data_31_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s7
14.190
14.643
u_v9958/u_vram_interface/w_rdata8_7_s5
14.643
14.746
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
15.530
=====
SETUP
2.157
15.517
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.030
14.547
u_v9958/u_vram_interface/w_rdata8_3_s5
14.547
14.650
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_3_s0
15.517
=====
SETUP
2.181
15.493
17.674
u_sdram/ff_sdr_read_data_12_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.035
14.590
u_v9958/u_vram_interface/w_rdata8_4_s5
14.590
14.693
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_4_s0
15.493
=====
HOLD
0.080
5.673
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.206
5.799
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.799
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.810
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.810
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.318
5.673
5.354
u_v9958/u_color_palette/ff_display_color_oe_s0
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0
5.673
=====
HOLD
0.318
5.673
5.354
u_v9958/u_color_palette/ff_display_color_oe_s0
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0
5.673
=====
HOLD
0.318
5.673
5.354
u_v9958/u_color_palette/ff_display_color_oe_s0
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0
5.673
=====
HOLD
0.318
5.673
5.354
u_v9958/u_color_palette/ff_display_color_oe_s0
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0
5.673
=====
HOLD
0.322
5.676
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_4_s0
5.676
=====
HOLD
0.322
5.676
5.354
u_v9958/u_video_out/ff_active_s0
5.343
5.545
u_v9958/u_video_out/ff_numerator_5_s0
5.676
=====
HOLD
0.322
5.676
5.354
u_msx_slot/ff_initial_busy_s0
5.343
5.545
u_msx_slot/ff_iorq_wr_s0
5.676
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.918
