// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher_2(
  input        clock,
  input        reset,
  input        in_0_valid,
  input  [7:0] in_0_bits_value_0,
  input  [7:0] in_0_bits_value_1,
  input  [7:0] in_0_bits_value_2,
  input  [7:0] in_0_bits_value_3,
  input  [7:0] in_0_bits_value_4,
  input  [7:0] in_0_bits_value_5,
  input  [7:0] in_0_bits_value_6,
  input  [7:0] in_0_bits_value_7,
  input  [7:0] in_0_bits_value_8,
  input  [7:0] in_0_bits_value_9,
  input  [7:0] in_0_bits_value_10,
  input  [7:0] in_0_bits_value_11,
  input  [7:0] in_0_bits_value_12,
  input  [7:0] in_0_bits_value_13,
  input  [7:0] in_0_bits_value_14,
  input  [7:0] in_0_bits_value_15,
  input  [7:0] in_0_bits_value_16,
  input  [7:0] in_0_bits_value_17,
  input  [7:0] in_0_bits_value_18,
  input  [7:0] in_0_bits_value_19,
  input  [7:0] in_0_bits_value_20,
  input  [7:0] in_0_bits_value_21,
  input  [7:0] in_0_bits_value_22,
  input  [7:0] in_0_bits_value_23,
  input  [7:0] in_0_bits_value_24,
  input  [7:0] in_0_bits_value_25,
  input  [7:0] in_0_bits_value_26,
  input  [7:0] in_0_bits_value_27,
  input  [7:0] in_0_bits_value_28,
  input  [7:0] in_0_bits_value_29,
  input  [7:0] in_0_bits_value_30,
  input  [7:0] in_0_bits_value_31,
  input  [7:0] in_0_bits_coreid,
  input        should_tick,
  output       out_0_valid,
  output [7:0] out_0_bits_value_0,
  output [7:0] out_0_bits_value_1,
  output [7:0] out_0_bits_value_2,
  output [7:0] out_0_bits_value_3,
  output [7:0] out_0_bits_value_4,
  output [7:0] out_0_bits_value_5,
  output [7:0] out_0_bits_value_6,
  output [7:0] out_0_bits_value_7,
  output [7:0] out_0_bits_value_8,
  output [7:0] out_0_bits_value_9,
  output [7:0] out_0_bits_value_10,
  output [7:0] out_0_bits_value_11,
  output [7:0] out_0_bits_value_12,
  output [7:0] out_0_bits_value_13,
  output [7:0] out_0_bits_value_14,
  output [7:0] out_0_bits_value_15,
  output [7:0] out_0_bits_value_16,
  output [7:0] out_0_bits_value_17,
  output [7:0] out_0_bits_value_18,
  output [7:0] out_0_bits_value_19,
  output [7:0] out_0_bits_value_20,
  output [7:0] out_0_bits_value_21,
  output [7:0] out_0_bits_value_22,
  output [7:0] out_0_bits_value_23,
  output [7:0] out_0_bits_value_24,
  output [7:0] out_0_bits_value_25,
  output [7:0] out_0_bits_value_26,
  output [7:0] out_0_bits_value_27,
  output [7:0] out_0_bits_value_28,
  output [7:0] out_0_bits_value_29,
  output [7:0] out_0_bits_value_30,
  output [7:0] out_0_bits_value_31,
  output [7:0] out_0_bits_coreid
);

  reg       state_0_valid;
  reg [7:0] state_0_bits_value_0;
  reg [7:0] state_0_bits_value_1;
  reg [7:0] state_0_bits_value_2;
  reg [7:0] state_0_bits_value_3;
  reg [7:0] state_0_bits_value_4;
  reg [7:0] state_0_bits_value_5;
  reg [7:0] state_0_bits_value_6;
  reg [7:0] state_0_bits_value_7;
  reg [7:0] state_0_bits_value_8;
  reg [7:0] state_0_bits_value_9;
  reg [7:0] state_0_bits_value_10;
  reg [7:0] state_0_bits_value_11;
  reg [7:0] state_0_bits_value_12;
  reg [7:0] state_0_bits_value_13;
  reg [7:0] state_0_bits_value_14;
  reg [7:0] state_0_bits_value_15;
  reg [7:0] state_0_bits_value_16;
  reg [7:0] state_0_bits_value_17;
  reg [7:0] state_0_bits_value_18;
  reg [7:0] state_0_bits_value_19;
  reg [7:0] state_0_bits_value_20;
  reg [7:0] state_0_bits_value_21;
  reg [7:0] state_0_bits_value_22;
  reg [7:0] state_0_bits_value_23;
  reg [7:0] state_0_bits_value_24;
  reg [7:0] state_0_bits_value_25;
  reg [7:0] state_0_bits_value_26;
  reg [7:0] state_0_bits_value_27;
  reg [7:0] state_0_bits_value_28;
  reg [7:0] state_0_bits_value_29;
  reg [7:0] state_0_bits_value_30;
  reg [7:0] state_0_bits_value_31;
  reg [7:0] state_0_bits_coreid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_value_0 <= 8'h0;
      state_0_bits_value_1 <= 8'h0;
      state_0_bits_value_2 <= 8'h0;
      state_0_bits_value_3 <= 8'h0;
      state_0_bits_value_4 <= 8'h0;
      state_0_bits_value_5 <= 8'h0;
      state_0_bits_value_6 <= 8'h0;
      state_0_bits_value_7 <= 8'h0;
      state_0_bits_value_8 <= 8'h0;
      state_0_bits_value_9 <= 8'h0;
      state_0_bits_value_10 <= 8'h0;
      state_0_bits_value_11 <= 8'h0;
      state_0_bits_value_12 <= 8'h0;
      state_0_bits_value_13 <= 8'h0;
      state_0_bits_value_14 <= 8'h0;
      state_0_bits_value_15 <= 8'h0;
      state_0_bits_value_16 <= 8'h0;
      state_0_bits_value_17 <= 8'h0;
      state_0_bits_value_18 <= 8'h0;
      state_0_bits_value_19 <= 8'h0;
      state_0_bits_value_20 <= 8'h0;
      state_0_bits_value_21 <= 8'h0;
      state_0_bits_value_22 <= 8'h0;
      state_0_bits_value_23 <= 8'h0;
      state_0_bits_value_24 <= 8'h0;
      state_0_bits_value_25 <= 8'h0;
      state_0_bits_value_26 <= 8'h0;
      state_0_bits_value_27 <= 8'h0;
      state_0_bits_value_28 <= 8'h0;
      state_0_bits_value_29 <= 8'h0;
      state_0_bits_value_30 <= 8'h0;
      state_0_bits_value_31 <= 8'h0;
      state_0_bits_coreid <= 8'h0;
    end
    else if (should_tick | in_0_valid) begin
      state_0_valid <= in_0_valid;
      state_0_bits_value_0 <= in_0_bits_value_0;
      state_0_bits_value_1 <= in_0_bits_value_1;
      state_0_bits_value_2 <= in_0_bits_value_2;
      state_0_bits_value_3 <= in_0_bits_value_3;
      state_0_bits_value_4 <= in_0_bits_value_4;
      state_0_bits_value_5 <= in_0_bits_value_5;
      state_0_bits_value_6 <= in_0_bits_value_6;
      state_0_bits_value_7 <= in_0_bits_value_7;
      state_0_bits_value_8 <= in_0_bits_value_8;
      state_0_bits_value_9 <= in_0_bits_value_9;
      state_0_bits_value_10 <= in_0_bits_value_10;
      state_0_bits_value_11 <= in_0_bits_value_11;
      state_0_bits_value_12 <= in_0_bits_value_12;
      state_0_bits_value_13 <= in_0_bits_value_13;
      state_0_bits_value_14 <= in_0_bits_value_14;
      state_0_bits_value_15 <= in_0_bits_value_15;
      state_0_bits_value_16 <= in_0_bits_value_16;
      state_0_bits_value_17 <= in_0_bits_value_17;
      state_0_bits_value_18 <= in_0_bits_value_18;
      state_0_bits_value_19 <= in_0_bits_value_19;
      state_0_bits_value_20 <= in_0_bits_value_20;
      state_0_bits_value_21 <= in_0_bits_value_21;
      state_0_bits_value_22 <= in_0_bits_value_22;
      state_0_bits_value_23 <= in_0_bits_value_23;
      state_0_bits_value_24 <= in_0_bits_value_24;
      state_0_bits_value_25 <= in_0_bits_value_25;
      state_0_bits_value_26 <= in_0_bits_value_26;
      state_0_bits_value_27 <= in_0_bits_value_27;
      state_0_bits_value_28 <= in_0_bits_value_28;
      state_0_bits_value_29 <= in_0_bits_value_29;
      state_0_bits_value_30 <= in_0_bits_value_30;
      state_0_bits_value_31 <= in_0_bits_value_31;
      state_0_bits_coreid <= in_0_bits_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state_0_valid = _RANDOM[4'h0][0];
        state_0_bits_value_0 = _RANDOM[4'h0][8:1];
        state_0_bits_value_1 = _RANDOM[4'h0][16:9];
        state_0_bits_value_2 = _RANDOM[4'h0][24:17];
        state_0_bits_value_3 = {_RANDOM[4'h0][31:25], _RANDOM[4'h1][0]};
        state_0_bits_value_4 = _RANDOM[4'h1][8:1];
        state_0_bits_value_5 = _RANDOM[4'h1][16:9];
        state_0_bits_value_6 = _RANDOM[4'h1][24:17];
        state_0_bits_value_7 = {_RANDOM[4'h1][31:25], _RANDOM[4'h2][0]};
        state_0_bits_value_8 = _RANDOM[4'h2][8:1];
        state_0_bits_value_9 = _RANDOM[4'h2][16:9];
        state_0_bits_value_10 = _RANDOM[4'h2][24:17];
        state_0_bits_value_11 = {_RANDOM[4'h2][31:25], _RANDOM[4'h3][0]};
        state_0_bits_value_12 = _RANDOM[4'h3][8:1];
        state_0_bits_value_13 = _RANDOM[4'h3][16:9];
        state_0_bits_value_14 = _RANDOM[4'h3][24:17];
        state_0_bits_value_15 = {_RANDOM[4'h3][31:25], _RANDOM[4'h4][0]};
        state_0_bits_value_16 = _RANDOM[4'h4][8:1];
        state_0_bits_value_17 = _RANDOM[4'h4][16:9];
        state_0_bits_value_18 = _RANDOM[4'h4][24:17];
        state_0_bits_value_19 = {_RANDOM[4'h4][31:25], _RANDOM[4'h5][0]};
        state_0_bits_value_20 = _RANDOM[4'h5][8:1];
        state_0_bits_value_21 = _RANDOM[4'h5][16:9];
        state_0_bits_value_22 = _RANDOM[4'h5][24:17];
        state_0_bits_value_23 = {_RANDOM[4'h5][31:25], _RANDOM[4'h6][0]};
        state_0_bits_value_24 = _RANDOM[4'h6][8:1];
        state_0_bits_value_25 = _RANDOM[4'h6][16:9];
        state_0_bits_value_26 = _RANDOM[4'h6][24:17];
        state_0_bits_value_27 = {_RANDOM[4'h6][31:25], _RANDOM[4'h7][0]};
        state_0_bits_value_28 = _RANDOM[4'h7][8:1];
        state_0_bits_value_29 = _RANDOM[4'h7][16:9];
        state_0_bits_value_30 = _RANDOM[4'h7][24:17];
        state_0_bits_value_31 = {_RANDOM[4'h7][31:25], _RANDOM[4'h8][0]};
        state_0_bits_coreid = _RANDOM[4'h8][8:1];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_value_0 = should_tick ? state_0_bits_value_0 : 8'h0;
  assign out_0_bits_value_1 = should_tick ? state_0_bits_value_1 : 8'h0;
  assign out_0_bits_value_2 = should_tick ? state_0_bits_value_2 : 8'h0;
  assign out_0_bits_value_3 = should_tick ? state_0_bits_value_3 : 8'h0;
  assign out_0_bits_value_4 = should_tick ? state_0_bits_value_4 : 8'h0;
  assign out_0_bits_value_5 = should_tick ? state_0_bits_value_5 : 8'h0;
  assign out_0_bits_value_6 = should_tick ? state_0_bits_value_6 : 8'h0;
  assign out_0_bits_value_7 = should_tick ? state_0_bits_value_7 : 8'h0;
  assign out_0_bits_value_8 = should_tick ? state_0_bits_value_8 : 8'h0;
  assign out_0_bits_value_9 = should_tick ? state_0_bits_value_9 : 8'h0;
  assign out_0_bits_value_10 = should_tick ? state_0_bits_value_10 : 8'h0;
  assign out_0_bits_value_11 = should_tick ? state_0_bits_value_11 : 8'h0;
  assign out_0_bits_value_12 = should_tick ? state_0_bits_value_12 : 8'h0;
  assign out_0_bits_value_13 = should_tick ? state_0_bits_value_13 : 8'h0;
  assign out_0_bits_value_14 = should_tick ? state_0_bits_value_14 : 8'h0;
  assign out_0_bits_value_15 = should_tick ? state_0_bits_value_15 : 8'h0;
  assign out_0_bits_value_16 = should_tick ? state_0_bits_value_16 : 8'h0;
  assign out_0_bits_value_17 = should_tick ? state_0_bits_value_17 : 8'h0;
  assign out_0_bits_value_18 = should_tick ? state_0_bits_value_18 : 8'h0;
  assign out_0_bits_value_19 = should_tick ? state_0_bits_value_19 : 8'h0;
  assign out_0_bits_value_20 = should_tick ? state_0_bits_value_20 : 8'h0;
  assign out_0_bits_value_21 = should_tick ? state_0_bits_value_21 : 8'h0;
  assign out_0_bits_value_22 = should_tick ? state_0_bits_value_22 : 8'h0;
  assign out_0_bits_value_23 = should_tick ? state_0_bits_value_23 : 8'h0;
  assign out_0_bits_value_24 = should_tick ? state_0_bits_value_24 : 8'h0;
  assign out_0_bits_value_25 = should_tick ? state_0_bits_value_25 : 8'h0;
  assign out_0_bits_value_26 = should_tick ? state_0_bits_value_26 : 8'h0;
  assign out_0_bits_value_27 = should_tick ? state_0_bits_value_27 : 8'h0;
  assign out_0_bits_value_28 = should_tick ? state_0_bits_value_28 : 8'h0;
  assign out_0_bits_value_29 = should_tick ? state_0_bits_value_29 : 8'h0;
  assign out_0_bits_value_30 = should_tick ? state_0_bits_value_30 : 8'h0;
  assign out_0_bits_value_31 = should_tick ? state_0_bits_value_31 : 8'h0;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
endmodule

