

================================================================
== Vitis HLS Report for 'Stream2Mmap'
================================================================
* Date:           Wed May  8 14:03:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Stream2Mmap (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %n" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %stream_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 11 'nbreadreq' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_eq  i64 %n_read, i64 0" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 12 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mmap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mmap"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %stream_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %stream_s"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %stream_peek, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %stream_peek"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mmap_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %n"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mmap_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mmap_offset" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 23 'read' 'mmap_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %stream_peek, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'nbreadreq' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.body.lr.ph, void %for.end" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 25 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mmap_offset_read, i32 2, i32 63" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 26 'partselect' 'trunc_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 27 'sext' 'sext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mmap_addr = getelementptr i32 %mmap, i64 %sext_ln24" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 28 'getelementptr' 'mmap_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %n_read" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 29 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.43ns)   --->   "%empty_15 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mmap_addr, i32 %trunc_ln24" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 30 'writereq' 'empty_15' <Predicate = (!icmp_ln24)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln24 = call void @Stream2Mmap_Pipeline_VITIS_LOOP_24_1, i32 %mmap, i62 %trunc_ln24_1, i64 %n_read, i33 %stream_s" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @Stream2Mmap_Pipeline_VITIS_LOOP_24_1, i32 %mmap, i62 %trunc_ln24_1, i64 %n_read, i33 %stream_s" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 34 [5/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 34 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 35 [4/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 35 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 36 [3/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 36 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 37 [2/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 37 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 38 [1/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 38 'writeresp' 'empty_17' <Predicate = (!icmp_ln24)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.end" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 39 'br' 'br_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 40 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	wire read operation ('n_read', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11) on port 'n' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11) [16]  (0 ns)
	'icmp' operation ('icmp_ln24', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) [20]  (1.06 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	wire read operation ('mmap_offset_read', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11) on port 'mmap_offset' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11) [17]  (0 ns)
	'getelementptr' operation ('mmap_addr', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) [25]  (0 ns)
	bus request operation ('empty_15', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) [27]  (2.43 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_17', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) [30]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_17', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) [30]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_17', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) [30]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_17', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) [30]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_17', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) on port 'mmap' (/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27) [30]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
