Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's1488_bench' from file '../rtl/s1488.v'.
  Done elaborating 's1488_bench'.
Mapping s1488_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      24772    -879  v12_reg/CK --> v12_reg/D
 area_map        23350    -877  v9_reg/CK --> v11_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      23350    -877         0 v9_reg/CK --> v11_reg/D
 incr_delay      23439    -864         0 v12_reg/CK --> v8_reg/D
 incr_delay      23491    -858         0 v11_reg/CK --> v12_reg/D
 incr_delay      24343    -855         0 v12_reg/CK --> v8_reg/D
 incr_delay      24369    -853         0 v11_reg/CK --> v11_reg/D
 incr_delay      24369    -853         0 v11_reg/CK --> v9_reg/D

  Done mapping s1488_bench
  Synthesis succeeded.
  Incrementally optimizing s1488_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      24369    -853         0 v11_reg/CK --> v9_reg/D
 incr_delay      24029    -834         0 v12_reg/CK --> v9_reg/D
 incr_delay      24003    -834         0 v12_reg/CK --> v8_reg/D
 init_drc        24003    -834         0 v12_reg/CK --> v8_reg/D
 init_area       24003    -834         0 v12_reg/CK --> v8_reg/D
 rem_buf         23146    -834         0 v12_reg/CK --> v8_reg/D
 rem_inv         21254    -834         0 v12_reg/CK --> v8_reg/D
 merge_bi        20088    -833         0 v11_reg/CK --> v9_reg/D
 glob_area       20010    -833         0 v11_reg/CK --> v9_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      20010    -833         0 v11_reg/CK --> v9_reg/D
 incr_delay      20015    -833         0 v12_reg/CK --> v12_reg/D
 incr_delay      20020    -832         0 v12_reg/CK --> v11_reg/D
 init_drc        20020    -832         0 v12_reg/CK --> v11_reg/D
 init_area       20020    -832         0 v12_reg/CK --> v11_reg/D
 rem_buf         19947    -832         0 v12_reg/CK --> v11_reg/D
 rem_inv         19790    -832         0 v12_reg/CK --> v11_reg/D
 merge_bi        19665    -832         0 v10_reg/CK --> v11_reg/D
 glob_area       19659    -832         0 v10_reg/CK --> v11_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      19659    -832         0 v10_reg/CK --> v11_reg/D
 init_area       19659    -832         0 v10_reg/CK --> v11_reg/D
 merge_bi        19639    -832         0 v10_reg/CK --> v11_reg/D

  Done mapping s1488_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:07 PM
  Module:                 s1488_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
v10_reg/CK                                     0               0 R
v10_reg/Q           DFFSRX1       2   22.1    63    +113     113 F
g1/A                                                  +0     113  
g1/Y                CLKBUFX3      4   33.5    36     +74     187 F
g2681/A                                               +0     187  
g2681/Y             CLKBUFX2      3   22.0    32     +61     248 F
g2684/A                                               +0     248  
g2684/Y             INVX1         3   20.6    52     +45     294 R
g2342/B                                               +0     294  
g2342/Y             AND2X1        1    8.2    30     +65     359 R
g1984/A                                               +0     359  
g1984/Y             NAND3X1       1    6.2    36     +29     387 F
g1956/B                                               +0     387  
g1956/Y             NAND2X1       1    6.1    33     +32     420 R
g1868/A                                               +0     420  
g1868/Y             OR2X1         1    7.8    27     +57     477 R
g1798/A                                               +0     477  
g1798/Y             NOR2X1        1    9.2    40     +42     519 F
g1777/A0                                              +0     519  
g1777/Y             OAI21X1       1    8.0    57     +46     565 R
g1774/B                                               +0     565  
g1774/Y             NOR2X1        1    7.9    43     +35     599 F
g1765/A0                                              +0     599  
g1765/Y             AOI21X1       1   18.7    87     +69     669 R
v11_reg/D           DFFSRX1                           +0     669  
v11_reg/CK          setup                      0    +164     832 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -832ps (TIMING VIOLATION)
Start-point  : v10_reg/CK
End-point    : v11_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:07 PM
  Module:                 s1488_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          39   1223.157    gsclib 
AOI21X1         61   1913.143    gsclib 
AOI22X1         16    669.088    gsclib 
CLKBUFX1         7    182.952    gsclib 
CLKBUFX2         5    156.815    gsclib 
CLKBUFX3        14    439.082    gsclib 
DFFSRX1          6    972.258    gsclib 
INVX1          118   2467.262    gsclib 
INVX2           45   1176.120    gsclib 
INVX4           13    407.719    gsclib 
MX2X1            2    125.452    gsclib 
NAND2X1         85   2221.560    gsclib 
NAND2X2         18    658.620    gsclib 
NAND3X1         38   1390.420    gsclib 
NAND4X1         12    501.816    gsclib 
NOR2X1          78   2038.608    gsclib 
OAI21X1         42   1756.356    gsclib 
OAI22X1          1     62.726    gsclib 
OAI33X1          2    167.270    gsclib 
OR2X1           33   1034.979    gsclib 
OR4X1            1     73.181    gsclib 
----------------------------------------
total          636  19638.584           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential         6   972.258    5.0 
inverter         176  4051.101   20.6 
buffer            26   778.849    4.0 
logic            428 13836.376   70.5 
--------------------------------------
total            636 19638.584  100.0 

Normal exit.
