// Seed: 1871777835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    input uwire id_0,
    input tri   _id_1,
    input uwire id_2,
    input wor   id_3,
    input wor   id_4,
    input uwire id_5,
    input uwire id_6
);
  wire [~  id_1 : 1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
