// Seed: 1550009573
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_15;
  module_0 modCall_1 ();
  assign id_6 = id_15;
  initial
    if (-1) @(posedge id_1#(.id_4(1), .id_8(id_7)) & id_2 ? -1 : 1'b0) if (1) id_13 <= #1 id_9;
  assign id_12 = id_8;
  id_16(
      .id_0(1), .id_1(id_3)
  );
  wire id_17;
endmodule
