0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-1/2-1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-1/Lab2_111062109_Ripple_Carry_Adder.v,1696571305,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-1/Lab2_111062109_Ripple_Carry_Adder_t.v,,AND;Full_Adder;Majority;OR;Ripple_Carry_Adder;XOR,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-1/Lab2_111062109_Ripple_Carry_Adder_t.v,1696836201,verilog,,,,Ripple_Carry_Adder_v,,,,,,,,
