 ;************************************************************************************
 ;** DESCRIPTION                                                                    **
 ;**    Configuration file for MCF5271 board.                                       **
 ;**                                                                                **
 ;** NOTE - Modified for the ldiocvrt 10/02/08 - rds                                **
 ;** NOTE - Re-Modified for the ldiocvrt - Rev A 12/15/08 - rds                     **
 ;** NOTE - Copied and renamed ldiocvrt - No Changes - Rev B 12/23/08 - rds         **
 ;**                                                                                **
 ;**                                                                                **
 ;**                                                                                **
 ;** HISTORY                                                                        **
 ;**                                                                                **
 ;************************************************************************************


ResetHalt
Delay 200
Stop

; Set VBR to the beginning of what will be SRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x20000000


; Set RAMBAR = 0x20000001
; RAMBAR is an absolute CPU register
; This is the location of the internal 64k of SRAM on the chip
writecontrolreg 0x0C05 0x20000001

; Turn off WCR
writemem.w 0x40140000  0x0000

; 8MB FLASH on CS0 at 0xFF800000

writemem.w 0x40000080   0xFF80		; CSAR0
writemem.l 0x40000084   0x007F0001	; CSMR0
writemem.w 0x4000008A   0x1980		; CSCR0

delay 100

