{"vcs1":{"timestamp_begin":1732252958.951258601, "rt":1.77, "ut":0.48, "st":0.26}}
{"vcselab":{"timestamp_begin":1732252960.805421511, "rt":1.32, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1732252962.199221808, "rt":0.40, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732252958.262624021}
{"VCS_COMP_START_TIME": 1732252958.262624021}
{"VCS_COMP_END_TIME": 1732252964.353463634}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223440}}
