# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "Execute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "ALU" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v $dsn/src/buffers.v $dsn/src/if_stage.v $dsn/src/functional_units.v $dsn/src/wb_stage.v $dsn/src/testbenches.v $dsn/src/mem_stage.v
# Warning: VCP2515 mem_stage.v : (39, 7): Undefined module: data_mem was used. Port connection rules will not be checked at such instantiations.
# Unit top modules: mux2 mux4 reset_sync ID_EX EX_MEM MEM_WB DataMemo WriteBack tb_IF_stage tb_IF_ID tb_Execute tb_Hazard_Unit mem_stage.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/wb_stage.v
# Unit top modules: WriteBack.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/mem_stage.v
# Warning: VCP2590 mem_stage.v : (28, 1): Undefined port MemRead in module DataMemo.
# Warning: VCP2590 mem_stage.v : (29, 1): Undefined port MemWrite in module DataMemo.
# Unit top modules: mem_stage.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/testbenches.v
# Unit top modules: tb_IF_stage tb_IF_ID tb_Execute tb_Hazard_Unit ID_stage_detailed_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "ID_stage" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "control_unit" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "RegisterFile" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "extender" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "pc_control" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "Hazard_Unit" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +w_nets +accb +accr +access +r +m+ID_stage_detailed_tb ID_stage_detailed_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "ID_stage" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "control_unit" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "RegisterFile" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "extender" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "pc_control" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "Hazard_Unit" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 42 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 167 (96.53%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5432 kB (elbread=427 elab2=4868 kernel=136 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\HP\OneDrive\Desktop\architecture\project2\proj\src\wave.asdb
#  11:34 PM, Monday, December 29, 2025
#  Simulation has been initialized
run
# KERNEL: 
# KERNEL: ==============================
# KERNEL:   T1: Normal ADD
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:   T2: EX Forward
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = aaaa0001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  T3: MEM Forward
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = bbbb0002
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:   T4: WB Forward
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = cccc0003
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL: : Load-use Stall
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = aaaa0001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=0 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=1 disable_PC=1 disable_IR=1
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  Load (No Stall)
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  (Unconditional)
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 000a1100
# KERNEL: opcode=0 Rp=0 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  0, Reg[Rp] != 0
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 018a1100
# KERNEL: opcode=0 Rp=6 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL: Rp] = 0 (Killed)
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 010a1100
# KERNEL: opcode=0 Rp=4 Rd=5 Rs=1 Rt=2
# KERNEL: Rpzero_IDEX   = 1
# KERNEL: A_IDEX        = 00000001
# KERNEL: B_IDEX        = 00000007
# KERNEL: IMM_IDEX      = 00000100
# KERNEL: RegWr=0 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 2
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 00000163
# KERNEL: PC_regRs      = 00000001
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL: predicated false
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 59000008
# KERNEL: opcode=11 Rp=4 Rd=0 Rs=0 Rt=0
# KERNEL: Rpzero_IDEX   = 1
# KERNEL: A_IDEX        = 00000000
# KERNEL: B_IDEX        = 00000000
# KERNEL: IMM_IDEX      = 00000008
# KERNEL: RegWr=0 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 0
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 0000006b
# KERNEL: PC_regRs      = 00000000
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  predicated true
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 59800008
# KERNEL: opcode=11 Rp=6 Rd=0 Rs=0 Rt=0
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000000
# KERNEL: B_IDEX        = 00000000
# KERNEL: IMM_IDEX      = 00000008
# KERNEL: RegWr=0 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 0
# KERNEL: PCsrc=01  KILL=1
# KERNEL: PC_offset     = 0000006b
# KERNEL: PC_regRs      = 00000000
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL:  predicated true
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 61800008
# KERNEL: opcode=12 Rp=6 Rd=0 Rs=0 Rt=0
# KERNEL: Rpzero_IDEX   = 0
# KERNEL: A_IDEX        = 00000000
# KERNEL: B_IDEX        = 00000000
# KERNEL: IMM_IDEX      = 00000008
# KERNEL: RegWr=1 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 31
# KERNEL: PCsrc=01  KILL=1
# KERNEL: PC_offset     = 0000006b
# KERNEL: PC_regRs      = 00000000
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# KERNEL: 
# KERNEL: ==============================
# KERNEL: predicated false
# KERNEL: ------------------------------
# KERNEL: PC            = 99
# KERNEL: Instruction   = 61000008
# KERNEL: opcode=12 Rp=4 Rd=0 Rs=0 Rt=0
# KERNEL: Rpzero_IDEX   = 1
# KERNEL: A_IDEX        = 00000000
# KERNEL: B_IDEX        = 00000000
# KERNEL: IMM_IDEX      = 00000008
# KERNEL: RegWr=0 MemWr=0 MemRd=0
# KERNEL: Rd2_IDEX      = 31
# KERNEL: PCsrc=00  KILL=0
# KERNEL: PC_offset     = 0000006b
# KERNEL: PC_regRs      = 00000000
# KERNEL: Stall=0 disable_PC=0 disable_IR=0
# RUNTIME: Info: RUNTIME_0070 testbenches.v (733): $stop called.
# KERNEL: Time: 23 ns,  Iteration: 0,  Instance: /ID_stage_detailed_tb,  Process: @INITIAL#674_1@.
# KERNEL: Stopped at time 23 ns + 0.
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/mem_stage.v
# Unit top modules: mem_stage.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v $dsn/src/buffers.v $dsn/src/if_stage.v $dsn/src/functional_units.v $dsn/src/wb_stage.v $dsn/src/testbenches.v $dsn/src/mem_stage.v $dsn/src/ID_testbench.v
# Unit top modules: mux2 mux4 reset_sync ID_EX EX_MEM MEM_WB WriteBack tb_IF_stage tb_IF_ID tb_Execute tb_Hazard_Unit mem_stage ID_stage_detailed_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/common.v $dsn/src/ex_stage.v $dsn/src/id_stage.v $dsn/src/buffers.v $dsn/src/if_stage.v $dsn/src/functional_units.v $dsn/src/wb_stage.v $dsn/src/testbenches.v $dsn/src/mem_stage.v $dsn/src/ID_testbench.v
# Unit top modules: mux2 mux4 reset_sync ID_EX EX_MEM MEM_WB WriteBack tb_IF_stage tb_IF_ID tb_Execute tb_Hazard_Unit mem_stage ID_stage_detailed_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/mem_stage.v
# Unit top modules: mem_stage.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/wb_stage.v
# Unit top modules: WriteBack.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/ex_stage.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/testbenches.v
# Error: VCP2000 testbenches.v : (193, 4): Syntax error. Unexpected token: <<<[O_LASHIFT].
# Error: VCP2000 testbenches.v : (346, 4): Syntax error. Unexpected token: ===[O_CEQU].
# Error: VCP2000 testbenches.v : (489, 4): Syntax error. Unexpected token: <<<[O_LASHIFT].
# Error: VCP7803 testbenches.v : (593, 18): Duplicated declaration of unit tb_Execute. Use "-err VCP7803 W1" to suppress this error.
# Info: VCP7802 testbenches.v : (195, 18): ... see previous "tb_Execute" declaration.
# Error: VCP2000 testbenches.v : (744, 4): Syntax error. Unexpected token: >>>[O_RASHIFT].
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/testbenches.v
# Unit top modules: tb_IF_stage tb_IF_ID tb_Hazard_Unit DataMemo_tb tb_Execute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/testbenches.v
# Unit top modules: tb_IF_stage tb_IF_ID tb_Hazard_Unit DataMemo_tb tb_Execute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work proj $dsn/src/ex_stage.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
