EESchema Schematic File Version 4
LIBS:Zippy-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7600 3650 1250 1100
U 5D7F3F15
F0 "CPU and Backplane" 50
F1 "cpu-and-backplane.sch" 50
F2 "~RESET" I L 7600 3700 50 
F3 "PHI" I R 8850 3700 50 
F4 "ADDR[0..23]" I R 8850 3850 50 
F5 "DATA[0..7]" I R 8850 3950 50 
F6 "~CS[0..3]" I R 8850 4050 50 
F7 "ZDI_TCK" I L 7600 4600 50 
F8 "ZDI_TDI" I L 7600 4700 50 
F9 "~NMI" I L 7600 3800 50 
F10 "CROWBAR_SCL" I L 7600 4050 50 
F11 "CROWBAR_SDA" I L 7600 3950 50 
$EndSheet
$Sheet
S 3300 2900 1000 600 
U 5D86D88B
F0 "Power Rails" 50
F1 "power-rails.sch" 50
F2 "PWR_OK" I R 4300 2950 50 
F3 "~PS_ON" I R 4300 3050 50 
$EndSheet
$Sheet
S 5350 2900 1250 1200
U 5D99435D
F0 "System Management" 50
F1 "system-management.sch" 50
F2 "~RESET" I R 6600 3700 50 
F3 "PS_ON" I L 5350 3050 50 
F4 "SMC_RXD" I L 5350 3950 50 
F5 "SMC_TXD" I L 5350 4050 50 
F6 "CROWBAR_SDA" I R 6600 3950 50 
F7 "CROWBAR_SCL" I R 6600 4050 50 
F8 "~NMI" I R 6600 3800 50 
F9 "SMC_SDA" I R 6600 2950 50 
F10 "SMC_SCL" I R 6600 3050 50 
F11 "PWR_OK" I L 5350 2950 50 
$EndSheet
Wire Wire Line
	4300 2950 5350 2950
Wire Wire Line
	4300 3050 5350 3050
Wire Wire Line
	4300 3950 5350 3950
Wire Wire Line
	4300 4050 5350 4050
$Sheet
S 3350 3900 950  850 
U 5DA1EBE5
F0 "Serial I/O and Debug" 50
F1 "serial-io.sch" 50
F2 "ZDI_TCK" I R 4300 4600 50 
F3 "ZDI_TDI" I R 4300 4700 50 
F4 "SMC_TXD" I R 4300 4050 50 
F5 "SMC_RXD" I R 4300 3950 50 
$EndSheet
Wire Wire Line
	4300 4600 7600 4600
Wire Wire Line
	4300 4700 7600 4700
Wire Wire Line
	6600 3700 7600 3700
Wire Wire Line
	6600 3800 7600 3800
Wire Wire Line
	6600 3950 7600 3950
Wire Wire Line
	6600 4050 7600 4050
$EndSCHEMATC
