{"top":"global.Mem",
"namespaces":{
  "global":{
    "modules":{
      "Mem":{
        "type":["Record",[
          ["data_out",["Array",16,"Bit"]],
          ["data_in",["Array",16,"BitIn"]],
          ["clk",["Named","coreir.clkIn"]],
          ["cen","BitIn"],
          ["wen","BitIn"],
          ["addr",["Array",9,"BitIn"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_0_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h0"]}
          },
          "mem_inst":{
            "modref":"global.sram_512w_16b"
          },
          "not_inst0":{
            "modref":"corebit.not"
          },
          "not_inst1":{
            "modref":"corebit.not"
          }
        },
        "connections":[
          ["mem_inst.EMAS","bit_const_0_None.out"],
          ["mem_inst.STOV","bit_const_0_None.out"],
          ["mem_inst.BEN","bit_const_1_None.out"],
          ["mem_inst.RET1N","bit_const_1_None.out"],
          ["mem_inst.TEN","bit_const_1_None.out"],
          ["mem_inst.EMAW","const_0_2.out"],
          ["mem_inst.EMA","const_0_3.out"],
          ["self.addr","mem_inst.A"],
          ["not_inst0.out","mem_inst.CEN"],
          ["self.clk","mem_inst.CLK"],
          ["self.data_in","mem_inst.D"],
          ["self.data_out","mem_inst.Q"],
          ["not_inst1.out","mem_inst.WEN"],
          ["self.cen","not_inst0.in"],
          ["self.wen","not_inst1.in"]
        ]
      },
      "sram_512w_16b":{
        "type":["Record",[
          ["Q",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CEN","BitIn"],
          ["WEN","BitIn"],
          ["A",["Array",9,"BitIn"]],
          ["D",["Array",16,"BitIn"]],
          ["EMA",["Array",3,"BitIn"]],
          ["EMAW",["Array",2,"BitIn"]],
          ["EMAS","BitIn"],
          ["TEN","BitIn"],
          ["BEN","BitIn"],
          ["RET1N","BitIn"],
          ["STOV","BitIn"]
        ]],
        "metadata":{"verilog":{"verilog_string":"module sram_512w_16b (Q, CLK, CEN, WEN, A, D, EMA, EMAW, EMAS, TEN, BEN, RET1N, STOV);\n   output reg [15:0] Q;\n   input        CLK;\n   input        CEN;\n   input        WEN;\n   input [8:0]  A;\n   input [15:0] D;\n   \n   input [2:0]  EMA;\n   input [1:0]  EMAW;\n   input        EMAS;\n   input        TEN;\n   input        BEN;\n   input        RET1N;\n   input        STOV;\n   \n   reg [15:0]   data_array [0:511];\n\n   always @(posedge CLK) begin\n\n      // Use all the unused wires (note at least one of them must be nonzero!)\n      if (| {EMA, EMAW, EMAS, TEN, BEN, RET1N, STOV}) begin\n         if (CEN == 1'b0) begin                  // ACTIVE LOW!!\n            Q = data_array[A];\n            if (WEN == 1'b0) data_array[A] = D;  // ACTIVE LOW!!\n         end\n      end\n   end\nendmodule"}}
      }
    }
  }
}
}
