Classic Timing Analyzer report for AlteraDe1_SimpleProcessor
Fri May 01 17:31:06 2020
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                        ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.099 ns                         ; enter                                                                                                       ; CU:controlUnit|state.Input    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.440 ns                         ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; dataOut[6]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.609 ns                        ; enter                                                                                                       ; CU:controlUnit|state.start    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 271.81 MHz ( period = 3.679 ns ) ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[7] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                             ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 271.81 MHz ( period = 3.679 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 283.77 MHz ( period = 3.524 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 333.89 MHz ( period = 2.995 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[6]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 333.89 MHz ( period = 2.995 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[6]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 333.89 MHz ( period = 2.995 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[6]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 333.89 MHz ( period = 2.995 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[6]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 333.89 MHz ( period = 2.995 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[6]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[5]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[5]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[5]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[5]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[5]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 347.71 MHz ( period = 2.876 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 349.16 MHz ( period = 2.864 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[7]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 349.16 MHz ( period = 2.864 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[7]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 349.16 MHz ( period = 2.864 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[7]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 349.16 MHz ( period = 2.864 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[7]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 349.16 MHz ( period = 2.864 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[7]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 375.09 MHz ( period = 2.666 ns )                    ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; CU:controlUnit|state.jz                                                                                     ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; CU:controlUnit|state.jz                                                                                     ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; CU:controlUnit|state.jz                                                                                     ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; CU:controlUnit|state.jz                                                                                     ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 391.54 MHz ( period = 2.554 ns )                    ; CU:controlUnit|state.jz                                                                                     ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 424.63 MHz ( period = 2.355 ns )                    ; CU:controlUnit|state.jpos                                                                                   ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 424.63 MHz ( period = 2.355 ns )                    ; CU:controlUnit|state.jpos                                                                                   ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 424.63 MHz ( period = 2.355 ns )                    ; CU:controlUnit|state.jpos                                                                                   ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 424.63 MHz ( period = 2.355 ns )                    ; CU:controlUnit|state.jpos                                                                                   ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 424.63 MHz ( period = 2.355 ns )                    ; CU:controlUnit|state.jpos                                                                                   ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.186 ns                ;
; N/A                                     ; 440.33 MHz ( period = 2.271 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 440.33 MHz ( period = 2.271 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 440.33 MHz ( period = 2.271 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 440.33 MHz ( period = 2.271 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 440.33 MHz ( period = 2.271 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 453.51 MHz ( period = 2.205 ns )                    ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 453.51 MHz ( period = 2.205 ns )                    ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 453.51 MHz ( period = 2.205 ns )                    ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 453.51 MHz ( period = 2.205 ns )                    ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 453.51 MHz ( period = 2.205 ns )                    ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 465.12 MHz ( period = 2.150 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 466.64 MHz ( period = 2.143 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 467.73 MHz ( period = 2.138 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 468.60 MHz ( period = 2.134 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 469.26 MHz ( period = 2.131 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 471.25 MHz ( period = 2.122 ns )                    ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; 475.96 MHz ( period = 2.101 ns )                    ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 478.70 MHz ( period = 2.089 ns )                    ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.824 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 483.56 MHz ( period = 2.068 ns )                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; DP:dataPath|DFF_reg:PCreg|Q[4]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; 488.04 MHz ( period = 2.049 ns )                    ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; 489.00 MHz ( period = 2.045 ns )                    ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.766 ns                ;
; N/A                                     ; 490.92 MHz ( period = 2.037 ns )                    ; DP:dataPath|DFF_reg:IRreg|Q[4]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; 491.88 MHz ( period = 2.033 ns )                    ; DP:dataPath|DFF_reg:PCreg|Q[1]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.768 ns                ;
; N/A                                     ; 497.51 MHz ( period = 2.010 ns )                    ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.824 ns                ;
; N/A                                     ; 498.26 MHz ( period = 2.007 ns )                    ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.728 ns                ;
; N/A                                     ; 498.75 MHz ( period = 2.005 ns )                    ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:PCreg|Q[3]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:PCreg|Q[2]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 1.693 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.725 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[2]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[3]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.load                                                                                   ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.621 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.529 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg0  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg1  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg2  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg3  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg4  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg5  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg6  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_datain_reg7  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.store                                                                                  ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:IRreg|Q[0]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:IRreg|Q[1]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:IRreg|Q[2]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.fetch                                                                                  ; DP:dataPath|DFF_reg:IRreg|Q[3]                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.Input                                                                                  ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:PCreg|Q[0]                                                                              ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.505 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.570 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.sub                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.560 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.544 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:Areg|Q[0]                                                                               ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:Areg|Q[7]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; DP:dataPath|DFF_reg:Areg|Q[1]                                                                               ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.add                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[4]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.add                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[5]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CU:controlUnit|state.add                                                                                    ; DP:dataPath|DFF_reg:Areg|Q[6]                                                                               ; clock      ; clock    ; None                        ; None                      ; 1.507 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+-----------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                            ; To Clock ;
+-------+--------------+------------+-----------+-------------------------------+----------+
; N/A   ; None         ; 3.099 ns   ; enter     ; CU:controlUnit|state.Input    ; clock    ;
; N/A   ; None         ; 3.069 ns   ; dataIn[2] ; DP:dataPath|DFF_reg:Areg|Q[2] ; clock    ;
; N/A   ; None         ; 3.063 ns   ; dataIn[7] ; DP:dataPath|DFF_reg:Areg|Q[7] ; clock    ;
; N/A   ; None         ; 3.039 ns   ; dataIn[1] ; DP:dataPath|DFF_reg:Areg|Q[1] ; clock    ;
; N/A   ; None         ; 3.027 ns   ; dataIn[3] ; DP:dataPath|DFF_reg:Areg|Q[3] ; clock    ;
; N/A   ; None         ; 2.946 ns   ; dataIn[6] ; DP:dataPath|DFF_reg:Areg|Q[6] ; clock    ;
; N/A   ; None         ; 2.940 ns   ; dataIn[5] ; DP:dataPath|DFF_reg:Areg|Q[5] ; clock    ;
; N/A   ; None         ; 2.933 ns   ; dataIn[4] ; DP:dataPath|DFF_reg:Areg|Q[4] ; clock    ;
; N/A   ; None         ; 2.860 ns   ; dataIn[0] ; DP:dataPath|DFF_reg:Areg|Q[0] ; clock    ;
; N/A   ; None         ; 2.848 ns   ; enter     ; CU:controlUnit|state.start    ; clock    ;
+-------+--------------+------------+-----------+-------------------------------+----------+


+----------------------------------------------------------------------------------------------+
; tco                                                                                          ;
+-------+--------------+------------+--------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To         ; From Clock ;
+-------+--------------+------------+--------------------------------+------------+------------+
; N/A   ; None         ; 6.440 ns   ; DP:dataPath|DFF_reg:Areg|Q[6]  ; dataOut[6] ; clock      ;
; N/A   ; None         ; 5.980 ns   ; DP:dataPath|DFF_reg:Areg|Q[7]  ; dataOut[7] ; clock      ;
; N/A   ; None         ; 5.860 ns   ; DP:dataPath|DFF_reg:Areg|Q[1]  ; dataOut[1] ; clock      ;
; N/A   ; None         ; 5.846 ns   ; DP:dataPath|DFF_reg:Areg|Q[0]  ; dataOut[0] ; clock      ;
; N/A   ; None         ; 5.729 ns   ; CU:controlUnit|state.halt      ; Halt       ; clock      ;
; N/A   ; None         ; 5.726 ns   ; DP:dataPath|DFF_reg:Areg|Q[3]  ; dataOut[3] ; clock      ;
; N/A   ; None         ; 5.719 ns   ; DP:dataPath|DFF_reg:Areg|Q[2]  ; dataOut[2] ; clock      ;
; N/A   ; None         ; 5.665 ns   ; DP:dataPath|DFF_reg:Areg|Q[5]  ; dataOut[5] ; clock      ;
; N/A   ; None         ; 5.662 ns   ; DP:dataPath|DFF_reg:IRreg|Q[6] ; IR[1]      ; clock      ;
; N/A   ; None         ; 5.625 ns   ; DP:dataPath|DFF_reg:IRreg|Q[5] ; IR[0]      ; clock      ;
; N/A   ; None         ; 5.422 ns   ; DP:dataPath|DFF_reg:Areg|Q[4]  ; dataOut[4] ; clock      ;
; N/A   ; None         ; 5.156 ns   ; DP:dataPath|DFF_reg:IRreg|Q[7] ; IR[2]      ; clock      ;
+-------+--------------+------------+--------------------------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+-----------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                            ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------------+----------+
; N/A           ; None        ; -2.609 ns ; enter     ; CU:controlUnit|state.start    ; clock    ;
; N/A           ; None        ; -2.621 ns ; dataIn[0] ; DP:dataPath|DFF_reg:Areg|Q[0] ; clock    ;
; N/A           ; None        ; -2.694 ns ; dataIn[4] ; DP:dataPath|DFF_reg:Areg|Q[4] ; clock    ;
; N/A           ; None        ; -2.701 ns ; dataIn[5] ; DP:dataPath|DFF_reg:Areg|Q[5] ; clock    ;
; N/A           ; None        ; -2.707 ns ; dataIn[6] ; DP:dataPath|DFF_reg:Areg|Q[6] ; clock    ;
; N/A           ; None        ; -2.788 ns ; dataIn[3] ; DP:dataPath|DFF_reg:Areg|Q[3] ; clock    ;
; N/A           ; None        ; -2.800 ns ; dataIn[1] ; DP:dataPath|DFF_reg:Areg|Q[1] ; clock    ;
; N/A           ; None        ; -2.824 ns ; dataIn[7] ; DP:dataPath|DFF_reg:Areg|Q[7] ; clock    ;
; N/A           ; None        ; -2.830 ns ; dataIn[2] ; DP:dataPath|DFF_reg:Areg|Q[2] ; clock    ;
; N/A           ; None        ; -2.860 ns ; enter     ; CU:controlUnit|state.Input    ; clock    ;
+---------------+-------------+-----------+-----------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 01 17:31:06 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 271.81 MHz between source memory "DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "DP:dataPath|DFF_reg:Areg|Q[7]" (period= 3.679 ns)
    Info: + Longest memory to register delay is 3.599 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y5; Fanout = 4; MEM Node = 'DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1'
        Info: 3: + IC(0.597 ns) + CELL(0.309 ns) = 2.756 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 2; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~11'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.791 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 2; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~15'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.826 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~19'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.861 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~23'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.896 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~27'
        Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 3.020 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~31'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.145 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 1; COMB Node = 'DP:dataPath|addSubstractor:addSub1|Add0~34'
        Info: 10: + IC(0.246 ns) + CELL(0.053 ns) = 3.444 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'DP:dataPath|mux4to1:mux1|out[7]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 3.599 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'DP:dataPath|DFF_reg:Areg|Q[7]'
        Info: Total cell delay = 2.756 ns ( 76.58 % )
        Info: Total interconnect delay = 0.843 ns ( 23.42 % )
    Info: - Smallest clock skew is 0.146 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'DP:dataPath|DFF_reg:Areg|Q[7]'
            Info: Total cell delay = 1.472 ns ( 59.69 % )
            Info: Total interconnect delay = 0.994 ns ( 40.31 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.320 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.467 ns) = 2.320 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.321 ns ( 56.94 % )
            Info: Total interconnect delay = 0.999 ns ( 43.06 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "CU:controlUnit|state.Input" (data pin = "enter", clock pin = "clock") is 3.099 ns
    Info: + Longest pin to register delay is 5.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; PIN Node = 'enter'
        Info: 2: + IC(4.193 ns) + CELL(0.272 ns) = 5.322 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'CU:controlUnit|Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.477 ns; Loc. = LCFF_X22_Y7_N25; Fanout = 11; REG Node = 'CU:controlUnit|state.Input'
        Info: Total cell delay = 1.284 ns ( 23.44 % )
        Info: Total interconnect delay = 4.193 ns ( 76.56 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X22_Y7_N25; Fanout = 11; REG Node = 'CU:controlUnit|state.Input'
        Info: Total cell delay = 1.472 ns ( 59.64 % )
        Info: Total interconnect delay = 0.996 ns ( 40.36 % )
Info: tco from clock "clock" to destination pin "dataOut[6]" through register "DP:dataPath|DFF_reg:Areg|Q[6]" is 6.440 ns
    Info: + Longest clock path from clock "clock" to source register is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'DP:dataPath|DFF_reg:Areg|Q[6]'
        Info: Total cell delay = 1.472 ns ( 59.69 % )
        Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'DP:dataPath|DFF_reg:Areg|Q[6]'
        Info: 2: + IC(1.882 ns) + CELL(1.998 ns) = 3.880 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'dataOut[6]'
        Info: Total cell delay = 1.998 ns ( 51.49 % )
        Info: Total interconnect delay = 1.882 ns ( 48.51 % )
Info: th for register "CU:controlUnit|state.start" (data pin = "enter", clock pin = "clock") is -2.609 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 2; REG Node = 'CU:controlUnit|state.start'
        Info: Total cell delay = 1.472 ns ( 59.64 % )
        Info: Total interconnect delay = 0.996 ns ( 40.36 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; PIN Node = 'enter'
        Info: 2: + IC(4.161 ns) + CELL(0.053 ns) = 5.071 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'CU:controlUnit|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.226 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 2; REG Node = 'CU:controlUnit|state.start'
        Info: Total cell delay = 1.065 ns ( 20.38 % )
        Info: Total interconnect delay = 4.161 ns ( 79.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri May 01 17:31:06 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


