#!/usr/bin/env python3
"""
重构后的Verilog设计智能体
使用统一的LLM通信模块，减少重复代码
"""

import os 
import json
import asyncio
import subprocess
import tempfile
from typing import Dict, Any, Set, List
from pathlib import Path
import time

from core.schema_system.enhanced_base_agent import EnhancedBaseAgent
from core.enums import AgentCapability
from core.base_agent import TaskMessage
from core.response_format import StandardizedResponse, TaskStatus, ResponseType, QualityMetrics, IssueReport
from datetime import datetime
from core.llm_communication import UnifiedLLMClientManager, SystemPromptBuilder, CallType
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir


class EnhancedRealVerilogAgentRefactored(EnhancedBaseAgent):
    """重构后的Verilog HDL设计智能体 - 使用统一LLM通信模块"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="enhanced_real_verilog_agent",
            role="verilog_designer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.MODULE_DESIGN,
                AgentCapability.SPECIFICATION_ANALYSIS
            },
            config=config
        )
        
        # 初始化配置
        self.config = config or FrameworkConfig.from_env()
        
        # 使用统一的LLM通信管理器
        self.llm_manager = UnifiedLLMClientManager(
            agent_id=self.agent_id,
            role="verilog_designer",
            config=self.config
        )
        
        # 使用统一的System Prompt构建器
        self.prompt_builder = SystemPromptBuilder()
        
        # 设置专用日志器
        self.agent_logger = get_agent_logger('EnhancedRealVerilogAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        # 注册增强工具
        self._register_enhanced_verilog_tools()
        
        self.logger.debug(f"🔧 重构后的Verilog智能体初始化完成")
    
    def _register_enhanced_verilog_tools(self):
        """注册带Schema验证的Verilog设计工具"""
        
        # 1. 设计需求分析工具
        self.register_enhanced_tool(
            name="analyze_design_requirements",
            func=self._tool_analyze_design_requirements,
            description="分析和解析Verilog设计需求，提取关键设计参数",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "设计需求描述，包含功能规格和约束条件"
                    },
                    "design_type": {
                        "type": "string",
                        "enum": ["combinational", "sequential", "mixed", "custom"],
                        "default": "mixed",
                        "description": "设计类型分类"
                    },
                    "complexity_level": {
                        "type": "string", 
                        "enum": ["simple", "medium", "complex", "advanced"],
                        "default": "medium",
                        "description": "设计复杂度级别"
                    }
                },
                "required": ["requirements"],
                "additionalProperties": False
            }
        )
        
        # 2. Verilog代码生成工具
        self.register_enhanced_tool(
            name="generate_verilog_code",
            func=self._tool_generate_verilog_code,
            description="生成高质量的Verilog HDL代码",
            security_level="high",
            category="code_generation",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "模块名称"
                    },
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "设计需求描述"
                    },
                    "input_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {"type": "string"},
                                "width": {"type": "integer", "minimum": 1},
                                "description": {"type": "string"}
                            },
                            "required": ["name", "width"]
                        },
                        "description": "输入端口定义"
                    },
                    "output_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {"type": "string"},
                                "width": {"type": "integer", "minimum": 1},
                                "description": {"type": "string"}
                            },
                            "required": ["name", "width"]
                        },
                        "description": "输出端口定义"
                    },
                    "coding_style": {
                        "type": "string",
                        "enum": ["rtl", "behavioral", "structural"],
                        "default": "rtl",
                        "description": "编码风格"
                    }
                },
                "required": ["module_name", "requirements"],
                "additionalProperties": False
            }
        )
        
        # 3. 代码质量分析工具
        self.register_enhanced_tool(
            name="analyze_code_quality",
            func=self._tool_analyze_code_quality,
            description="分析Verilog代码质量，提供改进建议",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "verilog_code": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 100000,
                        "description": "要分析的Verilog代码"
                    },
                    "module_name": {
                        "type": "string",
                        "description": "模块名称（可选）"
                    }
                },
                "required": ["verilog_code"],
                "additionalProperties": False
            }
        )
        
        # 4. 代码优化工具
        self.register_enhanced_tool(
            name="optimize_verilog_code",
            func=self._tool_optimize_verilog_code,
            description="优化Verilog代码性能和资源使用",
            security_level="normal",
            category="optimization",
            schema={
                "type": "object",
                "properties": {
                    "verilog_code": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 100000,
                        "description": "要优化的Verilog代码"
                    },
                    "optimization_target": {
                        "type": "string",
                        "enum": ["area", "speed", "power", "balanced"],
                        "default": "balanced",
                        "description": "优化目标"
                    },
                    "module_name": {
                        "type": "string",
                        "description": "模块名称（可选）"
                    }
                },
                "required": ["verilog_code"],
                "additionalProperties": False
            }
        )
        
        # 5. 工具使用指南
        self.register_enhanced_tool(
            name="get_tool_usage_guide",
            func=self._tool_get_tool_usage_guide,
            description="获取Verilog设计工具的使用指南和最佳实践",
            security_level="low",
            category="help",
            schema={
                "type": "object",
                "properties": {
                    "include_examples": {
                        "type": "boolean",
                        "default": True,
                        "description": "是否包含使用示例"
                    },
                    "include_best_practices": {
                        "type": "boolean",
                        "default": True,
                        "description": "是否包含最佳实践"
                    }
                },
                "additionalProperties": False
            }
        )
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """使用统一的LLM通信管理器进行Function Calling调用"""
        return await self.llm_manager.call_llm_for_function_calling(
            conversation, 
            system_prompt_builder=self._build_system_prompt
        )
    
    async def _call_llm_optimized_with_history(self, user_request: str, 
                                             conversation_history: List[Dict[str, str]], 
                                             is_first_call: bool = False) -> str:
        """重写父类方法，使用统一的LLM通信管理器"""
        try:
            # 构建对话历史
            conversation = []
            
            # 添加系统提示（仅在第一次调用时）
            if is_first_call:
                conversation.append({
                    "role": "system", 
                    "content": await self._build_system_prompt()
                })
            
            # 添加历史对话
            if conversation_history and not is_first_call:
                # 添加最近的对话历史作为上下文
                recent_history = conversation_history[-6:]  # 保留最近3轮对话
                for entry in recent_history:
                    if entry.get("role") in ["user", "assistant"]:
                        conversation.append({
                            "role": entry["role"],
                            "content": entry["content"]
                        })
            
            # 添加当前用户请求
            conversation.append({
                "role": "user",
                "content": user_request
            })
            
            # 使用统一的LLM管理器进行调用
            response = await self.llm_manager.call_llm_for_function_calling(
                conversation,
                system_prompt_builder=self._build_system_prompt
            )
            
            return response
            
        except Exception as e:
            self.logger.error(f"❌ 优化LLM调用失败: {str(e)}")
            raise
    
    async def _build_system_prompt(self) -> str:
        """使用统一的System Prompt构建器"""
        return await self.prompt_builder.build_system_prompt(
            role="verilog_designer",
            call_type=CallType.FUNCTION_CALLING,
            agent_id=self.agent_id,
            capabilities=self._capabilities
        )
    
    def get_capabilities(self) -> Set[AgentCapability]:
        """获取智能体能力"""
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.MODULE_DESIGN,
            AgentCapability.SPECIFICATION_ANALYSIS
        }
    
    def get_specialty_description(self) -> str:
        """获取专业描述"""
        return "集成Schema验证的增强Verilog HDL设计智能体，提供严格参数验证和智能错误修复的专业数字电路设计服务"
    
    def get_registered_tools(self) -> List[Dict[str, Any]]:
        """获取注册的工具列表"""
        return self.enhanced_tools
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """执行增强的Verilog设计任务"""
        task_id = original_message.task_id
        self.logger.info(f"🎯 开始执行增强Verilog设计任务: {task_id}")
        
        try:
            # 🔧 新增：检查并设置实验路径
            experiment_path = None
            
            # 1. 从任务上下文获取实验路径
            if hasattr(self, 'current_task_context') and self.current_task_context:
                if hasattr(self.current_task_context, 'experiment_path') and self.current_task_context.experiment_path:
                    experiment_path = self.current_task_context.experiment_path
                    self.logger.info(f"🧪 从任务上下文获取实验路径: {experiment_path}")
            
            # 2. 如果没有找到，尝试从实验管理器获取
            if not experiment_path:
                try:
                    from core.experiment_manager import get_experiment_manager
                    exp_manager = get_experiment_manager()
                    
                    if exp_manager and exp_manager.current_experiment_path:
                        experiment_path = exp_manager.current_experiment_path
                        self.logger.info(f"🧪 从实验管理器获取实验路径: {experiment_path}")
                except (ImportError, Exception) as e:
                    self.logger.debug(f"实验管理器不可用: {e}")
            
            # 3. 如果还是没有找到，使用默认路径
            if not experiment_path:
                experiment_path = "./file_workspace"
                self.logger.warning(f"⚠️ 没有找到实验路径，使用默认路径: {experiment_path}")
            
            # 设置实验路径到任务上下文
            if hasattr(self, 'current_task_context') and self.current_task_context:
                self.current_task_context.experiment_path = experiment_path
                self.logger.info(f"✅ 设置任务实验路径: {experiment_path}")
            
            # 使用增强验证处理流程 - 允许更多迭代次数进行错误修复
            result = await self.process_with_enhanced_validation(
                user_request=enhanced_prompt,
                max_iterations=6  # 增加到6次迭代，给足够空间进行错误修复和优化
            )
            
            if result["success"]:
                self.logger.info(f"✅ Verilog设计任务完成: {task_id}")
                
                # 提取生成的文件路径信息
                generated_files = self._extract_generated_files_from_tool_results(result.get("tool_results", []))
                
                # 🔧 新增：更新文件路径为实验路径
                for file_info in generated_files:
                    if file_info.get("file_path") and experiment_path:
                        # 如果文件路径是相对路径，更新为实验路径下的绝对路径
                        if not file_info["file_path"].startswith("/"):
                            file_info["file_path"] = f"{experiment_path}/{file_info['file_path']}"
                            self.logger.info(f"📁 更新文件路径: {file_info['file_path']}")
                
                return {
                    "success": True,
                    "task_id": task_id,
                    "response": result.get("response", ""),
                    "tool_results": result.get("tool_results", []),
                    "iterations": result.get("iterations", 1),
                    "generated_files": generated_files,  # 新增：生成的文件路径列表
                    "experiment_path": experiment_path,  # 🔧 新增：返回实验路径
                    "quality_metrics": {
                        "schema_validation_passed": True,
                        "parameter_errors_fixed": result.get("iterations", 1) > 1,
                        "security_checks_passed": True,
                        "design_type_detected": result.get("design_type", "unknown"),
                        "code_quality_score": result.get("quality_score", 0.0)
                    }
                }
            else:
                self.logger.error(f"❌ Verilog设计任务失败: {task_id} - {result.get('error')}")
                return {
                    "success": False,
                    "task_id": task_id,
                    "error": result.get("error", "Unknown error"),
                    "iterations": result.get("iterations", 1),
                    "last_error": result.get("last_error", ""),
                    "suggestions": result.get("suggestions", []),
                    "experiment_path": experiment_path  # 🔧 新增：返回实验路径
                }
                
        except Exception as e:
            self.logger.error(f"❌ Verilog设计任务执行异常: {task_id} - {str(e)}")
            return {
                "success": False,
                "task_id": task_id,
                "error": f"执行异常: {str(e)}",
                "suggestions": [
                    "检查输入参数格式是否正确",
                    "确认设计需求描述是否完整",
                    "验证工具配置是否正确"
                ],
                "experiment_path": experiment_path if 'experiment_path' in locals() else None  # 🔧 新增：返回实验路径
            }
    
    def _parse_llm_response(self, response: str) -> Dict[str, Any]:
        """解析LLM响应"""
        try:
            # 尝试解析JSON响应
            if response.strip().startswith('{'):
                return json.loads(response)
            else:
                # 如果不是JSON，返回文本内容
                return {"content": response}
        except json.JSONDecodeError:
            return {"content": response}
    
    def _extract_generated_files_from_tool_results(self, tool_results: List[Dict]) -> List[Dict]:
        """从工具结果中提取生成的文件路径信息"""
        generated_files = []
        
        for tool_result in tool_results:
            if not isinstance(tool_result, dict):
                continue
                
            tool_name = tool_result.get("tool_name", "")
            result_data = tool_result.get("result", {})
            
            # 检查write_file工具的结果
            if tool_name == "write_file" and isinstance(result_data, dict):
                if result_data.get("success", False):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "verilog_code",
                        "description": result_data.get("description", ""),
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # 检查generate_verilog_code工具的结果
            elif tool_name == "generate_verilog_code" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "verilog_design",
                        "module_name": result_data.get("module_name", ""),
                        "description": f"Generated Verilog module: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # 检查generate_design_documentation工具的结果
            elif tool_name == "generate_design_documentation" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "design_documentation",
                        "module_name": result_data.get("module_name", ""),
                        "description": f"Design documentation for: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # 检查optimize_verilog_code工具的结果
            elif tool_name == "optimize_verilog_code" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "optimized_verilog",
                        "module_name": result_data.get("module_name", ""),
                        "optimization_target": result_data.get("optimization_target", ""),
                        "description": f"Optimized Verilog code for: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
        
        self.logger.info(f"📁 提取到 {len(generated_files)} 个生成文件")
        for file_info in generated_files:
            self.logger.info(f"📄 生成文件: {file_info.get('file_path', '')} - {file_info.get('description', '')}")
        
        return generated_files
    
    # 工具方法实现（保持原有逻辑）
    async def _tool_analyze_design_requirements(self, requirements: str, 
                                              design_type: str = "mixed",
                                              complexity_level: str = "medium") -> Dict[str, Any]:
        """分析设计需求"""
        try:
            self.logger.info(f"🔍 开始分析设计需求")
            
            # 构建分析提示
            analysis_prompt = f"""
请分析以下Verilog设计需求：

**需求描述**:
{requirements}

**设计类型**: {design_type}
**复杂度级别**: {complexity_level}

请提供详细的分析结果，包括：
1. 功能需求分析
2. 接口定义建议
3. 设计约束识别
4. 实现建议
"""
            
            conversation = [
                {"role": "user", "content": analysis_prompt}
            ]
            
            # 🔧 修复：使用直接LLM调用而非Function Calling，避免递归工具调用
            response = await self.llm_manager.llm_client.send_prompt(
                analysis_prompt,
                system_prompt="你是一位专业的Verilog设计专家，请提供详细的需求分析。请直接返回分析结果，不要使用工具调用。"
            )
            
            return {
                "analysis_result": response,
                "design_type": design_type,
                "complexity_level": complexity_level,
                "requirements_length": len(requirements)
            }
            
        except Exception as e:
            self.logger.error(f"❌ 设计需求分析失败: {str(e)}")
            return {"error": str(e)}
    
    async def _tool_generate_verilog_code(self, module_name: str, requirements: str = None,
                                        input_ports: List[Dict] = None,
                                        output_ports: List[Dict] = None,
                                        coding_style: str = "rtl",
                                        **kwargs) -> Dict[str, Any]:
        """生成Verilog代码"""
        try:
            self.logger.info(f"💻 开始生成Verilog代码: {module_name}")
            
            # 🔧 修复：检查是否已存在代码文件，避免重复生成
            if hasattr(self, 'current_task_context') and self.current_task_context:
                experiment_path = self.current_task_context.experiment_path
                if experiment_path:
                    existing_file_path = f"{experiment_path}/designs/{module_name}.v"
                    try:
                        with open(existing_file_path, 'r', encoding='utf-8') as f:
                            existing_code = f.read()
                            if existing_code.strip():
                                self.logger.info(f"📁 发现已存在的代码文件: {existing_file_path}")
                                self.logger.info(f"📁 使用已存在的代码，长度: {len(existing_code)} 字符")
                                return {
                                    "success": True,
                                    "module_name": module_name,
                                    "verilog_code": existing_code,
                                    "file_path": existing_file_path,
                                    "file_id": f"existing_{module_name}",
                                    "coding_style": coding_style,
                                    "generation_time": time.time(),
                                    "port_count": {
                                        "inputs": len(input_ports) if input_ports else 0,
                                        "outputs": len(output_ports) if output_ports else 0
                                    },
                                    "note": "使用已存在的代码文件"
                                }
                    except FileNotFoundError:
                        self.logger.info(f"📁 未发现已存在的代码文件，将生成新代码")
                    except Exception as e:
                        self.logger.warning(f"⚠️ 检查已存在文件时出错: {e}")
            
            # 构建代码生成提示
            code_prompt = f"""
请生成一个名为 {module_name} 的Verilog模块。

**设计需求**:
{requirements or "标准模块设计"}

**输入端口**:
{json.dumps(input_ports or [], indent=2)}

**输出端口**:
{json.dumps(output_ports or [], indent=2)}

**编码风格**: {coding_style}

请生成完整、可编译的Verilog代码，包含：
1. 模块声明和端口定义
2. 内部信号声明
3. 功能实现逻辑
4. 适当的注释
"""
            
            # 🔧 添加debug级别的prompt输出
            self.logger.info(f"🔍 [DEBUG] 代码生成提示长度: {len(code_prompt)} 字符")
            self.logger.info(f"🔍 [DEBUG] 代码生成提示预览: {code_prompt[:500]}...")
            
            # 🔧 修复：使用直接LLM调用生成代码，避免递归工具调用
            response = await self.llm_manager.llm_client.send_prompt(
                code_prompt,
                system_prompt="你是一位专业的Verilog设计专家。请生成完整的、可编译的Verilog代码。请直接返回代码，不要使用工具调用。"
            )
            
            self.logger.info(f"✅ 代码生成完成，响应长度: {len(response)} 字符")
            self.logger.info(f"✅ 生成代码预览: {response[:300]}...")
            
            # 🔧 修复：自动保存生成的代码到文件
            filename = f"{module_name}.v"
            write_result = await self._tool_write_file(
                filename=filename,
                content=response,
                description=f"生成的{module_name}模块Verilog代码"
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"❌ 文件保存失败: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"文件保存失败: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "verilog_code": response,
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "coding_style": coding_style,
                "generation_time": time.time(),
                "port_count": {
                    "inputs": len(input_ports) if input_ports else 0,
                    "outputs": len(output_ports) if output_ports else 0
                }
            }
            
        except Exception as e:
            self.logger.error(f"❌ Verilog代码生成失败: {str(e)}")
            return {"success": False, "error": str(e)}
    
    async def _tool_analyze_code_quality(self, verilog_code: str = None, module_name: str = None, 
                                        code: str = None, file_path: str = None, **kwargs) -> Dict[str, Any]:
        """分析代码质量 - 支持多种参数格式"""
        try:
            self.logger.info(f"🔍 开始分析代码质量")
            
            # 🔧 参数标准化：支持多种参数名称
            if code and not verilog_code:
                verilog_code = code
                self.logger.info(f"🔄 参数映射: code -> verilog_code")
            
            # 🔧 修复：优先从已保存的文件中读取代码
            if not verilog_code and not file_path:
                # 尝试从当前实验路径读取已保存的代码文件
                if hasattr(self, 'current_task_context') and self.current_task_context:
                    experiment_path = self.current_task_context.experiment_path
                    if experiment_path and module_name:
                        default_file_path = f"{experiment_path}/designs/{module_name}.v"
                        self.logger.info(f"🔍 尝试从默认路径读取代码: {default_file_path}")
                        try:
                            with open(default_file_path, 'r', encoding='utf-8') as f:
                                verilog_code = f.read()
                                self.logger.info(f"✅ 成功从默认路径读取代码: {len(verilog_code)} 字符")
                        except Exception as e:
                            self.logger.warning(f"⚠️ 无法从默认路径读取代码: {e}")
            
            if file_path and not verilog_code:
                # 如果提供了文件路径，尝试读取文件内容
                try:
                    with open(file_path, 'r', encoding='utf-8') as f:
                        verilog_code = f.read()
                        module_name = module_name or Path(file_path).stem
                        self.logger.info(f"✅ 成功从指定路径读取代码: {file_path}, 长度: {len(verilog_code)} 字符")
                except Exception as e:
                    self.logger.warning(f"⚠️ 无法读取文件 {file_path}: {e}")
                    return {"error": f"无法读取文件: {e}"}
            
            if not verilog_code:
                self.logger.error(f"❌ 缺少Verilog代码内容，无法进行分析")
                return {"error": "缺少Verilog代码内容"}
                
            self.logger.info(f"📋 分析代码长度: {len(verilog_code)} 字符")
            self.logger.info(f"📋 代码预览: {verilog_code[:200]}...")
            
            analysis_prompt = f"""
请分析以下Verilog代码的质量：

**代码**:
```verilog
{verilog_code}
```

请提供详细的质量分析，包括：
1. 语法正确性
2. 代码风格和可读性
3. 功能完整性
4. 性能考虑
5. 改进建议
"""
            
            # 🔧 添加debug级别的prompt输出
            self.logger.info(f"🔍 [DEBUG] 分析提示长度: {len(analysis_prompt)} 字符")
            self.logger.info(f"🔍 [DEBUG] 分析提示预览: {analysis_prompt[:500]}...")
            
            # 🔧 修复：使用直接LLM调用分析代码质量，避免递归工具调用
            response = await self.llm_manager.llm_client.send_prompt(
                analysis_prompt,
                system_prompt="你是一位专业的Verilog代码审查专家。请提供详细的代码质量分析。请直接返回分析结果，不要使用工具调用。"
            )
            
            self.logger.info(f"✅ 代码质量分析完成，响应长度: {len(response)} 字符")
            
            return {
                "success": True,
                "quality_analysis": response,
                "module_name": module_name,
                "code_length": len(verilog_code),
                "analysis_timestamp": time.time()
            }
            
        except Exception as e:
            self.logger.error(f"❌ 代码质量分析失败: {str(e)}")
            return {"success": False, "error": str(e)}
    
    async def _tool_optimize_verilog_code(self, verilog_code: str, 
                                        optimization_target: str = "balanced",
                                        module_name: str = None) -> Dict[str, Any]:
        """优化Verilog代码"""
        try:
            self.logger.info(f"⚡ 开始优化Verilog代码")
            
            # 🔧 修复：如果没有提供代码，尝试从已保存的文件读取
            if not verilog_code and module_name:
                if hasattr(self, 'current_task_context') and self.current_task_context:
                    experiment_path = self.current_task_context.experiment_path
                    if experiment_path:
                        default_file_path = f"{experiment_path}/designs/{module_name}.v"
                        self.logger.info(f"🔍 尝试从默认路径读取代码进行优化: {default_file_path}")
                        try:
                            with open(default_file_path, 'r', encoding='utf-8') as f:
                                verilog_code = f.read()
                                self.logger.info(f"✅ 成功读取代码进行优化: {len(verilog_code)} 字符")
                        except Exception as e:
                            self.logger.warning(f"⚠️ 无法读取代码进行优化: {e}")
            
            if not verilog_code:
                self.logger.error(f"❌ 缺少Verilog代码内容，无法进行优化")
                return {"success": False, "error": "缺少Verilog代码内容"}
            
            self.logger.info(f"📋 优化代码长度: {len(verilog_code)} 字符")
            self.logger.info(f"📋 优化目标: {optimization_target}")
            
            optimization_prompt = f"""
请优化以下Verilog代码，优化目标：{optimization_target}

**原始代码**:
```verilog
{verilog_code}
```

请提供优化后的代码，重点关注：
1. 性能优化
2. 资源使用优化
3. 代码结构改进
4. 可读性提升
"""
            
            # 🔧 添加debug级别的prompt输出
            self.logger.info(f"🔍 [DEBUG] 优化提示长度: {len(optimization_prompt)} 字符")
            self.logger.info(f"🔍 [DEBUG] 优化提示预览: {optimization_prompt[:500]}...")
            
            # 🔧 修复：使用直接LLM调用优化代码，避免递归工具调用
            response = await self.llm_manager.llm_client.send_prompt(
                optimization_prompt,
                system_prompt="你是一位专业的Verilog代码优化专家。请提供优化后的代码和建议。请直接返回优化结果，不要使用工具调用。"
            )
            
            self.logger.info(f"✅ 代码优化完成，响应长度: {len(response)} 字符")
            self.logger.info(f"✅ 优化代码预览: {response[:300]}...")
            
            # 🔧 修复：自动保存优化后的代码到文件
            optimized_filename = f"{module_name or 'optimized'}_optimized.v"
            write_result = await self._tool_write_file(
                filename=optimized_filename,
                content=response,
                description=f"优化后的{module_name or 'Verilog'}模块代码"
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"❌ 优化代码文件保存失败: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"优化代码文件保存失败: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "optimized_code": response,
                "optimization_target": optimization_target,
                "module_name": module_name,
                "optimization_time": time.time(),
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id")
            }
            
        except Exception as e:
            self.logger.error(f"❌ 代码优化失败: {str(e)}")
            return {"success": False, "error": str(e)}
    
    async def _tool_get_tool_usage_guide(self, include_examples: bool = True,
                                       include_best_practices: bool = True) -> Dict[str, Any]:
        """获取工具使用指南"""
        try:
            self.logger.info(f"📚 生成工具使用指南")
            
            guide_prompt = f"""
请提供Verilog设计工具的使用指南。

**要求**:
- 包含示例: {include_examples}
- 包含最佳实践: {include_best_practices}

请提供详细的指南，包括：
1. 工具功能介绍
2. 使用方法和参数说明
3. 实际使用示例
4. 最佳实践建议
5. 常见问题和解决方案
"""
            
            # 🔧 修复：使用直接LLM调用生成使用指南，避免递归工具调用
            response = await self.llm_manager.llm_client.send_prompt(
                guide_prompt,
                system_prompt="你是一位专业的Verilog设计工具专家。请提供详细的工具使用指南。请直接返回指南内容，不要使用工具调用。"
            )
            
            return {
                "usage_guide": response,
                "include_examples": include_examples,
                "include_best_practices": include_best_practices
            }
            
        except Exception as e:
            self.logger.error(f"❌ 工具指南生成失败: {str(e)}")
            return {"error": str(e)} 