// Seed: 3559492850
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    output tri0 id_10
    , id_17,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wire id_15
);
  wire id_18;
  ;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd63
) (
    input wor id_0,
    input uwire id_1
    , id_20,
    output uwire id_2,
    input tri id_3,
    output uwire id_4,
    output wand id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    output wor id_14,
    input wire id_15,
    input tri1 id_16,
    output wor _id_17,
    input supply0 id_18
);
  logic [-1 : id_17] id_21;
  ;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_13,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9,
      id_14,
      id_0,
      id_10,
      id_2,
      id_16,
      id_0
  );
  final $unsigned(46);
  ;
endmodule
