 
****************************************
Report : area
Design : binary_tree_8_64_seq
Version: J-2014.09-SP3
Date   : Mon Apr 19 12:19:56 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140lvttt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db)

Number of ports:                         2507
Number of nets:                          4683
Number of cells:                         2192
Number of combinational cells:           2176
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                       2176
Number of references:                      17

Combinational area:               3575.375895
Buf/Inv area:                     2470.607877
Noncombinational area:            7968.239940
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 11543.615835
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------------------------------
binary_tree_8_64_seq              11543.6158    100.0  2467.5839     0.0000  0.0000  binary_tree_8_64_seq
i_cmd_id_0__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
i_cmd_id_1__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
i_cmd_id_2__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
i_cmd_id_3__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
i_cmd_id_4__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
i_cmd_id_5__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
i_cmd_id_6__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
i_cmd_id_7__cmd_pipeline             65.0160      0.6     4.5360    60.4800  0.0000  cmd_wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
top_half_0__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_0
top_half_1__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_7
top_half_2__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_6
top_half_3__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_5
top_half_4__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_4
top_half_5__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_3
top_half_6__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_2
top_half_7__wire_pipeline          1069.4880      9.3   133.9380   935.5500  0.0000  wire_binary_tree_1_8_seq_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA1_1
--------------------------------  ----------  -------  ---------  ---------  ------  ----------------------------------------------------------------------------
Total                                                  3575.3759  7968.2399  0.0000

1
