$date
	Sun Oct 23 07:34:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#203388
b1001 !
1"
#203390
b1001 &
b1001 %
1$
#203391
0"
#203394
b11100 &
b11100 %
#203398
b1110 &
b1110 %
#203402
b111 &
b111 %
#203406
b10110 &
b10110 %
#203410
b1011 &
b1011 %
#203414
b100010 &
b100010 %
#203418
b10001 &
b10001 %
#203422
b110100 &
b110100 %
#203426
b11010 &
b11010 %
#203430
b1101 &
b1101 %
#203434
b101000 &
b101000 %
#203438
b10100 &
b10100 %
#203442
b1010 &
b1010 %
#203446
b101 &
b101 %
#203450
b10000 &
b10000 %
#203454
b1000 &
b1000 %
#203458
b100 &
b100 %
#203462
b10 &
b10 %
#203466
b1 &
b1 %
1#
#203470
b0 &
0#
b0 %
0$
#1230790
b1100 &
b1100 %
1$
b1100 !
1"
#1230791
0"
#1230794
b110 &
b110 %
#1230798
b11 &
b11 %
#1230802
b1010 &
b1010 %
#1230806
b101 &
b101 %
#1230810
b10000 &
b10000 %
#1230814
b1000 &
b1000 %
#1230818
b100 &
b100 %
#1230822
b10 &
b10 %
#1230826
b1 &
b1 %
1#
#1230830
b0 &
0#
b0 %
0$
#2198567
b10101 !
1"
#2198570
b10101 &
b10101 %
1$
#2198571
0"
#2198574
b1000000 &
b1000000 %
#2198578
b100000 &
b100000 %
#2198582
b10000 &
b10000 %
#2198586
b1000 &
b1000 %
#2198590
b100 &
b100 %
#2198594
b10 &
b10 %
#2198598
b1 &
1#
b1 %
#2198602
b0 &
b0 %
0#
0$
#4500012
