<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">SIRegisterInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>SI implementation of the TargetRegisterInfo class.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstPrinter_8h_source.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveRegUnits_8h_source.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterInfo.inc&quot;</code><br />
</div>
<p><a href="SIRegisterInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html">llvm::SGPRSpillBuilder</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">llvm::SGPRSpillBuilder::PerVGPRData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a13b7359d3501128c4c130fd13756facc" id="r_a13b7359d3501128c4c130fd13756facc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13b7359d3501128c4c130fd13756facc">GET_REGINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a13b7359d3501128c4c130fd13756facc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a999c78fd2b7e94a4831025beed90e47d" id="r_a999c78fd2b7e94a4831025beed90e47d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a999c78fd2b7e94a4831025beed90e47d">getNumSubRegsForSpillOp</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>)</td></tr>
<tr class="separator:a999c78fd2b7e94a4831025beed90e47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e3a1851168cdf12264b773c997cb15" id="r_a88e3a1851168cdf12264b773c997cb15"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88e3a1851168cdf12264b773c997cb15">getOffsetMUBUFStore</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a88e3a1851168cdf12264b773c997cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28be067d402f8654c8861e0041a4e800" id="r_a28be067d402f8654c8861e0041a4e800"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28be067d402f8654c8861e0041a4e800">getOffsetMUBUFLoad</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a28be067d402f8654c8861e0041a4e800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bce5d32f25712c3d538ba9892f7bab7" id="r_a0bce5d32f25712c3d538ba9892f7bab7"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bce5d32f25712c3d538ba9892f7bab7">getOffenMUBUFStore</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0bce5d32f25712c3d538ba9892f7bab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af684573fd6deeb84f46bd0fc7d11483d" id="r_af684573fd6deeb84f46bd0fc7d11483d"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af684573fd6deeb84f46bd0fc7d11483d">getOffenMUBUFLoad</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af684573fd6deeb84f46bd0fc7d11483d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdb32bd422a7613ae83c10f2841abf7" id="r_adfdb32bd422a7613ae83c10f2841abf7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfdb32bd422a7613ae83c10f2841abf7">spillVGPRtoAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classunsigned.html">unsigned</a> Lane, <a class="el" href="classunsigned.html">unsigned</a> ValueReg, <a class="el" href="classbool.html">bool</a> IsKill)</td></tr>
<tr class="separator:adfdb32bd422a7613ae83c10f2841abf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ba876f71016493af6fd1dc6980d912" id="r_a66ba876f71016493af6fd1dc6980d912"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66ba876f71016493af6fd1dc6980d912">buildMUBUFOffsetLoadStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, int64_t <a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a66ba876f71016493af6fd1dc6980d912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc3779dd98f912496a86e4bd7174576" id="r_a7dc3779dd98f912496a86e4bd7174576"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dc3779dd98f912496a86e4bd7174576">getFlatScratchSpillOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classunsigned.html">unsigned</a> LoadStoreOp, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="separator:a7dc3779dd98f912496a86e4bd7174576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ee7062b6ed2a9e052ae150659363aa" id="r_a92ee7062b6ed2a9e052ae150659363aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92ee7062b6ed2a9e052ae150659363aa">getAnyVGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:a92ee7062b6ed2a9e052ae150659363aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ad104ee3bd1baee94c325741fbad84" id="r_a87ad104ee3bd1baee94c325741fbad84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87ad104ee3bd1baee94c325741fbad84">getAlignedVGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:a87ad104ee3bd1baee94c325741fbad84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18480f5029e47987aa4272813c9f1851" id="r_a18480f5029e47987aa4272813c9f1851"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18480f5029e47987aa4272813c9f1851">getAnyAGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:a18480f5029e47987aa4272813c9f1851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579681b680a30ed1485e42c4b0b608ca" id="r_a579681b680a30ed1485e42c4b0b608ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a579681b680a30ed1485e42c4b0b608ca">getAlignedAGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:a579681b680a30ed1485e42c4b0b608ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdad2be7dc25d794785c9e91b5ac2e65" id="r_abdad2be7dc25d794785c9e91b5ac2e65"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdad2be7dc25d794785c9e91b5ac2e65">getAnyVectorSuperClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:abdad2be7dc25d794785c9e91b5ac2e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c04890a9c392cb7719d1609f47a8ab" id="r_ab0c04890a9c392cb7719d1609f47a8ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0c04890a9c392cb7719d1609f47a8ab">getAlignedVectorSuperClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="NVVMIntrRange_8cpp.html#a0fb006a4e15d9908148dec45aed1f655">BitWidth</a>)</td></tr>
<tr class="separator:ab0c04890a9c392cb7719d1609f47a8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a97c95e670f51481c3335f17610341b38" id="r_a97c95e670f51481c3335f17610341b38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97c95e670f51481c3335f17610341b38">EnableSpillSGPRToVGPR</a> (&quot;amdgpu-spill-sgpr-to-vgpr&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable spilling SGPRs to VGPRs&quot;), cl::ReallyHidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>))</td></tr>
<tr class="separator:a97c95e670f51481c3335f17610341b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f217b28ea2d167112e0b86d1e4dd39" id="r_a28f217b28ea2d167112e0b86d1e4dd39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, 17 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28f217b28ea2d167112e0b86d1e4dd39">SubRegFromChannelTableWidthMap</a></td></tr>
<tr class="separator:a28f217b28ea2d167112e0b86d1e4dd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SI implementation of the TargetRegisterInfo class. </p>

<p class="definition">Definition in file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a13b7359d3501128c4c130fd13756facc" name="a13b7359d3501128c4c130fd13756facc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b7359d3501128c4c130fd13756facc">&#9670;&#160;</a></span>GET_REGINFO_TARGET_DESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00029">29</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a66ba876f71016493af6fd1dc6980d912" name="a66ba876f71016493af6fd1dc6980d912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ba876f71016493af6fd1dc6980d912">&#9670;&#160;</a></span>buildMUBUFOffsetLoadStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> buildMUBUFOffsetLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MFI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01255">1255</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00226">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00091">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01119">getOffsetMUBUFLoad()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01096">getOffsetMUBUFStore()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01212">spillVGPRtoAGPR()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02074">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a579681b680a30ed1485e42c4b0b608ca" name="a579681b680a30ed1485e42c4b0b608ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579681b680a30ed1485e42c4b0b608ca">&#9670;&#160;</a></span>getAlignedAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAlignedAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02720">2720</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02752">llvm::SIRegisterInfo::getAGPRClassForBitWidth()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03242">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="ab0c04890a9c392cb7719d1609f47a8ab" name="ab0c04890a9c392cb7719d1609f47a8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c04890a9c392cb7719d1609f47a8ab">&#9670;&#160;</a></span>getAlignedVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAlignedVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02794">2794</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03242">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02826">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a87ad104ee3bd1baee94c325741fbad84" name="a87ad104ee3bd1baee94c325741fbad84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ad104ee3bd1baee94c325741fbad84">&#9670;&#160;</a></span>getAlignedVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAlignedVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02644">2644</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03242">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02676">llvm::SIRegisterInfo::getVGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a18480f5029e47987aa4272813c9f1851" name="a18480f5029e47987aa4272813c9f1851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18480f5029e47987aa4272813c9f1851">&#9670;&#160;</a></span>getAnyAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAnyAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02688">2688</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02752">llvm::SIRegisterInfo::getAGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="abdad2be7dc25d794785c9e91b5ac2e65" name="abdad2be7dc25d794785c9e91b5ac2e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdad2be7dc25d794785c9e91b5ac2e65">&#9670;&#160;</a></span>getAnyVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAnyVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02762">2762</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02826">llvm::SIRegisterInfo::getVectorSuperClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a92ee7062b6ed2a9e052ae150659363aa" name="a92ee7062b6ed2a9e052ae150659363aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ee7062b6ed2a9e052ae150659363aa">&#9670;&#160;</a></span>getAnyVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getAnyVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02612">2612</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02676">llvm::SIRegisterInfo::getVGPRClassForBitWidth()</a>.</p>

</div>
</div>
<a id="a7dc3779dd98f912496a86e4bd7174576" name="a7dc3779dd98f912496a86e4bd7174576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc3779dd98f912496a86e4bd7174576">&#9670;&#160;</a></span>getFlatScratchSpillOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getFlatScratchSpillOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LoadStoreOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01292">1292</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00383">llvm::AMDGPU::hasNamedOperand()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01329">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a999c78fd2b7e94a4831025beed90e47d" name="a999c78fd2b7e94a4831025beed90e47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999c78fd2b7e94a4831025beed90e47d">&#9670;&#160;</a></span>getNumSubRegsForSpillOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getNumSubRegsForSpillOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00959">959</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02074">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="af684573fd6deeb84f46bd0fc7d11483d" name="af684573fd6deeb84f46bd0fc7d11483d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af684573fd6deeb84f46bd0fc7d11483d">&#9670;&#160;</a></span>getOffenMUBUFLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOffenMUBUFLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01177">1177</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01329">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a0bce5d32f25712c3d538ba9892f7bab7" name="a0bce5d32f25712c3d538ba9892f7bab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bce5d32f25712c3d538ba9892f7bab7">&#9670;&#160;</a></span>getOffenMUBUFStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOffenMUBUFStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01154">1154</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01329">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<a id="a28be067d402f8654c8861e0041a4e800" name="a28be067d402f8654c8861e0041a4e800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28be067d402f8654c8861e0041a4e800">&#9670;&#160;</a></span>getOffsetMUBUFLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOffsetMUBUFLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01119">1119</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01255">buildMUBUFOffsetLoadStore()</a>.</p>

</div>
</div>
<a id="a88e3a1851168cdf12264b773c997cb15" name="a88e3a1851168cdf12264b773c997cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e3a1851168cdf12264b773c997cb15">&#9670;&#160;</a></span>getOffsetMUBUFStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOffsetMUBUFStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01096">1096</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01255">buildMUBUFOffsetLoadStore()</a>.</p>

</div>
</div>
<a id="adfdb32bd422a7613ae83c10f2841abf7" name="adfdb32bd422a7613ae83c10f2841abf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdb32bd422a7613ae83c10f2841abf7">&#9670;&#160;</a></span>spillVGPRtoAGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> spillVGPRtoAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Lane</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ValueReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsKill</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01212">1212</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineFunction_8h_source.html#l00815">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00711">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, <a class="el" href="MachineInstr_8h_source.html#l00078">llvm::MachineInstr::ReloadReuse</a>, <a class="el" href="MachineInstr_8h_source.html#l00377">llvm::MachineInstr::setAsmPrinterFlag()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01255">buildMUBUFOffsetLoadStore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01329">llvm::SIRegisterInfo::buildSpillLoadStore()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a97c95e670f51481c3335f17610341b38" name="a97c95e670f51481c3335f17610341b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c95e670f51481c3335f17610341b38">&#9670;&#160;</a></span>EnableSpillSGPRToVGPR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableSpillSGPRToVGPR(&quot;amdgpu-spill-sgpr-to-vgpr&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable spilling SGPRs to VGPRs&quot;), cl::ReallyHidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-spill-sgpr-to-vgpr&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable spilling SGPRs to VGPRs&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::ReallyHidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f217b28ea2d167112e0b86d1e4dd39" name="a28f217b28ea2d167112e0b86d1e4dd39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f217b28ea2d167112e0b86d1e4dd39">&#9670;&#160;</a></span>SubRegFromChannelTableWidthMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt;<a class="el" href="classunsigned.html">unsigned</a>, 17&gt; SubRegFromChannelTableWidthMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    0, 1, 2, 3, 4, 5, 6, 7, 8, 0, 0, 0, 0, 0, 0, 0, 9}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00541">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00320">llvm::SIRegisterInfo::SIRegisterInfo()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:46:53 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
