# FPGA Project Structure Guidelines

## Standard Project Template

All FPGA projects should follow this directory structure:

```
project_name/
├── build.tcl              # Build script (Vivado TCL)
├── build/                 # Build output directory (gitignored)
├── README.md              # Project documentation
└── src/
    ├── hdl/               # VHDL/Verilog source files
    ├── sim/               # Simulation/testbench files
    └── constraints/       # Constraint files (.xdc, .sdc, etc.)
```

## Directory Purposes

### src/hdl/
- All synthesizable HDL source files
- VHDL (.vhd) or Verilog (.v) files
- Organized by module/component
- Include all design files here

### src/sim/
- Testbenches only
- Simulation-only code
- Test fixtures and stimulus generators
- Naming convention: `*_tb.vhd` or `*_tb.v`

### src/constraints/
- Timing constraints (.xdc, .sdc)
- Pin assignments
- Clock definitions
- Physical constraints

### build/
- Automatically generated by build script
- Should be in .gitignore
- Contains synthesis/implementation results
- Reports and logs

## Build Script Template

The project-level `build.tcl` script should:
1. Create project with correct part number
2. Add HDL files from `src/hdl/`
3. Add simulation files from `src/sim/`
4. Add constraints from `src/constraints/`
5. Set top module
6. Run synthesis, implementation, bitstream generation
7. Generate reports

## Example Projects

See `triple_dac/` for a reference implementation following these guidelines.

## Additional Best Practices

- Keep one module per file
- Match filename to entity/module name
- Use lowercase with underscores for filenames
- Include README.md with:
  - Project description
  - Hardware connections
  - Build instructions
  - Usage examples
  - Customization options
